// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qrf_alt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_M_real_address0,
        A_M_real_ce0,
        A_M_real_q0,
        A_M_imag_address0,
        A_M_imag_ce0,
        A_M_imag_q0,
        Q_M_real_address0,
        Q_M_real_ce0,
        Q_M_real_we0,
        Q_M_real_d0,
        Q_M_imag_address0,
        Q_M_imag_ce0,
        Q_M_imag_we0,
        Q_M_imag_d0,
        R_M_real_address0,
        R_M_real_ce0,
        R_M_real_we0,
        R_M_real_d0,
        R_M_imag_address0,
        R_M_imag_ce0,
        R_M_imag_we0,
        R_M_imag_d0
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_pp0_stage0 = 22'd128;
parameter    ap_ST_fsm_state10 = 22'd256;
parameter    ap_ST_fsm_state11 = 22'd512;
parameter    ap_ST_fsm_state12 = 22'd1024;
parameter    ap_ST_fsm_pp1_stage0 = 22'd2048;
parameter    ap_ST_fsm_state92 = 22'd4096;
parameter    ap_ST_fsm_state93 = 22'd8192;
parameter    ap_ST_fsm_pp2_stage0 = 22'd16384;
parameter    ap_ST_fsm_pp2_stage1 = 22'd32768;
parameter    ap_ST_fsm_pp2_stage2 = 22'd65536;
parameter    ap_ST_fsm_pp2_stage3 = 22'd131072;
parameter    ap_ST_fsm_state113 = 22'd262144;
parameter    ap_ST_fsm_state114 = 22'd524288;
parameter    ap_ST_fsm_pp3_stage0 = 22'd1048576;
parameter    ap_ST_fsm_state117 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] A_M_real_address0;
output   A_M_real_ce0;
input  [31:0] A_M_real_q0;
output  [3:0] A_M_imag_address0;
output   A_M_imag_ce0;
input  [31:0] A_M_imag_q0;
output  [3:0] Q_M_real_address0;
output   Q_M_real_ce0;
output   Q_M_real_we0;
output  [31:0] Q_M_real_d0;
output  [3:0] Q_M_imag_address0;
output   Q_M_imag_ce0;
output   Q_M_imag_we0;
output  [31:0] Q_M_imag_d0;
output  [3:0] R_M_real_address0;
output   R_M_real_ce0;
output   R_M_real_we0;
output  [31:0] R_M_real_d0;
output  [3:0] R_M_imag_address0;
output   R_M_imag_ce0;
output   R_M_imag_we0;
output  [31:0] R_M_imag_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_M_real_ce0;
reg A_M_imag_ce0;
reg Q_M_real_ce0;
reg Q_M_real_we0;
reg Q_M_imag_ce0;
reg Q_M_imag_we0;
reg R_M_real_ce0;
reg R_M_real_we0;
reg R_M_imag_ce0;
reg R_M_imag_we0;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] CONFIG_BATCH_CNTS_address0;
reg    CONFIG_BATCH_CNTS_ce0;
wire   [1:0] CONFIG_BATCH_CNTS_q0;
wire   [3:0] CONFIG_SEQUENCE_0_address0;
reg    CONFIG_SEQUENCE_0_ce0;
wire   [1:0] CONFIG_SEQUENCE_0_q0;
wire   [3:0] CONFIG_SEQUENCE_1_address0;
reg    CONFIG_SEQUENCE_1_ce0;
wire   [1:0] CONFIG_SEQUENCE_1_q0;
wire   [3:0] CONFIG_SEQUENCE_2_address0;
reg    CONFIG_SEQUENCE_2_ce0;
wire   [1:0] CONFIG_SEQUENCE_2_q0;
reg   [2:0] indvar_reg_1001;
reg   [3:0] seq_cnt_1_reg_1035;
reg   [2:0] indvar3_reg_1056;
reg   [2:0] indvar8_reg_1079;
wire   [31:0] r_i_M_real_q0;
reg   [31:0] reg_1167;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_state13_pp1_stage0_iter0;
wire    ap_block_state14_pp1_stage0_iter1;
wire    ap_block_state15_pp1_stage0_iter2;
wire    ap_block_state16_pp1_stage0_iter3;
wire    ap_block_state17_pp1_stage0_iter4;
wire    ap_block_state18_pp1_stage0_iter5;
wire    ap_block_state19_pp1_stage0_iter6;
wire    ap_block_state20_pp1_stage0_iter7;
wire    ap_block_state21_pp1_stage0_iter8;
wire    ap_block_state22_pp1_stage0_iter9;
wire    ap_block_state23_pp1_stage0_iter10;
wire    ap_block_state24_pp1_stage0_iter11;
wire    ap_block_state25_pp1_stage0_iter12;
wire    ap_block_state26_pp1_stage0_iter13;
wire    ap_block_state27_pp1_stage0_iter14;
wire    ap_block_state28_pp1_stage0_iter15;
wire    ap_block_state29_pp1_stage0_iter16;
wire    ap_block_state30_pp1_stage0_iter17;
wire    ap_block_state31_pp1_stage0_iter18;
wire    ap_block_state32_pp1_stage0_iter19;
wire    ap_block_state33_pp1_stage0_iter20;
wire    ap_block_state34_pp1_stage0_iter21;
wire    ap_block_state35_pp1_stage0_iter22;
wire    ap_block_state36_pp1_stage0_iter23;
wire    ap_block_state37_pp1_stage0_iter24;
wire    ap_block_state38_pp1_stage0_iter25;
wire    ap_block_state39_pp1_stage0_iter26;
wire    ap_block_state40_pp1_stage0_iter27;
wire    ap_block_state41_pp1_stage0_iter28;
wire    ap_block_state42_pp1_stage0_iter29;
wire    ap_block_state43_pp1_stage0_iter30;
wire    ap_block_state44_pp1_stage0_iter31;
wire    ap_block_state45_pp1_stage0_iter32;
wire    ap_block_state46_pp1_stage0_iter33;
wire    ap_block_state47_pp1_stage0_iter34;
wire    ap_block_state48_pp1_stage0_iter35;
wire    ap_block_state49_pp1_stage0_iter36;
wire    ap_block_state50_pp1_stage0_iter37;
wire    ap_block_state51_pp1_stage0_iter38;
wire    ap_block_state52_pp1_stage0_iter39;
wire    ap_block_state53_pp1_stage0_iter40;
wire    ap_block_state54_pp1_stage0_iter41;
wire    ap_block_state55_pp1_stage0_iter42;
wire    ap_block_state56_pp1_stage0_iter43;
wire    ap_block_state57_pp1_stage0_iter44;
wire    ap_block_state58_pp1_stage0_iter45;
wire    ap_block_state59_pp1_stage0_iter46;
wire    ap_block_state60_pp1_stage0_iter47;
wire    ap_block_state61_pp1_stage0_iter48;
wire    ap_block_state62_pp1_stage0_iter49;
wire    ap_block_state63_pp1_stage0_iter50;
wire    ap_block_state64_pp1_stage0_iter51;
wire    ap_block_state65_pp1_stage0_iter52;
wire    ap_block_state66_pp1_stage0_iter53;
wire    ap_block_state67_pp1_stage0_iter54;
wire    ap_block_state68_pp1_stage0_iter55;
wire    ap_block_state69_pp1_stage0_iter56;
wire    ap_block_state70_pp1_stage0_iter57;
wire    ap_block_state71_pp1_stage0_iter58;
wire    ap_block_state72_pp1_stage0_iter59;
wire    ap_block_state73_pp1_stage0_iter60;
wire    ap_block_state74_pp1_stage0_iter61;
wire    ap_block_state75_pp1_stage0_iter62;
wire    ap_block_state76_pp1_stage0_iter63;
wire    ap_block_state77_pp1_stage0_iter64;
wire    ap_block_state78_pp1_stage0_iter65;
wire    ap_block_state79_pp1_stage0_iter66;
wire    ap_block_state80_pp1_stage0_iter67;
wire    ap_block_state81_pp1_stage0_iter68;
wire    ap_block_state82_pp1_stage0_iter69;
wire    ap_block_state83_pp1_stage0_iter70;
wire    ap_block_state84_pp1_stage0_iter71;
wire    ap_block_state85_pp1_stage0_iter72;
wire    ap_block_state86_pp1_stage0_iter73;
wire    ap_block_state87_pp1_stage0_iter74;
wire    ap_block_state88_pp1_stage0_iter75;
wire    ap_block_state89_pp1_stage0_iter76;
wire    ap_block_state90_pp1_stage0_iter77;
reg   [31:0] rotations_V_M_real_s_din;
wire    rotations_V_M_real_s_full_n;
reg    rotations_V_M_real_s_write;
reg   [31:0] rotations_V_M_imag_s_din;
wire    rotations_V_M_imag_s_full_n;
reg    rotations_V_M_imag_s_write;
wire    io_acc_block_signal_op421;
reg   [0:0] icmp_ln620_reg_2015;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter77_reg;
reg   [31:0] rotations_V_M_real_1_din;
wire    rotations_V_M_real_1_full_n;
reg    rotations_V_M_real_1_write;
reg   [31:0] rotations_V_M_imag_1_din;
wire    rotations_V_M_imag_1_full_n;
reg    rotations_V_M_imag_1_write;
wire    io_acc_block_signal_op422;
reg   [31:0] rotations_V_M_real_2_din;
wire    rotations_V_M_real_2_full_n;
reg    rotations_V_M_real_2_write;
reg   [31:0] rotations_V_M_imag_2_din;
wire    rotations_V_M_imag_2_full_n;
reg    rotations_V_M_imag_2_write;
wire    io_acc_block_signal_op423;
reg   [31:0] rotations_V_M_real_3_din;
wire    rotations_V_M_real_3_full_n;
reg    rotations_V_M_real_3_write;
reg   [31:0] rotations_V_M_imag_3_din;
wire    rotations_V_M_imag_3_full_n;
reg    rotations_V_M_imag_3_write;
wire    io_acc_block_signal_op424;
reg   [31:0] rotations_V_M_real_4_din;
wire    rotations_V_M_real_4_full_n;
reg    rotations_V_M_real_4_write;
wire    rotations_V_M_imag_4_full_n;
reg    rotations_V_M_imag_4_write;
wire    io_acc_block_signal_op425;
wire   [31:0] to_rot_0_V_din;
wire    to_rot_0_V_full_n;
reg    to_rot_0_V_write;
wire   [31:0] to_rot_1_V_din;
wire    to_rot_1_V_full_n;
reg    to_rot_1_V_write;
wire   [31:0] to_rot_2_V_din;
wire    to_rot_2_V_full_n;
reg    to_rot_2_V_write;
reg    ap_block_state91_pp1_stage0_iter78;
reg    ap_enable_reg_pp1_iter78;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter1_reg;
reg   [31:0] reg_1167_pp2_iter1_reg;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state95_pp2_stage1_iter0;
wire    ap_block_state99_pp2_stage1_iter1;
wire    ap_block_state103_pp2_stage1_iter2;
wire    ap_block_state107_pp2_stage1_iter3;
wire    ap_block_state111_pp2_stage1_iter4;
wire    ap_block_pp2_stage1_11001;
reg   [31:0] reg_1167_pp2_iter2_reg;
reg   [31:0] reg_1167_pp2_iter3_reg;
wire   [31:0] r_i_M_real_q1;
reg    ap_enable_reg_pp2_iter0;
reg   [0:0] icmp_ln643_1_reg_2156;
wire   [31:0] r_i_M_imag_q0;
reg   [31:0] reg_1175;
reg   [31:0] reg_1175_pp2_iter1_reg;
reg   [31:0] reg_1175_pp2_iter2_reg;
reg   [31:0] reg_1175_pp2_iter3_reg;
wire   [31:0] r_i_M_imag_q1;
reg   [31:0] reg_1183;
reg   [31:0] reg_1191;
wire   [31:0] grp_fu_1119_p2;
reg   [31:0] reg_1199;
wire    ap_CS_fsm_pp2_stage3;
reg    ap_enable_reg_pp2_iter3;
wire    ap_block_state97_pp2_stage3_iter0;
wire    ap_block_state101_pp2_stage3_iter1;
wire    ap_block_state105_pp2_stage3_iter2;
wire    ap_block_state109_pp2_stage3_iter3;
wire    ap_block_pp2_stage3_11001;
reg   [0:0] icmp_ln643_1_reg_2156_pp2_iter3_reg;
reg    ap_enable_reg_pp2_iter4;
reg   [0:0] icmp_ln643_1_reg_2156_pp2_iter4_reg;
wire   [31:0] grp_fu_1123_p2;
reg   [31:0] reg_1204;
wire   [1:0] add_ln579_fu_1209_p2;
reg   [1:0] add_ln579_reg_1886;
wire    ap_CS_fsm_state2;
wire   [1:0] add_ln579_1_fu_1215_p2;
wire    ap_CS_fsm_state3;
wire   [1:0] add_ln580_fu_1247_p2;
reg   [1:0] add_ln580_reg_1902;
wire    ap_CS_fsm_state4;
wire   [1:0] add_ln580_1_fu_1253_p2;
wire    ap_CS_fsm_state5;
wire   [2:0] add_ln594_fu_1285_p2;
wire    ap_CS_fsm_state6;
reg    ap_predicate_op213_write_state6;
reg    ap_predicate_op214_write_state6;
reg    ap_block_state6;
wire   [0:0] icmp_ln600_fu_1297_p2;
wire    ap_CS_fsm_state7;
wire   [2:0] r_fu_1303_p2;
reg   [2:0] r_reg_1930;
wire   [5:0] zext_ln1067_fu_1321_p1;
reg   [5:0] zext_ln1067_reg_1935;
reg   [3:0] q_i_M_real_addr_1_reg_1941;
reg   [3:0] q_i_M_imag_addr_1_reg_1946;
wire   [0:0] icmp_ln600_1_fu_1337_p2;
reg   [0:0] icmp_ln600_1_reg_1951;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state8_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln613_2_fu_1373_p1;
reg   [63:0] zext_ln613_2_reg_1958;
wire   [2:0] add_ln600_fu_1379_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [2:0] batch_num_fu_1391_p2;
reg   [2:0] batch_num_reg_1982;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln618_fu_1385_p2;
wire   [0:0] icmp_ln628_fu_1402_p2;
reg   [0:0] icmp_ln628_reg_1992;
reg   [1:0] CONFIG_BATCH_CNTS_lo_reg_2000;
wire    ap_CS_fsm_state12;
wire   [3:0] seq_cnt_fu_1412_p2;
reg   [3:0] seq_cnt_reg_2005;
wire   [1:0] add_ln620_fu_1422_p2;
reg   [1:0] add_ln620_reg_2010;
wire   [0:0] icmp_ln620_fu_1432_p2;
wire    ap_CS_fsm_pp1_stage0;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter2_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter3_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter4_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter5_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter6_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter7_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter8_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter9_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter10_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter11_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter12_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter13_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter14_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter15_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter16_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter17_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter18_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter19_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter20_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter21_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter22_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter23_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter24_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter25_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter26_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter27_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter28_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter29_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter30_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter31_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter32_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter33_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter34_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter35_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter36_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter37_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter38_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter39_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter40_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter41_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter42_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter43_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter44_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter45_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter46_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter47_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter48_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter49_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter50_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter51_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter52_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter53_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter54_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter55_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter56_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter57_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter58_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter59_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter60_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter61_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter62_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter63_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter64_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter65_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter66_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter67_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter68_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter69_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter70_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter71_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter72_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter73_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter74_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter75_reg;
reg   [0:0] icmp_ln620_reg_2015_pp1_iter76_reg;
wire   [3:0] add_ln626_fu_1444_p2;
reg    ap_enable_reg_pp1_iter0;
reg   [1:0] px_row1_reg_2039;
reg   [1:0] px_row1_reg_2039_pp1_iter2_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter3_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter4_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter5_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter6_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter7_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter8_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter9_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter10_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter11_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter12_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter13_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter14_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter15_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter16_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter17_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter18_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter19_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter20_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter21_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter22_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter23_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter24_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter25_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter26_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter27_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter28_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter29_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter30_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter31_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter32_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter33_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter34_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter35_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter36_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter37_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter38_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter39_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter40_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter41_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter42_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter43_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter44_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter45_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter46_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter47_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter48_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter49_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter50_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter51_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter52_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter53_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter54_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter55_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter56_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter57_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter58_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter59_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter60_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter61_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter62_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter63_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter64_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter65_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter66_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter67_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter68_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter69_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter70_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter71_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter72_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter73_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter74_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter75_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter76_reg;
reg   [1:0] px_row1_reg_2039_pp1_iter77_reg;
reg   [1:0] px_row2_reg_2044;
reg   [1:0] px_row2_reg_2044_pp1_iter2_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter3_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter4_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter5_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter6_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter7_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter8_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter9_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter10_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter11_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter12_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter13_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter14_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter15_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter16_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter17_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter18_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter19_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter20_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter21_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter22_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter23_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter24_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter25_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter26_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter27_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter28_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter29_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter30_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter31_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter32_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter33_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter34_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter35_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter36_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter37_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter38_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter39_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter40_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter41_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter42_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter43_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter44_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter45_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter46_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter47_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter48_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter49_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter50_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter51_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter52_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter53_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter54_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter55_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter56_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter57_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter58_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter59_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter60_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter61_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter62_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter63_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter64_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter65_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter66_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter67_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter68_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter69_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter70_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter71_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter72_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter73_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter74_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter75_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter76_reg;
reg   [1:0] px_row2_reg_2044_pp1_iter77_reg;
reg   [1:0] px_col_reg_2049;
reg   [1:0] px_col_reg_2049_pp1_iter2_reg;
reg   [1:0] px_col_reg_2049_pp1_iter3_reg;
reg   [1:0] px_col_reg_2049_pp1_iter4_reg;
reg   [1:0] px_col_reg_2049_pp1_iter5_reg;
reg   [1:0] px_col_reg_2049_pp1_iter6_reg;
reg   [1:0] px_col_reg_2049_pp1_iter7_reg;
reg   [1:0] px_col_reg_2049_pp1_iter8_reg;
reg   [1:0] px_col_reg_2049_pp1_iter9_reg;
reg   [1:0] px_col_reg_2049_pp1_iter10_reg;
reg   [1:0] px_col_reg_2049_pp1_iter11_reg;
reg   [1:0] px_col_reg_2049_pp1_iter12_reg;
reg   [1:0] px_col_reg_2049_pp1_iter13_reg;
reg   [1:0] px_col_reg_2049_pp1_iter14_reg;
reg   [1:0] px_col_reg_2049_pp1_iter15_reg;
reg   [1:0] px_col_reg_2049_pp1_iter16_reg;
reg   [1:0] px_col_reg_2049_pp1_iter17_reg;
reg   [1:0] px_col_reg_2049_pp1_iter18_reg;
reg   [1:0] px_col_reg_2049_pp1_iter19_reg;
reg   [1:0] px_col_reg_2049_pp1_iter20_reg;
reg   [1:0] px_col_reg_2049_pp1_iter21_reg;
reg   [1:0] px_col_reg_2049_pp1_iter22_reg;
reg   [1:0] px_col_reg_2049_pp1_iter23_reg;
reg   [1:0] px_col_reg_2049_pp1_iter24_reg;
reg   [1:0] px_col_reg_2049_pp1_iter25_reg;
reg   [1:0] px_col_reg_2049_pp1_iter26_reg;
reg   [1:0] px_col_reg_2049_pp1_iter27_reg;
reg   [1:0] px_col_reg_2049_pp1_iter28_reg;
reg   [1:0] px_col_reg_2049_pp1_iter29_reg;
reg   [1:0] px_col_reg_2049_pp1_iter30_reg;
reg   [1:0] px_col_reg_2049_pp1_iter31_reg;
reg   [1:0] px_col_reg_2049_pp1_iter32_reg;
reg   [1:0] px_col_reg_2049_pp1_iter33_reg;
reg   [1:0] px_col_reg_2049_pp1_iter34_reg;
reg   [1:0] px_col_reg_2049_pp1_iter35_reg;
reg   [1:0] px_col_reg_2049_pp1_iter36_reg;
reg   [1:0] px_col_reg_2049_pp1_iter37_reg;
reg   [1:0] px_col_reg_2049_pp1_iter38_reg;
reg   [1:0] px_col_reg_2049_pp1_iter39_reg;
reg   [1:0] px_col_reg_2049_pp1_iter40_reg;
reg   [1:0] px_col_reg_2049_pp1_iter41_reg;
reg   [1:0] px_col_reg_2049_pp1_iter42_reg;
reg   [1:0] px_col_reg_2049_pp1_iter43_reg;
reg   [1:0] px_col_reg_2049_pp1_iter44_reg;
reg   [1:0] px_col_reg_2049_pp1_iter45_reg;
reg   [1:0] px_col_reg_2049_pp1_iter46_reg;
reg   [1:0] px_col_reg_2049_pp1_iter47_reg;
reg   [1:0] px_col_reg_2049_pp1_iter48_reg;
reg   [1:0] px_col_reg_2049_pp1_iter49_reg;
reg   [1:0] px_col_reg_2049_pp1_iter50_reg;
reg   [1:0] px_col_reg_2049_pp1_iter51_reg;
reg   [1:0] px_col_reg_2049_pp1_iter52_reg;
reg   [1:0] px_col_reg_2049_pp1_iter53_reg;
reg   [1:0] px_col_reg_2049_pp1_iter54_reg;
reg   [1:0] px_col_reg_2049_pp1_iter55_reg;
reg   [1:0] px_col_reg_2049_pp1_iter56_reg;
reg   [1:0] px_col_reg_2049_pp1_iter57_reg;
reg   [1:0] px_col_reg_2049_pp1_iter58_reg;
reg   [1:0] px_col_reg_2049_pp1_iter59_reg;
reg   [1:0] px_col_reg_2049_pp1_iter60_reg;
reg   [1:0] px_col_reg_2049_pp1_iter61_reg;
reg   [1:0] px_col_reg_2049_pp1_iter62_reg;
reg   [1:0] px_col_reg_2049_pp1_iter63_reg;
reg   [1:0] px_col_reg_2049_pp1_iter64_reg;
reg   [1:0] px_col_reg_2049_pp1_iter65_reg;
reg   [1:0] px_col_reg_2049_pp1_iter66_reg;
reg   [1:0] px_col_reg_2049_pp1_iter67_reg;
reg   [1:0] px_col_reg_2049_pp1_iter68_reg;
reg   [1:0] px_col_reg_2049_pp1_iter69_reg;
reg   [1:0] px_col_reg_2049_pp1_iter70_reg;
reg   [1:0] px_col_reg_2049_pp1_iter71_reg;
reg   [1:0] px_col_reg_2049_pp1_iter72_reg;
reg   [1:0] px_col_reg_2049_pp1_iter73_reg;
reg   [1:0] px_col_reg_2049_pp1_iter74_reg;
reg   [1:0] px_col_reg_2049_pp1_iter75_reg;
reg   [1:0] px_col_reg_2049_pp1_iter76_reg;
reg   [1:0] px_col_reg_2049_pp1_iter77_reg;
wire   [0:0] icmp_ln643_fu_1535_p2;
wire    ap_CS_fsm_state93;
wire   [31:0] rotations_V_M_real_s_dout;
wire    rotations_V_M_real_s_empty_n;
reg    rotations_V_M_real_s_read;
wire   [31:0] rotations_V_M_imag_s_dout;
wire    rotations_V_M_imag_s_empty_n;
reg    rotations_V_M_imag_s_read;
wire    io_acc_block_signal_op439;
wire   [31:0] rotations_V_M_real_1_dout;
wire    rotations_V_M_real_1_empty_n;
reg    rotations_V_M_real_1_read;
wire   [31:0] rotations_V_M_imag_1_dout;
wire    rotations_V_M_imag_1_empty_n;
reg    rotations_V_M_imag_1_read;
wire    io_acc_block_signal_op442;
wire   [31:0] rotations_V_M_real_2_dout;
wire    rotations_V_M_real_2_empty_n;
reg    rotations_V_M_real_2_read;
wire   [31:0] rotations_V_M_imag_2_dout;
wire    rotations_V_M_imag_2_empty_n;
reg    rotations_V_M_imag_2_read;
wire    io_acc_block_signal_op445;
wire   [31:0] rotations_V_M_real_3_dout;
wire    rotations_V_M_real_3_empty_n;
reg    rotations_V_M_real_3_read;
wire   [31:0] rotations_V_M_imag_3_dout;
wire    rotations_V_M_imag_3_empty_n;
reg    rotations_V_M_imag_3_read;
wire    io_acc_block_signal_op448;
wire   [31:0] rotations_V_M_real_4_dout;
wire    rotations_V_M_real_4_empty_n;
reg    rotations_V_M_real_4_read;
wire   [31:0] rotations_V_M_imag_4_dout;
wire    rotations_V_M_imag_4_empty_n;
reg    rotations_V_M_imag_4_read;
wire    io_acc_block_signal_op451;
wire   [31:0] to_rot_0_V_dout;
wire    to_rot_0_V_empty_n;
reg    to_rot_0_V_read;
wire   [31:0] to_rot_1_V_dout;
wire    to_rot_1_V_empty_n;
reg    to_rot_1_V_read;
wire   [31:0] to_rot_2_V_dout;
wire    to_rot_2_V_empty_n;
reg    to_rot_2_V_read;
reg    ap_block_state93;
wire   [1:0] px_cnt_fu_1540_p2;
reg   [1:0] px_cnt_reg_2078;
reg   [31:0] p_r_M_real_reg_2083;
reg   [31:0] p_r_M_imag_reg_2089;
reg   [31:0] p_r_M_real_1_reg_2095;
reg   [31:0] p_r_M_imag_1_reg_2101;
reg   [31:0] p_r_M_real_3_reg_2107;
reg   [31:0] p_r_M_imag_3_reg_2113;
reg   [31:0] p_r_M_real_4_reg_2119;
reg   [31:0] p_r_M_imag_4_reg_2125;
reg   [31:0] rotations_V_M_real_1_97_reg_2131;
reg   [31:0] tmp_34_reg_2136;
wire   [5:0] sext_ln674_cast_fu_1586_p3;
reg   [5:0] sext_ln674_cast_reg_2141;
wire   [5:0] sext_ln674_1_cast_fu_1598_p3;
reg   [5:0] sext_ln674_1_cast_reg_2146;
wire   [31:0] select_ln132_fu_1606_p3;
reg   [31:0] select_ln132_reg_2151;
wire   [0:0] icmp_ln643_1_fu_1613_p2;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state94_pp2_stage0_iter0;
wire    ap_block_state98_pp2_stage0_iter1;
wire    ap_block_state102_pp2_stage0_iter2;
wire    ap_block_state106_pp2_stage0_iter3;
wire    ap_block_state110_pp2_stage0_iter4;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln643_1_reg_2156_pp2_iter1_reg;
reg   [0:0] icmp_ln643_1_reg_2156_pp2_iter2_reg;
wire   [0:0] icmp_ln666_fu_1623_p2;
reg   [0:0] icmp_ln666_reg_2160;
reg   [0:0] icmp_ln666_reg_2160_pp2_iter1_reg;
reg   [0:0] icmp_ln666_reg_2160_pp2_iter2_reg;
reg   [0:0] icmp_ln666_reg_2160_pp2_iter3_reg;
reg   [3:0] r_i_M_real_addr_5_reg_2168;
reg   [3:0] r_i_M_real_addr_5_reg_2168_pp2_iter1_reg;
reg   [3:0] r_i_M_real_addr_5_reg_2168_pp2_iter2_reg;
reg   [3:0] r_i_M_real_addr_5_reg_2168_pp2_iter3_reg;
reg   [3:0] r_i_M_real_addr_6_reg_2173;
reg   [3:0] r_i_M_real_addr_6_reg_2173_pp2_iter1_reg;
reg   [3:0] r_i_M_real_addr_6_reg_2173_pp2_iter2_reg;
reg   [3:0] r_i_M_real_addr_6_reg_2173_pp2_iter3_reg;
reg   [3:0] r_i_M_real_addr_6_reg_2173_pp2_iter4_reg;
reg   [3:0] r_i_M_imag_addr_5_reg_2179;
reg   [3:0] r_i_M_imag_addr_5_reg_2179_pp2_iter1_reg;
reg   [3:0] r_i_M_imag_addr_5_reg_2179_pp2_iter2_reg;
reg   [3:0] r_i_M_imag_addr_5_reg_2179_pp2_iter3_reg;
reg   [3:0] r_i_M_imag_addr_6_reg_2184;
reg   [3:0] r_i_M_imag_addr_6_reg_2184_pp2_iter1_reg;
reg   [3:0] r_i_M_imag_addr_6_reg_2184_pp2_iter2_reg;
reg   [3:0] r_i_M_imag_addr_6_reg_2184_pp2_iter3_reg;
reg   [3:0] r_i_M_imag_addr_6_reg_2184_pp2_iter4_reg;
reg   [3:0] q_i_M_real_addr_4_reg_2190;
reg   [3:0] q_i_M_real_addr_4_reg_2190_pp2_iter1_reg;
reg   [3:0] q_i_M_real_addr_4_reg_2190_pp2_iter2_reg;
reg   [3:0] q_i_M_real_addr_4_reg_2190_pp2_iter3_reg;
reg   [3:0] q_i_M_real_addr_4_reg_2190_pp2_iter4_reg;
reg   [3:0] q_i_M_real_addr_5_reg_2196;
reg   [3:0] q_i_M_real_addr_5_reg_2196_pp2_iter1_reg;
reg   [3:0] q_i_M_real_addr_5_reg_2196_pp2_iter2_reg;
reg   [3:0] q_i_M_real_addr_5_reg_2196_pp2_iter3_reg;
reg   [3:0] q_i_M_real_addr_5_reg_2196_pp2_iter4_reg;
reg   [3:0] q_i_M_imag_addr_4_reg_2201;
reg   [3:0] q_i_M_imag_addr_4_reg_2201_pp2_iter1_reg;
reg   [3:0] q_i_M_imag_addr_4_reg_2201_pp2_iter2_reg;
reg   [3:0] q_i_M_imag_addr_4_reg_2201_pp2_iter3_reg;
reg   [3:0] q_i_M_imag_addr_4_reg_2201_pp2_iter4_reg;
reg   [3:0] q_i_M_imag_addr_5_reg_2207;
reg   [3:0] q_i_M_imag_addr_5_reg_2207_pp2_iter1_reg;
reg   [3:0] q_i_M_imag_addr_5_reg_2207_pp2_iter2_reg;
reg   [3:0] q_i_M_imag_addr_5_reg_2207_pp2_iter3_reg;
reg   [3:0] q_i_M_imag_addr_5_reg_2207_pp2_iter4_reg;
wire   [31:0] q_i_M_real_q0;
reg   [31:0] p_t_real_2_reg_2212;
wire   [31:0] q_i_M_imag_q0;
reg   [31:0] p_t_imag_2_reg_2218;
wire   [31:0] q_i_M_real_q1;
reg   [31:0] p_t_real_3_reg_2224;
wire   [31:0] q_i_M_imag_q1;
reg   [31:0] p_t_imag_3_reg_2230;
wire   [2:0] add_ln643_fu_1658_p2;
reg   [2:0] add_ln643_reg_2236;
wire   [31:0] grp_fu_1127_p2;
reg   [31:0] tmp_i_i_i_i_reg_2241;
reg    ap_enable_reg_pp2_iter1;
wire   [31:0] grp_fu_1132_p2;
reg   [31:0] tmp_i_i_i_i_98_reg_2246;
wire   [31:0] grp_fu_1137_p2;
reg   [31:0] tmp_1_i_i_i_i_reg_2251;
wire   [31:0] grp_fu_1142_p2;
reg   [31:0] tmp_2_i_i_i_i_reg_2256;
wire   [31:0] grp_fu_1147_p2;
reg   [31:0] tmp_i_i1_i_i_reg_2261;
wire   [31:0] grp_fu_1152_p2;
reg   [31:0] tmp_i_i2_i_i_reg_2266;
wire   [31:0] grp_fu_1157_p2;
reg   [31:0] tmp_1_i_i4_i_i_reg_2271;
wire   [31:0] grp_fu_1162_p2;
reg   [31:0] tmp_2_i_i5_i_i_reg_2276;
reg   [31:0] tmp_i_i_i_i1_reg_2281;
reg   [31:0] tmp_i_i_i_i1_100_reg_2286;
reg   [31:0] tmp_1_i_i_i_i1_reg_2291;
reg   [31:0] tmp_2_i_i_i_i1_reg_2296;
reg   [31:0] tmp_i_i1_i_i1_reg_2301;
reg   [31:0] tmp_i_i2_i_i1_reg_2306;
reg   [31:0] tmp_1_i_i4_i_i1_reg_2311;
reg   [31:0] tmp_2_i_i5_i_i1_reg_2316;
reg   [31:0] tmp_i_i_i1_i_reg_2321;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_state96_pp2_stage2_iter0;
wire    ap_block_state100_pp2_stage2_iter1;
wire    ap_block_state104_pp2_stage2_iter2;
wire    ap_block_state108_pp2_stage2_iter3;
wire    ap_block_state112_pp2_stage2_iter4;
wire    ap_block_pp2_stage2_11001;
reg   [31:0] tmp_i_i_i2_i_reg_2326;
reg   [31:0] tmp_1_i_i_i4_i_reg_2331;
reg   [31:0] tmp_2_i_i_i5_i_reg_2336;
reg   [31:0] tmp_i_i1_i11_i_reg_2341;
reg   [31:0] tmp_i_i2_i12_i_reg_2346;
reg   [31:0] tmp_1_i_i4_i14_i_reg_2351;
reg   [31:0] tmp_2_i_i5_i15_i_reg_2356;
reg   [31:0] tmp_i_i_i8_i_reg_2361;
reg   [31:0] tmp_i_i_i9_i_reg_2366;
reg   [31:0] tmp_1_i_i_i11_i_reg_2371;
reg   [31:0] tmp_2_i_i_i12_i_reg_2376;
reg   [31:0] tmp_i_i1_i18_i_reg_2381;
reg   [31:0] tmp_i_i2_i19_i_reg_2386;
reg   [31:0] tmp_1_i_i4_i21_i_reg_2391;
reg   [31:0] tmp_2_i_i5_i22_i_reg_2396;
wire   [31:0] grp_fu_1103_p2;
reg   [31:0] p_r_M_real_2_reg_2401;
reg    ap_enable_reg_pp2_iter2;
wire   [31:0] grp_fu_1107_p2;
reg   [31:0] p_r_M_imag_2_reg_2406;
wire   [31:0] grp_fu_1111_p2;
reg   [31:0] complex_M_real_writ_reg_2411;
wire   [31:0] grp_fu_1115_p2;
reg   [31:0] complex_M_imag_writ_reg_2416;
reg   [31:0] p_r_M_real_6_reg_2421;
reg   [31:0] p_r_M_imag_6_reg_2426;
reg   [31:0] complex_M_real_writ_4_reg_2431;
reg   [31:0] complex_M_imag_writ_5_reg_2436;
reg   [31:0] p_r_M_real_5_reg_2441;
reg   [31:0] p_r_M_imag_5_reg_2446;
reg   [31:0] complex_M_real_writ_2_reg_2451;
reg   [31:0] complex_M_imag_writ_3_reg_2456;
reg   [31:0] p_r_M_real_7_reg_2461;
reg   [31:0] p_r_M_imag_7_reg_2466;
reg   [31:0] complex_M_real_writ_6_reg_2471;
reg   [31:0] complex_M_imag_writ_7_reg_2476;
wire   [31:0] select_ln666_fu_1677_p3;
reg   [31:0] select_ln666_reg_2481;
wire   [31:0] select_ln666_1_fu_1684_p3;
reg   [31:0] select_ln666_1_reg_2486;
wire   [31:0] select_ln666_2_fu_1691_p3;
reg   [31:0] select_ln666_2_reg_2491;
wire   [31:0] select_ln666_3_fu_1697_p3;
reg   [31:0] select_ln666_3_reg_2496;
wire   [0:0] icmp_ln680_fu_1704_p2;
wire    ap_CS_fsm_state114;
wire   [2:0] r_1_fu_1710_p2;
reg   [2:0] r_1_reg_2505;
wire   [5:0] zext_ln685_fu_1716_p1;
reg   [5:0] zext_ln685_reg_2510;
wire   [5:0] zext_ln683_fu_1728_p1;
reg   [5:0] zext_ln683_reg_2515;
wire   [0:0] icmp_ln680_1_fu_1732_p2;
reg   [0:0] icmp_ln680_1_reg_2520;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state115_pp3_stage0_iter0;
wire    ap_block_state116_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [63:0] zext_ln685_2_fu_1747_p1;
reg   [63:0] zext_ln685_2_reg_2524;
wire   [4:0] tmp_28_fu_1755_p3;
reg   [4:0] tmp_28_reg_2540;
wire   [2:0] add_ln680_fu_1763_p2;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state8;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state13;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter14;
reg    ap_enable_reg_pp1_iter15;
reg    ap_enable_reg_pp1_iter16;
reg    ap_enable_reg_pp1_iter17;
reg    ap_enable_reg_pp1_iter18;
reg    ap_enable_reg_pp1_iter19;
reg    ap_enable_reg_pp1_iter20;
reg    ap_enable_reg_pp1_iter21;
reg    ap_enable_reg_pp1_iter22;
reg    ap_enable_reg_pp1_iter23;
reg    ap_enable_reg_pp1_iter24;
reg    ap_enable_reg_pp1_iter25;
reg    ap_enable_reg_pp1_iter26;
reg    ap_enable_reg_pp1_iter27;
reg    ap_enable_reg_pp1_iter28;
reg    ap_enable_reg_pp1_iter29;
reg    ap_enable_reg_pp1_iter30;
reg    ap_enable_reg_pp1_iter31;
reg    ap_enable_reg_pp1_iter32;
reg    ap_enable_reg_pp1_iter33;
reg    ap_enable_reg_pp1_iter34;
reg    ap_enable_reg_pp1_iter35;
reg    ap_enable_reg_pp1_iter36;
reg    ap_enable_reg_pp1_iter37;
reg    ap_enable_reg_pp1_iter38;
reg    ap_enable_reg_pp1_iter39;
reg    ap_enable_reg_pp1_iter40;
reg    ap_enable_reg_pp1_iter41;
reg    ap_enable_reg_pp1_iter42;
reg    ap_enable_reg_pp1_iter43;
reg    ap_enable_reg_pp1_iter44;
reg    ap_enable_reg_pp1_iter45;
reg    ap_enable_reg_pp1_iter46;
reg    ap_enable_reg_pp1_iter47;
reg    ap_enable_reg_pp1_iter48;
reg    ap_enable_reg_pp1_iter49;
reg    ap_enable_reg_pp1_iter50;
reg    ap_enable_reg_pp1_iter51;
reg    ap_enable_reg_pp1_iter52;
reg    ap_enable_reg_pp1_iter53;
reg    ap_enable_reg_pp1_iter54;
reg    ap_enable_reg_pp1_iter55;
reg    ap_enable_reg_pp1_iter56;
reg    ap_enable_reg_pp1_iter57;
reg    ap_enable_reg_pp1_iter58;
reg    ap_enable_reg_pp1_iter59;
reg    ap_enable_reg_pp1_iter60;
reg    ap_enable_reg_pp1_iter61;
reg    ap_enable_reg_pp1_iter62;
reg    ap_enable_reg_pp1_iter63;
reg    ap_enable_reg_pp1_iter64;
reg    ap_enable_reg_pp1_iter65;
reg    ap_enable_reg_pp1_iter66;
reg    ap_enable_reg_pp1_iter67;
reg    ap_enable_reg_pp1_iter68;
reg    ap_enable_reg_pp1_iter69;
reg    ap_enable_reg_pp1_iter70;
reg    ap_enable_reg_pp1_iter71;
reg    ap_enable_reg_pp1_iter72;
reg    ap_enable_reg_pp1_iter73;
reg    ap_enable_reg_pp1_iter74;
reg    ap_enable_reg_pp1_iter75;
reg    ap_enable_reg_pp1_iter76;
reg    ap_enable_reg_pp1_iter77;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state94;
wire    ap_block_pp2_stage3_subdone;
wire    ap_block_pp2_stage2_subdone;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state115;
reg    ap_enable_reg_pp3_iter1;
reg   [3:0] q_i_M_real_address0;
reg    q_i_M_real_ce0;
reg    q_i_M_real_we0;
reg   [31:0] q_i_M_real_d0;
reg   [3:0] q_i_M_real_address1;
reg    q_i_M_real_ce1;
reg    q_i_M_real_we1;
reg   [3:0] q_i_M_imag_address0;
reg    q_i_M_imag_ce0;
reg    q_i_M_imag_we0;
reg   [3:0] q_i_M_imag_address1;
reg    q_i_M_imag_ce1;
reg    q_i_M_imag_we1;
reg   [3:0] r_i_M_real_address0;
reg    r_i_M_real_ce0;
reg    r_i_M_real_we0;
reg   [31:0] r_i_M_real_d0;
reg   [3:0] r_i_M_real_address1;
reg    r_i_M_real_ce1;
reg    r_i_M_real_we1;
reg   [31:0] r_i_M_real_d1;
reg   [3:0] r_i_M_imag_address0;
reg    r_i_M_imag_ce0;
reg    r_i_M_imag_we0;
reg   [31:0] r_i_M_imag_d0;
reg   [3:0] r_i_M_imag_address1;
reg    r_i_M_imag_ce1;
reg    r_i_M_imag_we1;
reg   [31:0] r_i_M_imag_d1;
wire   [31:0] grp_qrf_givens_float_s_fu_1090_ap_return_0;
wire   [31:0] grp_qrf_givens_float_s_fu_1090_ap_return_1;
wire   [31:0] grp_qrf_givens_float_s_fu_1090_ap_return_2;
wire   [31:0] grp_qrf_givens_float_s_fu_1090_ap_return_3;
wire   [31:0] grp_qrf_givens_float_s_fu_1090_ap_return_4;
wire   [31:0] grp_qrf_givens_float_s_fu_1090_ap_return_5;
wire   [31:0] grp_qrf_givens_float_s_fu_1090_ap_return_6;
wire   [31:0] grp_qrf_givens_float_s_fu_1090_ap_return_7;
wire   [31:0] grp_qrf_givens_float_s_fu_1090_ap_return_8;
reg    grp_qrf_givens_float_s_fu_1090_ap_ce;
wire    ap_block_state13_pp1_stage0_iter0_ignore_call27;
wire    ap_block_state14_pp1_stage0_iter1_ignore_call27;
wire    ap_block_state15_pp1_stage0_iter2_ignore_call27;
wire    ap_block_state16_pp1_stage0_iter3_ignore_call27;
wire    ap_block_state17_pp1_stage0_iter4_ignore_call27;
wire    ap_block_state18_pp1_stage0_iter5_ignore_call27;
wire    ap_block_state19_pp1_stage0_iter6_ignore_call27;
wire    ap_block_state20_pp1_stage0_iter7_ignore_call27;
wire    ap_block_state21_pp1_stage0_iter8_ignore_call27;
wire    ap_block_state22_pp1_stage0_iter9_ignore_call27;
wire    ap_block_state23_pp1_stage0_iter10_ignore_call27;
wire    ap_block_state24_pp1_stage0_iter11_ignore_call27;
wire    ap_block_state25_pp1_stage0_iter12_ignore_call27;
wire    ap_block_state26_pp1_stage0_iter13_ignore_call27;
wire    ap_block_state27_pp1_stage0_iter14_ignore_call27;
wire    ap_block_state28_pp1_stage0_iter15_ignore_call27;
wire    ap_block_state29_pp1_stage0_iter16_ignore_call27;
wire    ap_block_state30_pp1_stage0_iter17_ignore_call27;
wire    ap_block_state31_pp1_stage0_iter18_ignore_call27;
wire    ap_block_state32_pp1_stage0_iter19_ignore_call27;
wire    ap_block_state33_pp1_stage0_iter20_ignore_call27;
wire    ap_block_state34_pp1_stage0_iter21_ignore_call27;
wire    ap_block_state35_pp1_stage0_iter22_ignore_call27;
wire    ap_block_state36_pp1_stage0_iter23_ignore_call27;
wire    ap_block_state37_pp1_stage0_iter24_ignore_call27;
wire    ap_block_state38_pp1_stage0_iter25_ignore_call27;
wire    ap_block_state39_pp1_stage0_iter26_ignore_call27;
wire    ap_block_state40_pp1_stage0_iter27_ignore_call27;
wire    ap_block_state41_pp1_stage0_iter28_ignore_call27;
wire    ap_block_state42_pp1_stage0_iter29_ignore_call27;
wire    ap_block_state43_pp1_stage0_iter30_ignore_call27;
wire    ap_block_state44_pp1_stage0_iter31_ignore_call27;
wire    ap_block_state45_pp1_stage0_iter32_ignore_call27;
wire    ap_block_state46_pp1_stage0_iter33_ignore_call27;
wire    ap_block_state47_pp1_stage0_iter34_ignore_call27;
wire    ap_block_state48_pp1_stage0_iter35_ignore_call27;
wire    ap_block_state49_pp1_stage0_iter36_ignore_call27;
wire    ap_block_state50_pp1_stage0_iter37_ignore_call27;
wire    ap_block_state51_pp1_stage0_iter38_ignore_call27;
wire    ap_block_state52_pp1_stage0_iter39_ignore_call27;
wire    ap_block_state53_pp1_stage0_iter40_ignore_call27;
wire    ap_block_state54_pp1_stage0_iter41_ignore_call27;
wire    ap_block_state55_pp1_stage0_iter42_ignore_call27;
wire    ap_block_state56_pp1_stage0_iter43_ignore_call27;
wire    ap_block_state57_pp1_stage0_iter44_ignore_call27;
wire    ap_block_state58_pp1_stage0_iter45_ignore_call27;
wire    ap_block_state59_pp1_stage0_iter46_ignore_call27;
wire    ap_block_state60_pp1_stage0_iter47_ignore_call27;
wire    ap_block_state61_pp1_stage0_iter48_ignore_call27;
wire    ap_block_state62_pp1_stage0_iter49_ignore_call27;
wire    ap_block_state63_pp1_stage0_iter50_ignore_call27;
wire    ap_block_state64_pp1_stage0_iter51_ignore_call27;
wire    ap_block_state65_pp1_stage0_iter52_ignore_call27;
wire    ap_block_state66_pp1_stage0_iter53_ignore_call27;
wire    ap_block_state67_pp1_stage0_iter54_ignore_call27;
wire    ap_block_state68_pp1_stage0_iter55_ignore_call27;
wire    ap_block_state69_pp1_stage0_iter56_ignore_call27;
wire    ap_block_state70_pp1_stage0_iter57_ignore_call27;
wire    ap_block_state71_pp1_stage0_iter58_ignore_call27;
wire    ap_block_state72_pp1_stage0_iter59_ignore_call27;
wire    ap_block_state73_pp1_stage0_iter60_ignore_call27;
wire    ap_block_state74_pp1_stage0_iter61_ignore_call27;
wire    ap_block_state75_pp1_stage0_iter62_ignore_call27;
wire    ap_block_state76_pp1_stage0_iter63_ignore_call27;
wire    ap_block_state77_pp1_stage0_iter64_ignore_call27;
wire    ap_block_state78_pp1_stage0_iter65_ignore_call27;
wire    ap_block_state79_pp1_stage0_iter66_ignore_call27;
wire    ap_block_state80_pp1_stage0_iter67_ignore_call27;
wire    ap_block_state81_pp1_stage0_iter68_ignore_call27;
wire    ap_block_state82_pp1_stage0_iter69_ignore_call27;
wire    ap_block_state83_pp1_stage0_iter70_ignore_call27;
wire    ap_block_state84_pp1_stage0_iter71_ignore_call27;
wire    ap_block_state85_pp1_stage0_iter72_ignore_call27;
wire    ap_block_state86_pp1_stage0_iter73_ignore_call27;
wire    ap_block_state87_pp1_stage0_iter74_ignore_call27;
wire    ap_block_state88_pp1_stage0_iter75_ignore_call27;
wire    ap_block_state89_pp1_stage0_iter76_ignore_call27;
wire    ap_block_state90_pp1_stage0_iter77_ignore_call27;
reg    ap_block_state91_pp1_stage0_iter78_ignore_call27;
reg    ap_block_pp1_stage0_11001_ignoreCallOp328;
reg   [1:0] phi_ln579_reg_932;
wire   [0:0] icmp_ln579_fu_1235_p2;
wire   [0:0] icmp_ln579_1_fu_1241_p2;
reg   [1:0] phi_ln579_1_reg_944;
reg   [1:0] phi_ln580_reg_955;
wire   [0:0] icmp_ln580_fu_1273_p2;
wire   [0:0] icmp_ln580_1_fu_1279_p2;
reg   [1:0] phi_ln580_1_reg_967;
reg   [2:0] phi_ln594_reg_978;
wire   [0:0] icmp_ln594_fu_1291_p2;
reg   [2:0] r_0_reg_989;
wire    ap_CS_fsm_state10;
reg   [3:0] seq_cnt_0_reg_1012;
reg   [2:0] batch_num_0_reg_1024;
reg   [1:0] px_cnt19_0_reg_1045;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state92;
reg   [2:0] ap_phi_mux_indvar3_phi_fu_1060_p4;
wire    ap_block_pp2_stage0;
reg   [2:0] r21_0_reg_1068;
wire    ap_CS_fsm_state117;
wire    ap_block_pp1_stage0;
wire   [63:0] zext_ln1027_fu_1229_p1;
wire   [63:0] zext_ln1027_1_fu_1267_p1;
wire   [63:0] zext_ln1067_1_fu_1331_p1;
wire   [63:0] zext_ln1067_3_fu_1358_p1;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln605_fu_1343_p2;
wire   [63:0] zext_ln620_fu_1397_p1;
wire   [63:0] zext_ln623_fu_1437_p1;
wire   [63:0] zext_ln631_fu_1458_p1;
wire   [63:0] zext_ln631_1_fu_1472_p1;
wire  signed [63:0] sext_ln669_fu_1637_p1;
wire  signed [63:0] sext_ln669_1_fu_1650_p1;
wire    ap_block_pp3_stage0;
wire   [63:0] zext_ln692_1_fu_1777_p1;
reg    ap_block_pp1_stage0_01001;
wire    ap_block_pp2_stage1;
wire    ap_block_pp2_stage2;
wire    ap_block_pp2_stage3;
reg   [31:0] grp_fu_1103_p0;
reg   [31:0] grp_fu_1103_p1;
reg   [31:0] grp_fu_1107_p0;
reg   [31:0] grp_fu_1107_p1;
reg   [31:0] grp_fu_1111_p0;
reg   [31:0] grp_fu_1111_p1;
reg   [31:0] grp_fu_1115_p0;
reg   [31:0] grp_fu_1115_p1;
reg   [31:0] grp_fu_1119_p0;
reg   [31:0] grp_fu_1119_p1;
reg   [31:0] grp_fu_1123_p0;
reg   [31:0] grp_fu_1123_p1;
reg   [31:0] grp_fu_1127_p0;
reg   [31:0] grp_fu_1127_p1;
reg   [31:0] grp_fu_1132_p0;
reg   [31:0] grp_fu_1132_p1;
reg   [31:0] grp_fu_1137_p0;
reg   [31:0] grp_fu_1137_p1;
reg   [31:0] grp_fu_1142_p0;
reg   [31:0] grp_fu_1142_p1;
reg   [31:0] grp_fu_1147_p0;
reg   [31:0] grp_fu_1147_p1;
reg   [31:0] grp_fu_1152_p0;
reg   [31:0] grp_fu_1152_p1;
reg   [31:0] grp_fu_1157_p0;
reg   [31:0] grp_fu_1157_p1;
reg   [31:0] grp_fu_1162_p0;
reg   [31:0] grp_fu_1162_p1;
wire   [3:0] tmp_17_fu_1221_p3;
wire   [3:0] tmp_fu_1259_p3;
wire   [4:0] tmp_19_fu_1313_p3;
wire   [5:0] zext_ln613_fu_1309_p1;
wire   [5:0] add_ln1067_fu_1325_p2;
wire   [5:0] zext_ln1067_2_fu_1349_p1;
wire   [5:0] add_ln1067_1_fu_1353_p2;
wire   [5:0] zext_ln613_1_fu_1364_p1;
wire   [5:0] add_ln613_fu_1368_p2;
wire   [3:0] smax_cast_fu_1408_p1;
wire   [1:0] empty_90_fu_1418_p1;
wire   [1:0] trunc_ln620_fu_1428_p1;
wire   [3:0] tmp_22_fu_1450_p3;
wire   [3:0] tmp_23_fu_1464_p3;
wire   [3:0] trunc_ln674_fu_1582_p1;
wire   [3:0] trunc_ln132_fu_1594_p1;
wire   [31:0] zext_ln662_fu_1619_p1;
wire   [5:0] zext_ln669_fu_1628_p1;
wire   [5:0] add_ln669_fu_1632_p2;
wire   [5:0] add_ln669_1_fu_1645_p2;
wire   [31:0] phitmp_i_fu_1664_p3;
wire   [31:0] phitmp15_i_fu_1670_p3;
wire   [4:0] tmp_21_fu_1720_p3;
wire   [5:0] zext_ln685_1_fu_1738_p1;
wire   [5:0] add_ln685_fu_1742_p2;
wire   [5:0] zext_ln692_fu_1769_p1;
wire   [5:0] add_ln692_fu_1772_p2;
wire   [31:0] bitcast_ln155_fu_1783_p1;
wire   [31:0] xor_ln155_fu_1787_p2;
reg   [21:0] ap_NS_fsm;
wire    ap_block_pp2_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter78 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter20 = 1'b0;
#0 ap_enable_reg_pp1_iter21 = 1'b0;
#0 ap_enable_reg_pp1_iter22 = 1'b0;
#0 ap_enable_reg_pp1_iter23 = 1'b0;
#0 ap_enable_reg_pp1_iter24 = 1'b0;
#0 ap_enable_reg_pp1_iter25 = 1'b0;
#0 ap_enable_reg_pp1_iter26 = 1'b0;
#0 ap_enable_reg_pp1_iter27 = 1'b0;
#0 ap_enable_reg_pp1_iter28 = 1'b0;
#0 ap_enable_reg_pp1_iter29 = 1'b0;
#0 ap_enable_reg_pp1_iter30 = 1'b0;
#0 ap_enable_reg_pp1_iter31 = 1'b0;
#0 ap_enable_reg_pp1_iter32 = 1'b0;
#0 ap_enable_reg_pp1_iter33 = 1'b0;
#0 ap_enable_reg_pp1_iter34 = 1'b0;
#0 ap_enable_reg_pp1_iter35 = 1'b0;
#0 ap_enable_reg_pp1_iter36 = 1'b0;
#0 ap_enable_reg_pp1_iter37 = 1'b0;
#0 ap_enable_reg_pp1_iter38 = 1'b0;
#0 ap_enable_reg_pp1_iter39 = 1'b0;
#0 ap_enable_reg_pp1_iter40 = 1'b0;
#0 ap_enable_reg_pp1_iter41 = 1'b0;
#0 ap_enable_reg_pp1_iter42 = 1'b0;
#0 ap_enable_reg_pp1_iter43 = 1'b0;
#0 ap_enable_reg_pp1_iter44 = 1'b0;
#0 ap_enable_reg_pp1_iter45 = 1'b0;
#0 ap_enable_reg_pp1_iter46 = 1'b0;
#0 ap_enable_reg_pp1_iter47 = 1'b0;
#0 ap_enable_reg_pp1_iter48 = 1'b0;
#0 ap_enable_reg_pp1_iter49 = 1'b0;
#0 ap_enable_reg_pp1_iter50 = 1'b0;
#0 ap_enable_reg_pp1_iter51 = 1'b0;
#0 ap_enable_reg_pp1_iter52 = 1'b0;
#0 ap_enable_reg_pp1_iter53 = 1'b0;
#0 ap_enable_reg_pp1_iter54 = 1'b0;
#0 ap_enable_reg_pp1_iter55 = 1'b0;
#0 ap_enable_reg_pp1_iter56 = 1'b0;
#0 ap_enable_reg_pp1_iter57 = 1'b0;
#0 ap_enable_reg_pp1_iter58 = 1'b0;
#0 ap_enable_reg_pp1_iter59 = 1'b0;
#0 ap_enable_reg_pp1_iter60 = 1'b0;
#0 ap_enable_reg_pp1_iter61 = 1'b0;
#0 ap_enable_reg_pp1_iter62 = 1'b0;
#0 ap_enable_reg_pp1_iter63 = 1'b0;
#0 ap_enable_reg_pp1_iter64 = 1'b0;
#0 ap_enable_reg_pp1_iter65 = 1'b0;
#0 ap_enable_reg_pp1_iter66 = 1'b0;
#0 ap_enable_reg_pp1_iter67 = 1'b0;
#0 ap_enable_reg_pp1_iter68 = 1'b0;
#0 ap_enable_reg_pp1_iter69 = 1'b0;
#0 ap_enable_reg_pp1_iter70 = 1'b0;
#0 ap_enable_reg_pp1_iter71 = 1'b0;
#0 ap_enable_reg_pp1_iter72 = 1'b0;
#0 ap_enable_reg_pp1_iter73 = 1'b0;
#0 ap_enable_reg_pp1_iter74 = 1'b0;
#0 ap_enable_reg_pp1_iter75 = 1'b0;
#0 ap_enable_reg_pp1_iter76 = 1'b0;
#0 ap_enable_reg_pp1_iter77 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
end

qrf_alt_CONFIG_BAsc4 #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
CONFIG_BATCH_CNTS_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(CONFIG_BATCH_CNTS_address0),
    .ce0(CONFIG_BATCH_CNTS_ce0),
    .q0(CONFIG_BATCH_CNTS_q0)
);

qrf_alt_CONFIG_SEtde #(
    .DataWidth( 2 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
CONFIG_SEQUENCE_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(CONFIG_SEQUENCE_0_address0),
    .ce0(CONFIG_SEQUENCE_0_ce0),
    .q0(CONFIG_SEQUENCE_0_q0)
);

qrf_alt_CONFIG_SEudo #(
    .DataWidth( 2 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
CONFIG_SEQUENCE_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(CONFIG_SEQUENCE_1_address0),
    .ce0(CONFIG_SEQUENCE_1_ce0),
    .q0(CONFIG_SEQUENCE_1_q0)
);

qrf_alt_CONFIG_SEvdy #(
    .DataWidth( 2 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
CONFIG_SEQUENCE_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(CONFIG_SEQUENCE_2_address0),
    .ce0(CONFIG_SEQUENCE_2_ce0),
    .q0(CONFIG_SEQUENCE_2_q0)
);

qrf_alt_q_i_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
q_i_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_i_M_real_address0),
    .ce0(q_i_M_real_ce0),
    .we0(q_i_M_real_we0),
    .d0(q_i_M_real_d0),
    .q0(q_i_M_real_q0),
    .address1(q_i_M_real_address1),
    .ce1(q_i_M_real_ce1),
    .we1(q_i_M_real_we1),
    .d1(reg_1199),
    .q1(q_i_M_real_q1)
);

qrf_alt_q_i_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
q_i_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_i_M_imag_address0),
    .ce0(q_i_M_imag_ce0),
    .we0(q_i_M_imag_we0),
    .d0(32'd0),
    .q0(q_i_M_imag_q0),
    .address1(q_i_M_imag_address1),
    .ce1(q_i_M_imag_ce1),
    .we1(q_i_M_imag_we1),
    .d1(reg_1204),
    .q1(q_i_M_imag_q1)
);

qrf_alt_q_i_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
r_i_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_i_M_real_address0),
    .ce0(r_i_M_real_ce0),
    .we0(r_i_M_real_we0),
    .d0(r_i_M_real_d0),
    .q0(r_i_M_real_q0),
    .address1(r_i_M_real_address1),
    .ce1(r_i_M_real_ce1),
    .we1(r_i_M_real_we1),
    .d1(r_i_M_real_d1),
    .q1(r_i_M_real_q1)
);

qrf_alt_q_i_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
r_i_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_i_M_imag_address0),
    .ce0(r_i_M_imag_ce0),
    .we0(r_i_M_imag_we0),
    .d0(r_i_M_imag_d0),
    .q0(r_i_M_imag_q0),
    .address1(r_i_M_imag_address1),
    .ce1(r_i_M_imag_ce1),
    .we1(r_i_M_imag_we1),
    .d1(r_i_M_imag_d1),
    .q1(r_i_M_imag_q1)
);

qrf_givens_float_s grp_qrf_givens_float_s_fu_1090(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .extra_pass(icmp_ln628_reg_1992),
    .a_M_real(r_i_M_real_q0),
    .a_M_imag(r_i_M_imag_q0),
    .b_M_real(r_i_M_real_q1),
    .b_M_imag(r_i_M_imag_q1),
    .ap_return_0(grp_qrf_givens_float_s_fu_1090_ap_return_0),
    .ap_return_1(grp_qrf_givens_float_s_fu_1090_ap_return_1),
    .ap_return_2(grp_qrf_givens_float_s_fu_1090_ap_return_2),
    .ap_return_3(grp_qrf_givens_float_s_fu_1090_ap_return_3),
    .ap_return_4(grp_qrf_givens_float_s_fu_1090_ap_return_4),
    .ap_return_5(grp_qrf_givens_float_s_fu_1090_ap_return_5),
    .ap_return_6(grp_qrf_givens_float_s_fu_1090_ap_return_6),
    .ap_return_7(grp_qrf_givens_float_s_fu_1090_ap_return_7),
    .ap_return_8(grp_qrf_givens_float_s_fu_1090_ap_return_8),
    .ap_ce(grp_qrf_givens_float_s_fu_1090_ap_ce)
);

music_fsub_32ns_3rcU #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fsub_32ns_3rcU_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1103_p0),
    .din1(grp_fu_1103_p1),
    .ce(1'b1),
    .dout(grp_fu_1103_p2)
);

music_fadd_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fadd_32ns_3ocq_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1107_p0),
    .din1(grp_fu_1107_p1),
    .ce(1'b1),
    .dout(grp_fu_1107_p2)
);

music_fsub_32ns_3rcU #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fsub_32ns_3rcU_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1111_p0),
    .din1(grp_fu_1111_p1),
    .ce(1'b1),
    .dout(grp_fu_1111_p2)
);

music_fadd_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fadd_32ns_3ocq_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1115_p0),
    .din1(grp_fu_1115_p1),
    .ce(1'b1),
    .dout(grp_fu_1115_p2)
);

music_fadd_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fadd_32ns_3ocq_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1119_p0),
    .din1(grp_fu_1119_p1),
    .ce(1'b1),
    .dout(grp_fu_1119_p2)
);

music_fadd_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fadd_32ns_3ocq_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1123_p0),
    .din1(grp_fu_1123_p1),
    .ce(1'b1),
    .dout(grp_fu_1123_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1127_p0),
    .din1(grp_fu_1127_p1),
    .ce(1'b1),
    .dout(grp_fu_1127_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1132_p0),
    .din1(grp_fu_1132_p1),
    .ce(1'b1),
    .dout(grp_fu_1132_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1137_p0),
    .din1(grp_fu_1137_p1),
    .ce(1'b1),
    .dout(grp_fu_1137_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1142_p0),
    .din1(grp_fu_1142_p1),
    .ce(1'b1),
    .dout(grp_fu_1142_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1147_p0),
    .din1(grp_fu_1147_p1),
    .ce(1'b1),
    .dout(grp_fu_1147_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1152_p0),
    .din1(grp_fu_1152_p1),
    .ce(1'b1),
    .dout(grp_fu_1152_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1157_p0),
    .din1(grp_fu_1157_p1),
    .ce(1'b1),
    .dout(grp_fu_1157_p2)
);

music_fmul_32ns_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3jbC_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1162_p0),
    .din1(grp_fu_1162_p1),
    .ce(1'b1),
    .dout(grp_fu_1162_p2)
);

fifo_w32_d2_A to_rot_0_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(to_rot_0_V_din),
    .if_full_n(to_rot_0_V_full_n),
    .if_write(to_rot_0_V_write),
    .if_dout(to_rot_0_V_dout),
    .if_empty_n(to_rot_0_V_empty_n),
    .if_read(to_rot_0_V_read)
);

fifo_w32_d2_A to_rot_1_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(to_rot_1_V_din),
    .if_full_n(to_rot_1_V_full_n),
    .if_write(to_rot_1_V_write),
    .if_dout(to_rot_1_V_dout),
    .if_empty_n(to_rot_1_V_empty_n),
    .if_read(to_rot_1_V_read)
);

fifo_w32_d2_A to_rot_2_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(to_rot_2_V_din),
    .if_full_n(to_rot_2_V_full_n),
    .if_write(to_rot_2_V_write),
    .if_dout(to_rot_2_V_dout),
    .if_empty_n(to_rot_2_V_empty_n),
    .if_read(to_rot_2_V_read)
);

fifo_w32_d2_A rotations_V_M_real_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rotations_V_M_real_s_din),
    .if_full_n(rotations_V_M_real_s_full_n),
    .if_write(rotations_V_M_real_s_write),
    .if_dout(rotations_V_M_real_s_dout),
    .if_empty_n(rotations_V_M_real_s_empty_n),
    .if_read(rotations_V_M_real_s_read)
);

fifo_w32_d2_A rotations_V_M_real_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rotations_V_M_real_1_din),
    .if_full_n(rotations_V_M_real_1_full_n),
    .if_write(rotations_V_M_real_1_write),
    .if_dout(rotations_V_M_real_1_dout),
    .if_empty_n(rotations_V_M_real_1_empty_n),
    .if_read(rotations_V_M_real_1_read)
);

fifo_w32_d2_A rotations_V_M_real_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rotations_V_M_real_2_din),
    .if_full_n(rotations_V_M_real_2_full_n),
    .if_write(rotations_V_M_real_2_write),
    .if_dout(rotations_V_M_real_2_dout),
    .if_empty_n(rotations_V_M_real_2_empty_n),
    .if_read(rotations_V_M_real_2_read)
);

fifo_w32_d2_A rotations_V_M_real_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rotations_V_M_real_3_din),
    .if_full_n(rotations_V_M_real_3_full_n),
    .if_write(rotations_V_M_real_3_write),
    .if_dout(rotations_V_M_real_3_dout),
    .if_empty_n(rotations_V_M_real_3_empty_n),
    .if_read(rotations_V_M_real_3_read)
);

fifo_w32_d2_A rotations_V_M_real_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rotations_V_M_real_4_din),
    .if_full_n(rotations_V_M_real_4_full_n),
    .if_write(rotations_V_M_real_4_write),
    .if_dout(rotations_V_M_real_4_dout),
    .if_empty_n(rotations_V_M_real_4_empty_n),
    .if_read(rotations_V_M_real_4_read)
);

fifo_w32_d2_A rotations_V_M_imag_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rotations_V_M_imag_s_din),
    .if_full_n(rotations_V_M_imag_s_full_n),
    .if_write(rotations_V_M_imag_s_write),
    .if_dout(rotations_V_M_imag_s_dout),
    .if_empty_n(rotations_V_M_imag_s_empty_n),
    .if_read(rotations_V_M_imag_s_read)
);

fifo_w32_d2_A rotations_V_M_imag_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rotations_V_M_imag_1_din),
    .if_full_n(rotations_V_M_imag_1_full_n),
    .if_write(rotations_V_M_imag_1_write),
    .if_dout(rotations_V_M_imag_1_dout),
    .if_empty_n(rotations_V_M_imag_1_empty_n),
    .if_read(rotations_V_M_imag_1_read)
);

fifo_w32_d2_A rotations_V_M_imag_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rotations_V_M_imag_2_din),
    .if_full_n(rotations_V_M_imag_2_full_n),
    .if_write(rotations_V_M_imag_2_write),
    .if_dout(rotations_V_M_imag_2_dout),
    .if_empty_n(rotations_V_M_imag_2_empty_n),
    .if_read(rotations_V_M_imag_2_read)
);

fifo_w32_d2_A rotations_V_M_imag_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rotations_V_M_imag_3_din),
    .if_full_n(rotations_V_M_imag_3_full_n),
    .if_write(rotations_V_M_imag_3_write),
    .if_dout(rotations_V_M_imag_3_dout),
    .if_empty_n(rotations_V_M_imag_3_empty_n),
    .if_read(rotations_V_M_imag_3_read)
);

fifo_w32_d2_A rotations_V_M_imag_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(32'd0),
    .if_full_n(rotations_V_M_imag_4_full_n),
    .if_write(rotations_V_M_imag_4_write),
    .if_dout(rotations_V_M_imag_4_dout),
    .if_empty_n(rotations_V_M_imag_4_empty_n),
    .if_read(rotations_V_M_imag_4_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state8) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln600_fu_1297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state8) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state8);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln600_fu_1297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state13) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state13)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state13);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter24 <= ap_enable_reg_pp1_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter25 <= ap_enable_reg_pp1_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter26 <= ap_enable_reg_pp1_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter27 <= ap_enable_reg_pp1_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter28 <= ap_enable_reg_pp1_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter29 <= ap_enable_reg_pp1_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter30 <= ap_enable_reg_pp1_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter31 <= ap_enable_reg_pp1_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter32 <= ap_enable_reg_pp1_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter33 <= ap_enable_reg_pp1_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter34 <= ap_enable_reg_pp1_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter35 <= ap_enable_reg_pp1_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter36 <= ap_enable_reg_pp1_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter37 <= ap_enable_reg_pp1_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter38 <= ap_enable_reg_pp1_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter39 <= ap_enable_reg_pp1_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter40 <= ap_enable_reg_pp1_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter41 <= ap_enable_reg_pp1_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter42 <= ap_enable_reg_pp1_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter43 <= ap_enable_reg_pp1_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter44 <= ap_enable_reg_pp1_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter45 <= ap_enable_reg_pp1_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter46 <= ap_enable_reg_pp1_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter47 <= ap_enable_reg_pp1_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter48 <= ap_enable_reg_pp1_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter49 <= ap_enable_reg_pp1_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter50 <= ap_enable_reg_pp1_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter51 <= ap_enable_reg_pp1_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter52 <= ap_enable_reg_pp1_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter53 <= ap_enable_reg_pp1_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter54 <= ap_enable_reg_pp1_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter55 <= ap_enable_reg_pp1_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter56 <= ap_enable_reg_pp1_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter57 <= ap_enable_reg_pp1_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter58 <= ap_enable_reg_pp1_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter59 <= ap_enable_reg_pp1_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter60 <= ap_enable_reg_pp1_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter61 <= ap_enable_reg_pp1_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter62 <= ap_enable_reg_pp1_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter63 <= ap_enable_reg_pp1_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter64 <= ap_enable_reg_pp1_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter65 <= ap_enable_reg_pp1_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter66 <= ap_enable_reg_pp1_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter67 <= ap_enable_reg_pp1_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter68 <= ap_enable_reg_pp1_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter69 <= ap_enable_reg_pp1_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter70 <= ap_enable_reg_pp1_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter71 <= ap_enable_reg_pp1_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter72 <= ap_enable_reg_pp1_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter73 <= ap_enable_reg_pp1_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter74 <= ap_enable_reg_pp1_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter75 <= ap_enable_reg_pp1_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter76 <= ap_enable_reg_pp1_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter77 <= ap_enable_reg_pp1_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter78 <= ap_enable_reg_pp1_iter77;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp1_iter78 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state94) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_subdone))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_subdone))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_subdone))) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone)))) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end else if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
            ap_enable_reg_pp2_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state115) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln680_fu_1704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state114))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state115) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state115);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((icmp_ln680_fu_1704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state114))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln600_fu_1297_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        batch_num_0_reg_1024 <= 3'd0;
    end else if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state93) & (icmp_ln643_fu_1535_p2 == 1'd1))) begin
        batch_num_0_reg_1024 <= batch_num_reg_1982;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        indvar3_reg_1056 <= 3'd0;
    end else if (((icmp_ln643_1_reg_2156 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar3_reg_1056 <= add_ln643_reg_2236;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln680_fu_1704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state114))) begin
        indvar8_reg_1079 <= 3'd0;
    end else if (((icmp_ln680_1_fu_1732_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar8_reg_1079 <= add_ln680_fu_1763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln600_fu_1297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_reg_1001 <= 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_reg_1001 <= add_ln600_fu_1379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln579_fu_1235_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln579_1_reg_944 <= add_ln579_1_fu_1215_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        phi_ln579_1_reg_944 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln579_1_fu_1241_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln579_fu_1235_p2 == 1'd1))) begin
        phi_ln579_reg_932 <= add_ln579_reg_1886;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln579_reg_932 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln580_fu_1273_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_ln580_1_reg_967 <= add_ln580_1_fu_1253_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_ln580_1_reg_967 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln579_1_fu_1241_p2 == 1'd1) & (icmp_ln579_fu_1235_p2 == 1'd1))) begin
        phi_ln580_reg_955 <= 2'd0;
    end else if (((icmp_ln580_1_fu_1279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln580_fu_1273_p2 == 1'd1))) begin
        phi_ln580_reg_955 <= add_ln580_reg_1902;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln580_1_fu_1279_p2 == 1'd1) & (icmp_ln580_fu_1273_p2 == 1'd1))) begin
        phi_ln594_reg_978 <= 3'd0;
    end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (icmp_ln594_fu_1291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        phi_ln594_reg_978 <= add_ln594_fu_1285_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        px_cnt19_0_reg_1045 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        px_cnt19_0_reg_1045 <= px_cnt_reg_2078;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln618_fu_1385_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        r21_0_reg_1068 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        r21_0_reg_1068 <= r_1_reg_2505;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln594_fu_1291_p2 == 1'd1))) begin
        r_0_reg_989 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        r_0_reg_989 <= r_reg_1930;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        reg_1167 <= r_i_M_real_q1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        reg_1167 <= r_i_M_real_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        reg_1175 <= r_i_M_imag_q1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        reg_1175 <= r_i_M_imag_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        reg_1183 <= r_i_M_real_q0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        reg_1183 <= r_i_M_real_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        reg_1191 <= r_i_M_imag_q0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        reg_1191 <= r_i_M_imag_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln600_fu_1297_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        seq_cnt_0_reg_1012 <= 4'd0;
    end else if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state93) & (icmp_ln643_fu_1535_p2 == 1'd1))) begin
        seq_cnt_0_reg_1012 <= seq_cnt_reg_2005;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_fu_1432_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        seq_cnt_1_reg_1035 <= add_ln626_fu_1444_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        seq_cnt_1_reg_1035 <= seq_cnt_0_reg_1012;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        CONFIG_BATCH_CNTS_lo_reg_2000 <= CONFIG_BATCH_CNTS_q0;
        add_ln620_reg_2010 <= add_ln620_fu_1422_p2;
        seq_cnt_reg_2005 <= seq_cnt_fu_1412_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln579_reg_1886 <= add_ln579_fu_1209_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln580_reg_1902 <= add_ln580_fu_1247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln643_1_reg_2156 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        add_ln643_reg_2236 <= add_ln643_fu_1658_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        batch_num_reg_1982 <= batch_num_fu_1391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln666_reg_2160_pp2_iter2_reg == 1'd0) & (icmp_ln643_1_reg_2156_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        complex_M_imag_writ_3_reg_2456 <= grp_fu_1115_p2;
        complex_M_real_writ_2_reg_2451 <= grp_fu_1111_p2;
        p_r_M_imag_5_reg_2446 <= grp_fu_1107_p2;
        p_r_M_real_5_reg_2441 <= grp_fu_1103_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln643_1_reg_2156_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        complex_M_imag_writ_5_reg_2436 <= grp_fu_1115_p2;
        complex_M_real_writ_4_reg_2431 <= grp_fu_1111_p2;
        p_r_M_imag_6_reg_2426 <= grp_fu_1107_p2;
        p_r_M_real_6_reg_2421 <= grp_fu_1103_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln643_1_reg_2156_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        complex_M_imag_writ_7_reg_2476 <= grp_fu_1115_p2;
        complex_M_real_writ_6_reg_2471 <= grp_fu_1111_p2;
        p_r_M_imag_7_reg_2466 <= grp_fu_1107_p2;
        p_r_M_real_7_reg_2461 <= grp_fu_1103_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln666_reg_2160_pp2_iter2_reg == 1'd0) & (icmp_ln643_1_reg_2156_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        complex_M_imag_writ_reg_2416 <= grp_fu_1115_p2;
        complex_M_real_writ_reg_2411 <= grp_fu_1111_p2;
        p_r_M_imag_2_reg_2406 <= grp_fu_1107_p2;
        p_r_M_real_2_reg_2401 <= grp_fu_1103_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln600_1_reg_1951 <= icmp_ln600_1_fu_1337_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln620_reg_2015 <= icmp_ln620_fu_1432_p2;
        icmp_ln620_reg_2015_pp1_iter1_reg <= icmp_ln620_reg_2015;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln620_reg_2015_pp1_iter10_reg <= icmp_ln620_reg_2015_pp1_iter9_reg;
        icmp_ln620_reg_2015_pp1_iter11_reg <= icmp_ln620_reg_2015_pp1_iter10_reg;
        icmp_ln620_reg_2015_pp1_iter12_reg <= icmp_ln620_reg_2015_pp1_iter11_reg;
        icmp_ln620_reg_2015_pp1_iter13_reg <= icmp_ln620_reg_2015_pp1_iter12_reg;
        icmp_ln620_reg_2015_pp1_iter14_reg <= icmp_ln620_reg_2015_pp1_iter13_reg;
        icmp_ln620_reg_2015_pp1_iter15_reg <= icmp_ln620_reg_2015_pp1_iter14_reg;
        icmp_ln620_reg_2015_pp1_iter16_reg <= icmp_ln620_reg_2015_pp1_iter15_reg;
        icmp_ln620_reg_2015_pp1_iter17_reg <= icmp_ln620_reg_2015_pp1_iter16_reg;
        icmp_ln620_reg_2015_pp1_iter18_reg <= icmp_ln620_reg_2015_pp1_iter17_reg;
        icmp_ln620_reg_2015_pp1_iter19_reg <= icmp_ln620_reg_2015_pp1_iter18_reg;
        icmp_ln620_reg_2015_pp1_iter20_reg <= icmp_ln620_reg_2015_pp1_iter19_reg;
        icmp_ln620_reg_2015_pp1_iter21_reg <= icmp_ln620_reg_2015_pp1_iter20_reg;
        icmp_ln620_reg_2015_pp1_iter22_reg <= icmp_ln620_reg_2015_pp1_iter21_reg;
        icmp_ln620_reg_2015_pp1_iter23_reg <= icmp_ln620_reg_2015_pp1_iter22_reg;
        icmp_ln620_reg_2015_pp1_iter24_reg <= icmp_ln620_reg_2015_pp1_iter23_reg;
        icmp_ln620_reg_2015_pp1_iter25_reg <= icmp_ln620_reg_2015_pp1_iter24_reg;
        icmp_ln620_reg_2015_pp1_iter26_reg <= icmp_ln620_reg_2015_pp1_iter25_reg;
        icmp_ln620_reg_2015_pp1_iter27_reg <= icmp_ln620_reg_2015_pp1_iter26_reg;
        icmp_ln620_reg_2015_pp1_iter28_reg <= icmp_ln620_reg_2015_pp1_iter27_reg;
        icmp_ln620_reg_2015_pp1_iter29_reg <= icmp_ln620_reg_2015_pp1_iter28_reg;
        icmp_ln620_reg_2015_pp1_iter2_reg <= icmp_ln620_reg_2015_pp1_iter1_reg;
        icmp_ln620_reg_2015_pp1_iter30_reg <= icmp_ln620_reg_2015_pp1_iter29_reg;
        icmp_ln620_reg_2015_pp1_iter31_reg <= icmp_ln620_reg_2015_pp1_iter30_reg;
        icmp_ln620_reg_2015_pp1_iter32_reg <= icmp_ln620_reg_2015_pp1_iter31_reg;
        icmp_ln620_reg_2015_pp1_iter33_reg <= icmp_ln620_reg_2015_pp1_iter32_reg;
        icmp_ln620_reg_2015_pp1_iter34_reg <= icmp_ln620_reg_2015_pp1_iter33_reg;
        icmp_ln620_reg_2015_pp1_iter35_reg <= icmp_ln620_reg_2015_pp1_iter34_reg;
        icmp_ln620_reg_2015_pp1_iter36_reg <= icmp_ln620_reg_2015_pp1_iter35_reg;
        icmp_ln620_reg_2015_pp1_iter37_reg <= icmp_ln620_reg_2015_pp1_iter36_reg;
        icmp_ln620_reg_2015_pp1_iter38_reg <= icmp_ln620_reg_2015_pp1_iter37_reg;
        icmp_ln620_reg_2015_pp1_iter39_reg <= icmp_ln620_reg_2015_pp1_iter38_reg;
        icmp_ln620_reg_2015_pp1_iter3_reg <= icmp_ln620_reg_2015_pp1_iter2_reg;
        icmp_ln620_reg_2015_pp1_iter40_reg <= icmp_ln620_reg_2015_pp1_iter39_reg;
        icmp_ln620_reg_2015_pp1_iter41_reg <= icmp_ln620_reg_2015_pp1_iter40_reg;
        icmp_ln620_reg_2015_pp1_iter42_reg <= icmp_ln620_reg_2015_pp1_iter41_reg;
        icmp_ln620_reg_2015_pp1_iter43_reg <= icmp_ln620_reg_2015_pp1_iter42_reg;
        icmp_ln620_reg_2015_pp1_iter44_reg <= icmp_ln620_reg_2015_pp1_iter43_reg;
        icmp_ln620_reg_2015_pp1_iter45_reg <= icmp_ln620_reg_2015_pp1_iter44_reg;
        icmp_ln620_reg_2015_pp1_iter46_reg <= icmp_ln620_reg_2015_pp1_iter45_reg;
        icmp_ln620_reg_2015_pp1_iter47_reg <= icmp_ln620_reg_2015_pp1_iter46_reg;
        icmp_ln620_reg_2015_pp1_iter48_reg <= icmp_ln620_reg_2015_pp1_iter47_reg;
        icmp_ln620_reg_2015_pp1_iter49_reg <= icmp_ln620_reg_2015_pp1_iter48_reg;
        icmp_ln620_reg_2015_pp1_iter4_reg <= icmp_ln620_reg_2015_pp1_iter3_reg;
        icmp_ln620_reg_2015_pp1_iter50_reg <= icmp_ln620_reg_2015_pp1_iter49_reg;
        icmp_ln620_reg_2015_pp1_iter51_reg <= icmp_ln620_reg_2015_pp1_iter50_reg;
        icmp_ln620_reg_2015_pp1_iter52_reg <= icmp_ln620_reg_2015_pp1_iter51_reg;
        icmp_ln620_reg_2015_pp1_iter53_reg <= icmp_ln620_reg_2015_pp1_iter52_reg;
        icmp_ln620_reg_2015_pp1_iter54_reg <= icmp_ln620_reg_2015_pp1_iter53_reg;
        icmp_ln620_reg_2015_pp1_iter55_reg <= icmp_ln620_reg_2015_pp1_iter54_reg;
        icmp_ln620_reg_2015_pp1_iter56_reg <= icmp_ln620_reg_2015_pp1_iter55_reg;
        icmp_ln620_reg_2015_pp1_iter57_reg <= icmp_ln620_reg_2015_pp1_iter56_reg;
        icmp_ln620_reg_2015_pp1_iter58_reg <= icmp_ln620_reg_2015_pp1_iter57_reg;
        icmp_ln620_reg_2015_pp1_iter59_reg <= icmp_ln620_reg_2015_pp1_iter58_reg;
        icmp_ln620_reg_2015_pp1_iter5_reg <= icmp_ln620_reg_2015_pp1_iter4_reg;
        icmp_ln620_reg_2015_pp1_iter60_reg <= icmp_ln620_reg_2015_pp1_iter59_reg;
        icmp_ln620_reg_2015_pp1_iter61_reg <= icmp_ln620_reg_2015_pp1_iter60_reg;
        icmp_ln620_reg_2015_pp1_iter62_reg <= icmp_ln620_reg_2015_pp1_iter61_reg;
        icmp_ln620_reg_2015_pp1_iter63_reg <= icmp_ln620_reg_2015_pp1_iter62_reg;
        icmp_ln620_reg_2015_pp1_iter64_reg <= icmp_ln620_reg_2015_pp1_iter63_reg;
        icmp_ln620_reg_2015_pp1_iter65_reg <= icmp_ln620_reg_2015_pp1_iter64_reg;
        icmp_ln620_reg_2015_pp1_iter66_reg <= icmp_ln620_reg_2015_pp1_iter65_reg;
        icmp_ln620_reg_2015_pp1_iter67_reg <= icmp_ln620_reg_2015_pp1_iter66_reg;
        icmp_ln620_reg_2015_pp1_iter68_reg <= icmp_ln620_reg_2015_pp1_iter67_reg;
        icmp_ln620_reg_2015_pp1_iter69_reg <= icmp_ln620_reg_2015_pp1_iter68_reg;
        icmp_ln620_reg_2015_pp1_iter6_reg <= icmp_ln620_reg_2015_pp1_iter5_reg;
        icmp_ln620_reg_2015_pp1_iter70_reg <= icmp_ln620_reg_2015_pp1_iter69_reg;
        icmp_ln620_reg_2015_pp1_iter71_reg <= icmp_ln620_reg_2015_pp1_iter70_reg;
        icmp_ln620_reg_2015_pp1_iter72_reg <= icmp_ln620_reg_2015_pp1_iter71_reg;
        icmp_ln620_reg_2015_pp1_iter73_reg <= icmp_ln620_reg_2015_pp1_iter72_reg;
        icmp_ln620_reg_2015_pp1_iter74_reg <= icmp_ln620_reg_2015_pp1_iter73_reg;
        icmp_ln620_reg_2015_pp1_iter75_reg <= icmp_ln620_reg_2015_pp1_iter74_reg;
        icmp_ln620_reg_2015_pp1_iter76_reg <= icmp_ln620_reg_2015_pp1_iter75_reg;
        icmp_ln620_reg_2015_pp1_iter77_reg <= icmp_ln620_reg_2015_pp1_iter76_reg;
        icmp_ln620_reg_2015_pp1_iter7_reg <= icmp_ln620_reg_2015_pp1_iter6_reg;
        icmp_ln620_reg_2015_pp1_iter8_reg <= icmp_ln620_reg_2015_pp1_iter7_reg;
        icmp_ln620_reg_2015_pp1_iter9_reg <= icmp_ln620_reg_2015_pp1_iter8_reg;
        px_col_reg_2049_pp1_iter10_reg <= px_col_reg_2049_pp1_iter9_reg;
        px_col_reg_2049_pp1_iter11_reg <= px_col_reg_2049_pp1_iter10_reg;
        px_col_reg_2049_pp1_iter12_reg <= px_col_reg_2049_pp1_iter11_reg;
        px_col_reg_2049_pp1_iter13_reg <= px_col_reg_2049_pp1_iter12_reg;
        px_col_reg_2049_pp1_iter14_reg <= px_col_reg_2049_pp1_iter13_reg;
        px_col_reg_2049_pp1_iter15_reg <= px_col_reg_2049_pp1_iter14_reg;
        px_col_reg_2049_pp1_iter16_reg <= px_col_reg_2049_pp1_iter15_reg;
        px_col_reg_2049_pp1_iter17_reg <= px_col_reg_2049_pp1_iter16_reg;
        px_col_reg_2049_pp1_iter18_reg <= px_col_reg_2049_pp1_iter17_reg;
        px_col_reg_2049_pp1_iter19_reg <= px_col_reg_2049_pp1_iter18_reg;
        px_col_reg_2049_pp1_iter20_reg <= px_col_reg_2049_pp1_iter19_reg;
        px_col_reg_2049_pp1_iter21_reg <= px_col_reg_2049_pp1_iter20_reg;
        px_col_reg_2049_pp1_iter22_reg <= px_col_reg_2049_pp1_iter21_reg;
        px_col_reg_2049_pp1_iter23_reg <= px_col_reg_2049_pp1_iter22_reg;
        px_col_reg_2049_pp1_iter24_reg <= px_col_reg_2049_pp1_iter23_reg;
        px_col_reg_2049_pp1_iter25_reg <= px_col_reg_2049_pp1_iter24_reg;
        px_col_reg_2049_pp1_iter26_reg <= px_col_reg_2049_pp1_iter25_reg;
        px_col_reg_2049_pp1_iter27_reg <= px_col_reg_2049_pp1_iter26_reg;
        px_col_reg_2049_pp1_iter28_reg <= px_col_reg_2049_pp1_iter27_reg;
        px_col_reg_2049_pp1_iter29_reg <= px_col_reg_2049_pp1_iter28_reg;
        px_col_reg_2049_pp1_iter2_reg <= px_col_reg_2049;
        px_col_reg_2049_pp1_iter30_reg <= px_col_reg_2049_pp1_iter29_reg;
        px_col_reg_2049_pp1_iter31_reg <= px_col_reg_2049_pp1_iter30_reg;
        px_col_reg_2049_pp1_iter32_reg <= px_col_reg_2049_pp1_iter31_reg;
        px_col_reg_2049_pp1_iter33_reg <= px_col_reg_2049_pp1_iter32_reg;
        px_col_reg_2049_pp1_iter34_reg <= px_col_reg_2049_pp1_iter33_reg;
        px_col_reg_2049_pp1_iter35_reg <= px_col_reg_2049_pp1_iter34_reg;
        px_col_reg_2049_pp1_iter36_reg <= px_col_reg_2049_pp1_iter35_reg;
        px_col_reg_2049_pp1_iter37_reg <= px_col_reg_2049_pp1_iter36_reg;
        px_col_reg_2049_pp1_iter38_reg <= px_col_reg_2049_pp1_iter37_reg;
        px_col_reg_2049_pp1_iter39_reg <= px_col_reg_2049_pp1_iter38_reg;
        px_col_reg_2049_pp1_iter3_reg <= px_col_reg_2049_pp1_iter2_reg;
        px_col_reg_2049_pp1_iter40_reg <= px_col_reg_2049_pp1_iter39_reg;
        px_col_reg_2049_pp1_iter41_reg <= px_col_reg_2049_pp1_iter40_reg;
        px_col_reg_2049_pp1_iter42_reg <= px_col_reg_2049_pp1_iter41_reg;
        px_col_reg_2049_pp1_iter43_reg <= px_col_reg_2049_pp1_iter42_reg;
        px_col_reg_2049_pp1_iter44_reg <= px_col_reg_2049_pp1_iter43_reg;
        px_col_reg_2049_pp1_iter45_reg <= px_col_reg_2049_pp1_iter44_reg;
        px_col_reg_2049_pp1_iter46_reg <= px_col_reg_2049_pp1_iter45_reg;
        px_col_reg_2049_pp1_iter47_reg <= px_col_reg_2049_pp1_iter46_reg;
        px_col_reg_2049_pp1_iter48_reg <= px_col_reg_2049_pp1_iter47_reg;
        px_col_reg_2049_pp1_iter49_reg <= px_col_reg_2049_pp1_iter48_reg;
        px_col_reg_2049_pp1_iter4_reg <= px_col_reg_2049_pp1_iter3_reg;
        px_col_reg_2049_pp1_iter50_reg <= px_col_reg_2049_pp1_iter49_reg;
        px_col_reg_2049_pp1_iter51_reg <= px_col_reg_2049_pp1_iter50_reg;
        px_col_reg_2049_pp1_iter52_reg <= px_col_reg_2049_pp1_iter51_reg;
        px_col_reg_2049_pp1_iter53_reg <= px_col_reg_2049_pp1_iter52_reg;
        px_col_reg_2049_pp1_iter54_reg <= px_col_reg_2049_pp1_iter53_reg;
        px_col_reg_2049_pp1_iter55_reg <= px_col_reg_2049_pp1_iter54_reg;
        px_col_reg_2049_pp1_iter56_reg <= px_col_reg_2049_pp1_iter55_reg;
        px_col_reg_2049_pp1_iter57_reg <= px_col_reg_2049_pp1_iter56_reg;
        px_col_reg_2049_pp1_iter58_reg <= px_col_reg_2049_pp1_iter57_reg;
        px_col_reg_2049_pp1_iter59_reg <= px_col_reg_2049_pp1_iter58_reg;
        px_col_reg_2049_pp1_iter5_reg <= px_col_reg_2049_pp1_iter4_reg;
        px_col_reg_2049_pp1_iter60_reg <= px_col_reg_2049_pp1_iter59_reg;
        px_col_reg_2049_pp1_iter61_reg <= px_col_reg_2049_pp1_iter60_reg;
        px_col_reg_2049_pp1_iter62_reg <= px_col_reg_2049_pp1_iter61_reg;
        px_col_reg_2049_pp1_iter63_reg <= px_col_reg_2049_pp1_iter62_reg;
        px_col_reg_2049_pp1_iter64_reg <= px_col_reg_2049_pp1_iter63_reg;
        px_col_reg_2049_pp1_iter65_reg <= px_col_reg_2049_pp1_iter64_reg;
        px_col_reg_2049_pp1_iter66_reg <= px_col_reg_2049_pp1_iter65_reg;
        px_col_reg_2049_pp1_iter67_reg <= px_col_reg_2049_pp1_iter66_reg;
        px_col_reg_2049_pp1_iter68_reg <= px_col_reg_2049_pp1_iter67_reg;
        px_col_reg_2049_pp1_iter69_reg <= px_col_reg_2049_pp1_iter68_reg;
        px_col_reg_2049_pp1_iter6_reg <= px_col_reg_2049_pp1_iter5_reg;
        px_col_reg_2049_pp1_iter70_reg <= px_col_reg_2049_pp1_iter69_reg;
        px_col_reg_2049_pp1_iter71_reg <= px_col_reg_2049_pp1_iter70_reg;
        px_col_reg_2049_pp1_iter72_reg <= px_col_reg_2049_pp1_iter71_reg;
        px_col_reg_2049_pp1_iter73_reg <= px_col_reg_2049_pp1_iter72_reg;
        px_col_reg_2049_pp1_iter74_reg <= px_col_reg_2049_pp1_iter73_reg;
        px_col_reg_2049_pp1_iter75_reg <= px_col_reg_2049_pp1_iter74_reg;
        px_col_reg_2049_pp1_iter76_reg <= px_col_reg_2049_pp1_iter75_reg;
        px_col_reg_2049_pp1_iter77_reg <= px_col_reg_2049_pp1_iter76_reg;
        px_col_reg_2049_pp1_iter7_reg <= px_col_reg_2049_pp1_iter6_reg;
        px_col_reg_2049_pp1_iter8_reg <= px_col_reg_2049_pp1_iter7_reg;
        px_col_reg_2049_pp1_iter9_reg <= px_col_reg_2049_pp1_iter8_reg;
        px_row1_reg_2039_pp1_iter10_reg <= px_row1_reg_2039_pp1_iter9_reg;
        px_row1_reg_2039_pp1_iter11_reg <= px_row1_reg_2039_pp1_iter10_reg;
        px_row1_reg_2039_pp1_iter12_reg <= px_row1_reg_2039_pp1_iter11_reg;
        px_row1_reg_2039_pp1_iter13_reg <= px_row1_reg_2039_pp1_iter12_reg;
        px_row1_reg_2039_pp1_iter14_reg <= px_row1_reg_2039_pp1_iter13_reg;
        px_row1_reg_2039_pp1_iter15_reg <= px_row1_reg_2039_pp1_iter14_reg;
        px_row1_reg_2039_pp1_iter16_reg <= px_row1_reg_2039_pp1_iter15_reg;
        px_row1_reg_2039_pp1_iter17_reg <= px_row1_reg_2039_pp1_iter16_reg;
        px_row1_reg_2039_pp1_iter18_reg <= px_row1_reg_2039_pp1_iter17_reg;
        px_row1_reg_2039_pp1_iter19_reg <= px_row1_reg_2039_pp1_iter18_reg;
        px_row1_reg_2039_pp1_iter20_reg <= px_row1_reg_2039_pp1_iter19_reg;
        px_row1_reg_2039_pp1_iter21_reg <= px_row1_reg_2039_pp1_iter20_reg;
        px_row1_reg_2039_pp1_iter22_reg <= px_row1_reg_2039_pp1_iter21_reg;
        px_row1_reg_2039_pp1_iter23_reg <= px_row1_reg_2039_pp1_iter22_reg;
        px_row1_reg_2039_pp1_iter24_reg <= px_row1_reg_2039_pp1_iter23_reg;
        px_row1_reg_2039_pp1_iter25_reg <= px_row1_reg_2039_pp1_iter24_reg;
        px_row1_reg_2039_pp1_iter26_reg <= px_row1_reg_2039_pp1_iter25_reg;
        px_row1_reg_2039_pp1_iter27_reg <= px_row1_reg_2039_pp1_iter26_reg;
        px_row1_reg_2039_pp1_iter28_reg <= px_row1_reg_2039_pp1_iter27_reg;
        px_row1_reg_2039_pp1_iter29_reg <= px_row1_reg_2039_pp1_iter28_reg;
        px_row1_reg_2039_pp1_iter2_reg <= px_row1_reg_2039;
        px_row1_reg_2039_pp1_iter30_reg <= px_row1_reg_2039_pp1_iter29_reg;
        px_row1_reg_2039_pp1_iter31_reg <= px_row1_reg_2039_pp1_iter30_reg;
        px_row1_reg_2039_pp1_iter32_reg <= px_row1_reg_2039_pp1_iter31_reg;
        px_row1_reg_2039_pp1_iter33_reg <= px_row1_reg_2039_pp1_iter32_reg;
        px_row1_reg_2039_pp1_iter34_reg <= px_row1_reg_2039_pp1_iter33_reg;
        px_row1_reg_2039_pp1_iter35_reg <= px_row1_reg_2039_pp1_iter34_reg;
        px_row1_reg_2039_pp1_iter36_reg <= px_row1_reg_2039_pp1_iter35_reg;
        px_row1_reg_2039_pp1_iter37_reg <= px_row1_reg_2039_pp1_iter36_reg;
        px_row1_reg_2039_pp1_iter38_reg <= px_row1_reg_2039_pp1_iter37_reg;
        px_row1_reg_2039_pp1_iter39_reg <= px_row1_reg_2039_pp1_iter38_reg;
        px_row1_reg_2039_pp1_iter3_reg <= px_row1_reg_2039_pp1_iter2_reg;
        px_row1_reg_2039_pp1_iter40_reg <= px_row1_reg_2039_pp1_iter39_reg;
        px_row1_reg_2039_pp1_iter41_reg <= px_row1_reg_2039_pp1_iter40_reg;
        px_row1_reg_2039_pp1_iter42_reg <= px_row1_reg_2039_pp1_iter41_reg;
        px_row1_reg_2039_pp1_iter43_reg <= px_row1_reg_2039_pp1_iter42_reg;
        px_row1_reg_2039_pp1_iter44_reg <= px_row1_reg_2039_pp1_iter43_reg;
        px_row1_reg_2039_pp1_iter45_reg <= px_row1_reg_2039_pp1_iter44_reg;
        px_row1_reg_2039_pp1_iter46_reg <= px_row1_reg_2039_pp1_iter45_reg;
        px_row1_reg_2039_pp1_iter47_reg <= px_row1_reg_2039_pp1_iter46_reg;
        px_row1_reg_2039_pp1_iter48_reg <= px_row1_reg_2039_pp1_iter47_reg;
        px_row1_reg_2039_pp1_iter49_reg <= px_row1_reg_2039_pp1_iter48_reg;
        px_row1_reg_2039_pp1_iter4_reg <= px_row1_reg_2039_pp1_iter3_reg;
        px_row1_reg_2039_pp1_iter50_reg <= px_row1_reg_2039_pp1_iter49_reg;
        px_row1_reg_2039_pp1_iter51_reg <= px_row1_reg_2039_pp1_iter50_reg;
        px_row1_reg_2039_pp1_iter52_reg <= px_row1_reg_2039_pp1_iter51_reg;
        px_row1_reg_2039_pp1_iter53_reg <= px_row1_reg_2039_pp1_iter52_reg;
        px_row1_reg_2039_pp1_iter54_reg <= px_row1_reg_2039_pp1_iter53_reg;
        px_row1_reg_2039_pp1_iter55_reg <= px_row1_reg_2039_pp1_iter54_reg;
        px_row1_reg_2039_pp1_iter56_reg <= px_row1_reg_2039_pp1_iter55_reg;
        px_row1_reg_2039_pp1_iter57_reg <= px_row1_reg_2039_pp1_iter56_reg;
        px_row1_reg_2039_pp1_iter58_reg <= px_row1_reg_2039_pp1_iter57_reg;
        px_row1_reg_2039_pp1_iter59_reg <= px_row1_reg_2039_pp1_iter58_reg;
        px_row1_reg_2039_pp1_iter5_reg <= px_row1_reg_2039_pp1_iter4_reg;
        px_row1_reg_2039_pp1_iter60_reg <= px_row1_reg_2039_pp1_iter59_reg;
        px_row1_reg_2039_pp1_iter61_reg <= px_row1_reg_2039_pp1_iter60_reg;
        px_row1_reg_2039_pp1_iter62_reg <= px_row1_reg_2039_pp1_iter61_reg;
        px_row1_reg_2039_pp1_iter63_reg <= px_row1_reg_2039_pp1_iter62_reg;
        px_row1_reg_2039_pp1_iter64_reg <= px_row1_reg_2039_pp1_iter63_reg;
        px_row1_reg_2039_pp1_iter65_reg <= px_row1_reg_2039_pp1_iter64_reg;
        px_row1_reg_2039_pp1_iter66_reg <= px_row1_reg_2039_pp1_iter65_reg;
        px_row1_reg_2039_pp1_iter67_reg <= px_row1_reg_2039_pp1_iter66_reg;
        px_row1_reg_2039_pp1_iter68_reg <= px_row1_reg_2039_pp1_iter67_reg;
        px_row1_reg_2039_pp1_iter69_reg <= px_row1_reg_2039_pp1_iter68_reg;
        px_row1_reg_2039_pp1_iter6_reg <= px_row1_reg_2039_pp1_iter5_reg;
        px_row1_reg_2039_pp1_iter70_reg <= px_row1_reg_2039_pp1_iter69_reg;
        px_row1_reg_2039_pp1_iter71_reg <= px_row1_reg_2039_pp1_iter70_reg;
        px_row1_reg_2039_pp1_iter72_reg <= px_row1_reg_2039_pp1_iter71_reg;
        px_row1_reg_2039_pp1_iter73_reg <= px_row1_reg_2039_pp1_iter72_reg;
        px_row1_reg_2039_pp1_iter74_reg <= px_row1_reg_2039_pp1_iter73_reg;
        px_row1_reg_2039_pp1_iter75_reg <= px_row1_reg_2039_pp1_iter74_reg;
        px_row1_reg_2039_pp1_iter76_reg <= px_row1_reg_2039_pp1_iter75_reg;
        px_row1_reg_2039_pp1_iter77_reg <= px_row1_reg_2039_pp1_iter76_reg;
        px_row1_reg_2039_pp1_iter7_reg <= px_row1_reg_2039_pp1_iter6_reg;
        px_row1_reg_2039_pp1_iter8_reg <= px_row1_reg_2039_pp1_iter7_reg;
        px_row1_reg_2039_pp1_iter9_reg <= px_row1_reg_2039_pp1_iter8_reg;
        px_row2_reg_2044_pp1_iter10_reg <= px_row2_reg_2044_pp1_iter9_reg;
        px_row2_reg_2044_pp1_iter11_reg <= px_row2_reg_2044_pp1_iter10_reg;
        px_row2_reg_2044_pp1_iter12_reg <= px_row2_reg_2044_pp1_iter11_reg;
        px_row2_reg_2044_pp1_iter13_reg <= px_row2_reg_2044_pp1_iter12_reg;
        px_row2_reg_2044_pp1_iter14_reg <= px_row2_reg_2044_pp1_iter13_reg;
        px_row2_reg_2044_pp1_iter15_reg <= px_row2_reg_2044_pp1_iter14_reg;
        px_row2_reg_2044_pp1_iter16_reg <= px_row2_reg_2044_pp1_iter15_reg;
        px_row2_reg_2044_pp1_iter17_reg <= px_row2_reg_2044_pp1_iter16_reg;
        px_row2_reg_2044_pp1_iter18_reg <= px_row2_reg_2044_pp1_iter17_reg;
        px_row2_reg_2044_pp1_iter19_reg <= px_row2_reg_2044_pp1_iter18_reg;
        px_row2_reg_2044_pp1_iter20_reg <= px_row2_reg_2044_pp1_iter19_reg;
        px_row2_reg_2044_pp1_iter21_reg <= px_row2_reg_2044_pp1_iter20_reg;
        px_row2_reg_2044_pp1_iter22_reg <= px_row2_reg_2044_pp1_iter21_reg;
        px_row2_reg_2044_pp1_iter23_reg <= px_row2_reg_2044_pp1_iter22_reg;
        px_row2_reg_2044_pp1_iter24_reg <= px_row2_reg_2044_pp1_iter23_reg;
        px_row2_reg_2044_pp1_iter25_reg <= px_row2_reg_2044_pp1_iter24_reg;
        px_row2_reg_2044_pp1_iter26_reg <= px_row2_reg_2044_pp1_iter25_reg;
        px_row2_reg_2044_pp1_iter27_reg <= px_row2_reg_2044_pp1_iter26_reg;
        px_row2_reg_2044_pp1_iter28_reg <= px_row2_reg_2044_pp1_iter27_reg;
        px_row2_reg_2044_pp1_iter29_reg <= px_row2_reg_2044_pp1_iter28_reg;
        px_row2_reg_2044_pp1_iter2_reg <= px_row2_reg_2044;
        px_row2_reg_2044_pp1_iter30_reg <= px_row2_reg_2044_pp1_iter29_reg;
        px_row2_reg_2044_pp1_iter31_reg <= px_row2_reg_2044_pp1_iter30_reg;
        px_row2_reg_2044_pp1_iter32_reg <= px_row2_reg_2044_pp1_iter31_reg;
        px_row2_reg_2044_pp1_iter33_reg <= px_row2_reg_2044_pp1_iter32_reg;
        px_row2_reg_2044_pp1_iter34_reg <= px_row2_reg_2044_pp1_iter33_reg;
        px_row2_reg_2044_pp1_iter35_reg <= px_row2_reg_2044_pp1_iter34_reg;
        px_row2_reg_2044_pp1_iter36_reg <= px_row2_reg_2044_pp1_iter35_reg;
        px_row2_reg_2044_pp1_iter37_reg <= px_row2_reg_2044_pp1_iter36_reg;
        px_row2_reg_2044_pp1_iter38_reg <= px_row2_reg_2044_pp1_iter37_reg;
        px_row2_reg_2044_pp1_iter39_reg <= px_row2_reg_2044_pp1_iter38_reg;
        px_row2_reg_2044_pp1_iter3_reg <= px_row2_reg_2044_pp1_iter2_reg;
        px_row2_reg_2044_pp1_iter40_reg <= px_row2_reg_2044_pp1_iter39_reg;
        px_row2_reg_2044_pp1_iter41_reg <= px_row2_reg_2044_pp1_iter40_reg;
        px_row2_reg_2044_pp1_iter42_reg <= px_row2_reg_2044_pp1_iter41_reg;
        px_row2_reg_2044_pp1_iter43_reg <= px_row2_reg_2044_pp1_iter42_reg;
        px_row2_reg_2044_pp1_iter44_reg <= px_row2_reg_2044_pp1_iter43_reg;
        px_row2_reg_2044_pp1_iter45_reg <= px_row2_reg_2044_pp1_iter44_reg;
        px_row2_reg_2044_pp1_iter46_reg <= px_row2_reg_2044_pp1_iter45_reg;
        px_row2_reg_2044_pp1_iter47_reg <= px_row2_reg_2044_pp1_iter46_reg;
        px_row2_reg_2044_pp1_iter48_reg <= px_row2_reg_2044_pp1_iter47_reg;
        px_row2_reg_2044_pp1_iter49_reg <= px_row2_reg_2044_pp1_iter48_reg;
        px_row2_reg_2044_pp1_iter4_reg <= px_row2_reg_2044_pp1_iter3_reg;
        px_row2_reg_2044_pp1_iter50_reg <= px_row2_reg_2044_pp1_iter49_reg;
        px_row2_reg_2044_pp1_iter51_reg <= px_row2_reg_2044_pp1_iter50_reg;
        px_row2_reg_2044_pp1_iter52_reg <= px_row2_reg_2044_pp1_iter51_reg;
        px_row2_reg_2044_pp1_iter53_reg <= px_row2_reg_2044_pp1_iter52_reg;
        px_row2_reg_2044_pp1_iter54_reg <= px_row2_reg_2044_pp1_iter53_reg;
        px_row2_reg_2044_pp1_iter55_reg <= px_row2_reg_2044_pp1_iter54_reg;
        px_row2_reg_2044_pp1_iter56_reg <= px_row2_reg_2044_pp1_iter55_reg;
        px_row2_reg_2044_pp1_iter57_reg <= px_row2_reg_2044_pp1_iter56_reg;
        px_row2_reg_2044_pp1_iter58_reg <= px_row2_reg_2044_pp1_iter57_reg;
        px_row2_reg_2044_pp1_iter59_reg <= px_row2_reg_2044_pp1_iter58_reg;
        px_row2_reg_2044_pp1_iter5_reg <= px_row2_reg_2044_pp1_iter4_reg;
        px_row2_reg_2044_pp1_iter60_reg <= px_row2_reg_2044_pp1_iter59_reg;
        px_row2_reg_2044_pp1_iter61_reg <= px_row2_reg_2044_pp1_iter60_reg;
        px_row2_reg_2044_pp1_iter62_reg <= px_row2_reg_2044_pp1_iter61_reg;
        px_row2_reg_2044_pp1_iter63_reg <= px_row2_reg_2044_pp1_iter62_reg;
        px_row2_reg_2044_pp1_iter64_reg <= px_row2_reg_2044_pp1_iter63_reg;
        px_row2_reg_2044_pp1_iter65_reg <= px_row2_reg_2044_pp1_iter64_reg;
        px_row2_reg_2044_pp1_iter66_reg <= px_row2_reg_2044_pp1_iter65_reg;
        px_row2_reg_2044_pp1_iter67_reg <= px_row2_reg_2044_pp1_iter66_reg;
        px_row2_reg_2044_pp1_iter68_reg <= px_row2_reg_2044_pp1_iter67_reg;
        px_row2_reg_2044_pp1_iter69_reg <= px_row2_reg_2044_pp1_iter68_reg;
        px_row2_reg_2044_pp1_iter6_reg <= px_row2_reg_2044_pp1_iter5_reg;
        px_row2_reg_2044_pp1_iter70_reg <= px_row2_reg_2044_pp1_iter69_reg;
        px_row2_reg_2044_pp1_iter71_reg <= px_row2_reg_2044_pp1_iter70_reg;
        px_row2_reg_2044_pp1_iter72_reg <= px_row2_reg_2044_pp1_iter71_reg;
        px_row2_reg_2044_pp1_iter73_reg <= px_row2_reg_2044_pp1_iter72_reg;
        px_row2_reg_2044_pp1_iter74_reg <= px_row2_reg_2044_pp1_iter73_reg;
        px_row2_reg_2044_pp1_iter75_reg <= px_row2_reg_2044_pp1_iter74_reg;
        px_row2_reg_2044_pp1_iter76_reg <= px_row2_reg_2044_pp1_iter75_reg;
        px_row2_reg_2044_pp1_iter77_reg <= px_row2_reg_2044_pp1_iter76_reg;
        px_row2_reg_2044_pp1_iter7_reg <= px_row2_reg_2044_pp1_iter6_reg;
        px_row2_reg_2044_pp1_iter8_reg <= px_row2_reg_2044_pp1_iter7_reg;
        px_row2_reg_2044_pp1_iter9_reg <= px_row2_reg_2044_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln618_fu_1385_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp_ln628_reg_1992 <= icmp_ln628_fu_1402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln643_1_reg_2156 <= icmp_ln643_1_fu_1613_p2;
        icmp_ln643_1_reg_2156_pp2_iter1_reg <= icmp_ln643_1_reg_2156;
        icmp_ln643_1_reg_2156_pp2_iter2_reg <= icmp_ln643_1_reg_2156_pp2_iter1_reg;
        icmp_ln643_1_reg_2156_pp2_iter3_reg <= icmp_ln643_1_reg_2156_pp2_iter2_reg;
        icmp_ln643_1_reg_2156_pp2_iter4_reg <= icmp_ln643_1_reg_2156_pp2_iter3_reg;
        icmp_ln666_reg_2160_pp2_iter1_reg <= icmp_ln666_reg_2160;
        icmp_ln666_reg_2160_pp2_iter2_reg <= icmp_ln666_reg_2160_pp2_iter1_reg;
        icmp_ln666_reg_2160_pp2_iter3_reg <= icmp_ln666_reg_2160_pp2_iter2_reg;
        q_i_M_imag_addr_4_reg_2201_pp2_iter1_reg <= q_i_M_imag_addr_4_reg_2201;
        q_i_M_imag_addr_4_reg_2201_pp2_iter2_reg <= q_i_M_imag_addr_4_reg_2201_pp2_iter1_reg;
        q_i_M_imag_addr_4_reg_2201_pp2_iter3_reg <= q_i_M_imag_addr_4_reg_2201_pp2_iter2_reg;
        q_i_M_imag_addr_4_reg_2201_pp2_iter4_reg <= q_i_M_imag_addr_4_reg_2201_pp2_iter3_reg;
        q_i_M_imag_addr_5_reg_2207_pp2_iter1_reg <= q_i_M_imag_addr_5_reg_2207;
        q_i_M_imag_addr_5_reg_2207_pp2_iter2_reg <= q_i_M_imag_addr_5_reg_2207_pp2_iter1_reg;
        q_i_M_imag_addr_5_reg_2207_pp2_iter3_reg <= q_i_M_imag_addr_5_reg_2207_pp2_iter2_reg;
        q_i_M_imag_addr_5_reg_2207_pp2_iter4_reg <= q_i_M_imag_addr_5_reg_2207_pp2_iter3_reg;
        q_i_M_real_addr_4_reg_2190_pp2_iter1_reg <= q_i_M_real_addr_4_reg_2190;
        q_i_M_real_addr_4_reg_2190_pp2_iter2_reg <= q_i_M_real_addr_4_reg_2190_pp2_iter1_reg;
        q_i_M_real_addr_4_reg_2190_pp2_iter3_reg <= q_i_M_real_addr_4_reg_2190_pp2_iter2_reg;
        q_i_M_real_addr_4_reg_2190_pp2_iter4_reg <= q_i_M_real_addr_4_reg_2190_pp2_iter3_reg;
        q_i_M_real_addr_5_reg_2196_pp2_iter1_reg <= q_i_M_real_addr_5_reg_2196;
        q_i_M_real_addr_5_reg_2196_pp2_iter2_reg <= q_i_M_real_addr_5_reg_2196_pp2_iter1_reg;
        q_i_M_real_addr_5_reg_2196_pp2_iter3_reg <= q_i_M_real_addr_5_reg_2196_pp2_iter2_reg;
        q_i_M_real_addr_5_reg_2196_pp2_iter4_reg <= q_i_M_real_addr_5_reg_2196_pp2_iter3_reg;
        r_i_M_imag_addr_5_reg_2179_pp2_iter1_reg <= r_i_M_imag_addr_5_reg_2179;
        r_i_M_imag_addr_5_reg_2179_pp2_iter2_reg <= r_i_M_imag_addr_5_reg_2179_pp2_iter1_reg;
        r_i_M_imag_addr_5_reg_2179_pp2_iter3_reg <= r_i_M_imag_addr_5_reg_2179_pp2_iter2_reg;
        r_i_M_imag_addr_6_reg_2184_pp2_iter1_reg <= r_i_M_imag_addr_6_reg_2184;
        r_i_M_imag_addr_6_reg_2184_pp2_iter2_reg <= r_i_M_imag_addr_6_reg_2184_pp2_iter1_reg;
        r_i_M_imag_addr_6_reg_2184_pp2_iter3_reg <= r_i_M_imag_addr_6_reg_2184_pp2_iter2_reg;
        r_i_M_imag_addr_6_reg_2184_pp2_iter4_reg <= r_i_M_imag_addr_6_reg_2184_pp2_iter3_reg;
        r_i_M_real_addr_5_reg_2168_pp2_iter1_reg <= r_i_M_real_addr_5_reg_2168;
        r_i_M_real_addr_5_reg_2168_pp2_iter2_reg <= r_i_M_real_addr_5_reg_2168_pp2_iter1_reg;
        r_i_M_real_addr_5_reg_2168_pp2_iter3_reg <= r_i_M_real_addr_5_reg_2168_pp2_iter2_reg;
        r_i_M_real_addr_6_reg_2173_pp2_iter1_reg <= r_i_M_real_addr_6_reg_2173;
        r_i_M_real_addr_6_reg_2173_pp2_iter2_reg <= r_i_M_real_addr_6_reg_2173_pp2_iter1_reg;
        r_i_M_real_addr_6_reg_2173_pp2_iter3_reg <= r_i_M_real_addr_6_reg_2173_pp2_iter2_reg;
        r_i_M_real_addr_6_reg_2173_pp2_iter4_reg <= r_i_M_real_addr_6_reg_2173_pp2_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln643_1_fu_1613_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln666_reg_2160 <= icmp_ln666_fu_1623_p2;
        q_i_M_imag_addr_4_reg_2201 <= sext_ln669_fu_1637_p1;
        q_i_M_imag_addr_5_reg_2207 <= sext_ln669_1_fu_1650_p1;
        q_i_M_real_addr_4_reg_2190 <= sext_ln669_fu_1637_p1;
        q_i_M_real_addr_5_reg_2196 <= sext_ln669_1_fu_1650_p1;
        r_i_M_imag_addr_5_reg_2179 <= sext_ln669_fu_1637_p1;
        r_i_M_imag_addr_6_reg_2184 <= sext_ln669_1_fu_1650_p1;
        r_i_M_real_addr_5_reg_2168 <= sext_ln669_fu_1637_p1;
        r_i_M_real_addr_6_reg_2173 <= sext_ln669_1_fu_1650_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        icmp_ln680_1_reg_2520 <= icmp_ln680_1_fu_1732_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        p_r_M_imag_1_reg_2101 <= rotations_V_M_imag_1_dout;
        p_r_M_imag_3_reg_2113 <= rotations_V_M_imag_2_dout;
        p_r_M_imag_4_reg_2125 <= rotations_V_M_imag_3_dout;
        p_r_M_imag_reg_2089 <= rotations_V_M_imag_s_dout;
        p_r_M_real_1_reg_2095 <= rotations_V_M_real_1_dout;
        p_r_M_real_3_reg_2107 <= rotations_V_M_real_2_dout;
        p_r_M_real_4_reg_2119 <= rotations_V_M_real_3_dout;
        p_r_M_real_reg_2083 <= rotations_V_M_real_s_dout;
        rotations_V_M_real_1_97_reg_2131 <= rotations_V_M_real_4_dout;
        select_ln132_reg_2151 <= select_ln132_fu_1606_p3;
        sext_ln674_1_cast_reg_2146[5 : 2] <= sext_ln674_1_cast_fu_1598_p3[5 : 2];
        sext_ln674_cast_reg_2141[5 : 2] <= sext_ln674_cast_fu_1586_p3[5 : 2];
        tmp_34_reg_2136 <= to_rot_2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        p_t_imag_2_reg_2218 <= q_i_M_imag_q0;
        p_t_imag_3_reg_2230 <= q_i_M_imag_q1;
        p_t_real_2_reg_2212 <= q_i_M_real_q0;
        p_t_real_3_reg_2224 <= q_i_M_real_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state93))) begin
        px_cnt_reg_2078 <= px_cnt_fu_1540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        px_col_reg_2049 <= CONFIG_SEQUENCE_2_q0;
        px_row1_reg_2039 <= CONFIG_SEQUENCE_0_q0;
        px_row2_reg_2044 <= CONFIG_SEQUENCE_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln600_fu_1297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        q_i_M_imag_addr_1_reg_1946 <= zext_ln1067_1_fu_1331_p1;
        q_i_M_real_addr_1_reg_1941 <= zext_ln1067_1_fu_1331_p1;
        zext_ln1067_reg_1935[4 : 2] <= zext_ln1067_fu_1321_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        r_1_reg_2505 <= r_1_fu_1710_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        r_reg_1930 <= r_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        reg_1167_pp2_iter1_reg <= reg_1167;
        reg_1167_pp2_iter2_reg <= reg_1167_pp2_iter1_reg;
        reg_1167_pp2_iter3_reg <= reg_1167_pp2_iter2_reg;
        reg_1175_pp2_iter1_reg <= reg_1175;
        reg_1175_pp2_iter2_reg <= reg_1175_pp2_iter1_reg;
        reg_1175_pp2_iter3_reg <= reg_1175_pp2_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln643_1_reg_2156_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        reg_1199 <= grp_fu_1119_p2;
        reg_1204 <= grp_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln643_1_reg_2156_pp2_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        select_ln666_1_reg_2486 <= select_ln666_1_fu_1684_p3;
        select_ln666_reg_2481 <= select_ln666_fu_1677_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln643_1_reg_2156_pp2_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln666_2_reg_2491 <= select_ln666_2_fu_1691_p3;
        select_ln666_3_reg_2496 <= select_ln666_3_fu_1697_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln666_reg_2160_pp2_iter1_reg == 1'd0) & (icmp_ln643_1_reg_2156_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        tmp_1_i_i4_i14_i_reg_2351 <= grp_fu_1157_p2;
        tmp_1_i_i_i4_i_reg_2331 <= grp_fu_1137_p2;
        tmp_2_i_i5_i15_i_reg_2356 <= grp_fu_1162_p2;
        tmp_2_i_i_i5_i_reg_2336 <= grp_fu_1142_p2;
        tmp_i_i1_i11_i_reg_2341 <= grp_fu_1147_p2;
        tmp_i_i2_i12_i_reg_2346 <= grp_fu_1152_p2;
        tmp_i_i_i1_i_reg_2321 <= grp_fu_1127_p2;
        tmp_i_i_i2_i_reg_2326 <= grp_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln643_1_reg_2156_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        tmp_1_i_i4_i21_i_reg_2391 <= grp_fu_1157_p2;
        tmp_1_i_i_i11_i_reg_2371 <= grp_fu_1137_p2;
        tmp_2_i_i5_i22_i_reg_2396 <= grp_fu_1162_p2;
        tmp_2_i_i_i12_i_reg_2376 <= grp_fu_1142_p2;
        tmp_i_i1_i18_i_reg_2381 <= grp_fu_1147_p2;
        tmp_i_i2_i19_i_reg_2386 <= grp_fu_1152_p2;
        tmp_i_i_i8_i_reg_2361 <= grp_fu_1127_p2;
        tmp_i_i_i9_i_reg_2366 <= grp_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        tmp_1_i_i4_i_i1_reg_2311 <= grp_fu_1157_p2;
        tmp_1_i_i_i_i1_reg_2291 <= grp_fu_1137_p2;
        tmp_2_i_i5_i_i1_reg_2316 <= grp_fu_1162_p2;
        tmp_2_i_i_i_i1_reg_2296 <= grp_fu_1142_p2;
        tmp_i_i1_i_i1_reg_2301 <= grp_fu_1147_p2;
        tmp_i_i2_i_i1_reg_2306 <= grp_fu_1152_p2;
        tmp_i_i_i_i1_100_reg_2286 <= grp_fu_1132_p2;
        tmp_i_i_i_i1_reg_2281 <= grp_fu_1127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln643_1_reg_2156 == 1'd0) & (icmp_ln666_reg_2160 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_1_i_i4_i_i_reg_2271 <= grp_fu_1157_p2;
        tmp_1_i_i_i_i_reg_2251 <= grp_fu_1137_p2;
        tmp_2_i_i5_i_i_reg_2276 <= grp_fu_1162_p2;
        tmp_2_i_i_i_i_reg_2256 <= grp_fu_1142_p2;
        tmp_i_i1_i_i_reg_2261 <= grp_fu_1147_p2;
        tmp_i_i2_i_i_reg_2266 <= grp_fu_1152_p2;
        tmp_i_i_i_i_98_reg_2246 <= grp_fu_1132_p2;
        tmp_i_i_i_i_reg_2241 <= grp_fu_1127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln680_1_fu_1732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        tmp_28_reg_2540[4 : 2] <= tmp_28_fu_1755_p3[4 : 2];
        zext_ln685_2_reg_2524[5 : 0] <= zext_ln685_2_fu_1747_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln613_2_reg_1958[5 : 0] <= zext_ln613_2_fu_1373_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln680_fu_1704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state114))) begin
        zext_ln683_reg_2515[4 : 2] <= zext_ln683_fu_1728_p1[4 : 2];
        zext_ln685_reg_2510[2 : 0] <= zext_ln685_fu_1716_p1[2 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_M_imag_ce0 = 1'b1;
    end else begin
        A_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_M_real_ce0 = 1'b1;
    end else begin
        A_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        CONFIG_BATCH_CNTS_ce0 = 1'b1;
    end else begin
        CONFIG_BATCH_CNTS_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        CONFIG_SEQUENCE_0_ce0 = 1'b1;
    end else begin
        CONFIG_SEQUENCE_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        CONFIG_SEQUENCE_1_ce0 = 1'b1;
    end else begin
        CONFIG_SEQUENCE_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        CONFIG_SEQUENCE_2_ce0 = 1'b1;
    end else begin
        CONFIG_SEQUENCE_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        Q_M_imag_ce0 = 1'b1;
    end else begin
        Q_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln680_1_reg_2520 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        Q_M_imag_we0 = 1'b1;
    end else begin
        Q_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        Q_M_real_ce0 = 1'b1;
    end else begin
        Q_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln680_1_reg_2520 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        Q_M_real_we0 = 1'b1;
    end else begin
        Q_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        R_M_imag_ce0 = 1'b1;
    end else begin
        R_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln680_1_reg_2520 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        R_M_imag_we0 = 1'b1;
    end else begin
        R_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        R_M_real_ce0 = 1'b1;
    end else begin
        R_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln680_1_reg_2520 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        R_M_real_we0 = 1'b1;
    end else begin
        R_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln600_1_fu_1337_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln620_fu_1432_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state13 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state13 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln643_1_fu_1613_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state94 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state94 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln680_1_fu_1732_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state115 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state115 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state114) & (icmp_ln680_fu_1704_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter78 == 1'b0) & (ap_enable_reg_pp1_iter77 == 1'b0) & (ap_enable_reg_pp1_iter76 == 1'b0) & (ap_enable_reg_pp1_iter75 == 1'b0) & (ap_enable_reg_pp1_iter74 == 1'b0) & (ap_enable_reg_pp1_iter73 == 1'b0) & (ap_enable_reg_pp1_iter72 == 1'b0) & (ap_enable_reg_pp1_iter71 == 1'b0) & (ap_enable_reg_pp1_iter70 == 1'b0) & (ap_enable_reg_pp1_iter69 == 1'b0) & (ap_enable_reg_pp1_iter68 == 1'b0) & (ap_enable_reg_pp1_iter67 == 1'b0) & (ap_enable_reg_pp1_iter66 == 1'b0) & (ap_enable_reg_pp1_iter65 == 1'b0) & (ap_enable_reg_pp1_iter64 == 1'b0) & (ap_enable_reg_pp1_iter63 == 1'b0) & (ap_enable_reg_pp1_iter62 == 1'b0) & (ap_enable_reg_pp1_iter61 == 1'b0) & (ap_enable_reg_pp1_iter60 == 1'b0) & (ap_enable_reg_pp1_iter59 == 1'b0) & (ap_enable_reg_pp1_iter58 == 1'b0) & (ap_enable_reg_pp1_iter57 == 1'b0) & (ap_enable_reg_pp1_iter56 == 1'b0) & (ap_enable_reg_pp1_iter55 == 1'b0) & (ap_enable_reg_pp1_iter54 == 1'b0) & (ap_enable_reg_pp1_iter53 == 1'b0) & (ap_enable_reg_pp1_iter52 == 1'b0) & (ap_enable_reg_pp1_iter51 == 1'b0) & (ap_enable_reg_pp1_iter50 == 1'b0) & (ap_enable_reg_pp1_iter49 == 1'b0) & (ap_enable_reg_pp1_iter48 == 1'b0) & (ap_enable_reg_pp1_iter47 == 1'b0) & (ap_enable_reg_pp1_iter46 == 1'b0) & (ap_enable_reg_pp1_iter45 == 1'b0) & (ap_enable_reg_pp1_iter44 == 1'b0) & (ap_enable_reg_pp1_iter43 == 1'b0) & (ap_enable_reg_pp1_iter42 == 1'b0) & (ap_enable_reg_pp1_iter41 == 1'b0) & (ap_enable_reg_pp1_iter40 == 1'b0) & (ap_enable_reg_pp1_iter39 == 1'b0) & (ap_enable_reg_pp1_iter38 == 1'b0) & (ap_enable_reg_pp1_iter37 == 1'b0) & (ap_enable_reg_pp1_iter36 == 1'b0) & (ap_enable_reg_pp1_iter35 == 1'b0) & (ap_enable_reg_pp1_iter34 == 1'b0) & (ap_enable_reg_pp1_iter33 == 1'b0) & (ap_enable_reg_pp1_iter32 == 1'b0) & (ap_enable_reg_pp1_iter31 == 1'b0) & (ap_enable_reg_pp1_iter30 == 1'b0) & (ap_enable_reg_pp1_iter29 == 1'b0) & (ap_enable_reg_pp1_iter28 == 1'b0) & (ap_enable_reg_pp1_iter27 == 1'b0) & (ap_enable_reg_pp1_iter26 == 1'b0) & (ap_enable_reg_pp1_iter25 == 1'b0) & (ap_enable_reg_pp1_iter24 == 1'b0) & (ap_enable_reg_pp1_iter23 == 1'b0) & (ap_enable_reg_pp1_iter22 == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b0) & (ap_enable_reg_pp1_iter20 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b0) & (ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln643_1_reg_2156 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar3_phi_fu_1060_p4 = add_ln643_reg_2236;
    end else begin
        ap_phi_mux_indvar3_phi_fu_1060_p4 = indvar3_reg_1056;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state114) & (icmp_ln680_fu_1704_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1103_p0 = tmp_i_i_i8_i_reg_2361;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1103_p0 = tmp_i_i_i1_i_reg_2321;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1103_p0 = tmp_i_i_i_i1_reg_2281;
    end else if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1103_p0 = tmp_i_i_i_i_reg_2241;
    end else begin
        grp_fu_1103_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1103_p1 = tmp_i_i_i9_i_reg_2366;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1103_p1 = tmp_i_i_i2_i_reg_2326;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1103_p1 = tmp_i_i_i_i1_100_reg_2286;
    end else if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1103_p1 = tmp_i_i_i_i_98_reg_2246;
    end else begin
        grp_fu_1103_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1107_p0 = tmp_1_i_i_i11_i_reg_2371;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1107_p0 = tmp_1_i_i_i4_i_reg_2331;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1107_p0 = tmp_1_i_i_i_i1_reg_2291;
    end else if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1107_p0 = tmp_1_i_i_i_i_reg_2251;
    end else begin
        grp_fu_1107_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1107_p1 = tmp_2_i_i_i12_i_reg_2376;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1107_p1 = tmp_2_i_i_i5_i_reg_2336;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1107_p1 = tmp_2_i_i_i_i1_reg_2296;
    end else if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1107_p1 = tmp_2_i_i_i_i_reg_2256;
    end else begin
        grp_fu_1107_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1111_p0 = tmp_i_i1_i18_i_reg_2381;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1111_p0 = tmp_i_i1_i11_i_reg_2341;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1111_p0 = tmp_i_i1_i_i1_reg_2301;
    end else if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1111_p0 = tmp_i_i1_i_i_reg_2261;
    end else begin
        grp_fu_1111_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1111_p1 = tmp_i_i2_i19_i_reg_2386;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1111_p1 = tmp_i_i2_i12_i_reg_2346;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1111_p1 = tmp_i_i2_i_i1_reg_2306;
    end else if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1111_p1 = tmp_i_i2_i_i_reg_2266;
    end else begin
        grp_fu_1111_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1115_p0 = tmp_1_i_i4_i21_i_reg_2391;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1115_p0 = tmp_1_i_i4_i14_i_reg_2351;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1115_p0 = tmp_1_i_i4_i_i1_reg_2311;
    end else if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1115_p0 = tmp_1_i_i4_i_i_reg_2271;
    end else begin
        grp_fu_1115_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1115_p1 = tmp_2_i_i5_i22_i_reg_2396;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1115_p1 = tmp_2_i_i5_i15_i_reg_2356;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1115_p1 = tmp_2_i_i5_i_i1_reg_2316;
    end else if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        grp_fu_1115_p1 = tmp_2_i_i5_i_i_reg_2276;
    end else begin
        grp_fu_1115_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1119_p0 = p_r_M_real_7_reg_2461;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1119_p0 = p_r_M_real_5_reg_2441;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        grp_fu_1119_p0 = p_r_M_real_6_reg_2421;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        grp_fu_1119_p0 = p_r_M_real_2_reg_2401;
    end else begin
        grp_fu_1119_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1119_p1 = complex_M_real_writ_6_reg_2471;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1119_p1 = complex_M_real_writ_2_reg_2451;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        grp_fu_1119_p1 = complex_M_real_writ_4_reg_2431;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        grp_fu_1119_p1 = complex_M_real_writ_reg_2411;
    end else begin
        grp_fu_1119_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1123_p0 = p_r_M_imag_7_reg_2466;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1123_p0 = p_r_M_imag_5_reg_2446;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        grp_fu_1123_p0 = p_r_M_imag_6_reg_2426;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        grp_fu_1123_p0 = p_r_M_imag_2_reg_2406;
    end else begin
        grp_fu_1123_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1123_p1 = complex_M_imag_writ_7_reg_2476;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_1123_p1 = complex_M_imag_writ_3_reg_2456;
    end else if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        grp_fu_1123_p1 = complex_M_imag_writ_5_reg_2436;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        grp_fu_1123_p1 = complex_M_imag_writ_reg_2416;
    end else begin
        grp_fu_1123_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1127_p0 = p_r_M_real_3_reg_2107;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1127_p0 = p_r_M_real_reg_2083;
    end else begin
        grp_fu_1127_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_1127_p1 = reg_1167;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1127_p1 = p_t_real_2_reg_2212;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1127_p1 = r_i_M_real_q1;
    end else begin
        grp_fu_1127_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1132_p0 = p_r_M_imag_3_reg_2113;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1132_p0 = p_r_M_imag_reg_2089;
    end else begin
        grp_fu_1132_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_1132_p1 = reg_1175;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1132_p1 = p_t_imag_2_reg_2218;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1132_p1 = r_i_M_imag_q1;
    end else begin
        grp_fu_1132_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1137_p0 = p_r_M_imag_3_reg_2113;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1137_p0 = p_r_M_imag_reg_2089;
    end else begin
        grp_fu_1137_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_1137_p1 = reg_1167;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1137_p1 = p_t_real_2_reg_2212;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1137_p1 = r_i_M_real_q1;
    end else begin
        grp_fu_1137_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1142_p0 = p_r_M_real_3_reg_2107;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1142_p0 = p_r_M_real_reg_2083;
    end else begin
        grp_fu_1142_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_1142_p1 = reg_1175;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1142_p1 = p_t_imag_2_reg_2218;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1142_p1 = r_i_M_imag_q1;
    end else begin
        grp_fu_1142_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1147_p0 = p_r_M_real_4_reg_2119;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1147_p0 = p_r_M_real_1_reg_2095;
    end else begin
        grp_fu_1147_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_1147_p1 = reg_1183;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1147_p1 = p_t_real_3_reg_2224;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1147_p1 = r_i_M_real_q0;
    end else begin
        grp_fu_1147_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1152_p0 = p_r_M_imag_4_reg_2125;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1152_p0 = p_r_M_imag_1_reg_2101;
    end else begin
        grp_fu_1152_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_1152_p1 = reg_1191;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1152_p1 = p_t_imag_3_reg_2230;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1152_p1 = r_i_M_imag_q0;
    end else begin
        grp_fu_1152_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1157_p0 = p_r_M_imag_4_reg_2125;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1157_p0 = p_r_M_imag_1_reg_2101;
    end else begin
        grp_fu_1157_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_1157_p1 = reg_1183;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1157_p1 = p_t_real_3_reg_2224;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1157_p1 = r_i_M_real_q0;
    end else begin
        grp_fu_1157_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1162_p0 = p_r_M_real_4_reg_2119;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_1162_p0 = p_r_M_real_1_reg_2095;
    end else begin
        grp_fu_1162_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        grp_fu_1162_p1 = reg_1191;
    end else if ((((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1162_p1 = p_t_imag_3_reg_2230;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_1162_p1 = r_i_M_imag_q0;
    end else begin
        grp_fu_1162_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp328) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_qrf_givens_float_s_fu_1090_ap_ce = 1'b1;
    end else begin
        grp_qrf_givens_float_s_fu_1090_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        q_i_M_imag_address0 = sext_ln669_fu_1637_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln605_fu_1343_p2 == 1'd1))) begin
        q_i_M_imag_address0 = q_i_M_imag_addr_1_reg_1946;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (icmp_ln605_fu_1343_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        q_i_M_imag_address0 = zext_ln1067_3_fu_1358_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        q_i_M_imag_address0 = zext_ln1027_fu_1229_p1;
    end else begin
        q_i_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        q_i_M_imag_address1 = zext_ln685_2_fu_1747_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        q_i_M_imag_address1 = q_i_M_imag_addr_5_reg_2207_pp2_iter4_reg;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        q_i_M_imag_address1 = q_i_M_imag_addr_4_reg_2201_pp2_iter4_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        q_i_M_imag_address1 = sext_ln669_1_fu_1650_p1;
    end else begin
        q_i_M_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln605_fu_1343_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (icmp_ln605_fu_1343_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        q_i_M_imag_ce0 = 1'b1;
    end else begin
        q_i_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        q_i_M_imag_ce1 = 1'b1;
    end else begin
        q_i_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln605_fu_1343_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (icmp_ln605_fu_1343_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        q_i_M_imag_we0 = 1'b1;
    end else begin
        q_i_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln643_1_reg_2156_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001)) | ((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        q_i_M_imag_we1 = 1'b1;
    end else begin
        q_i_M_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        q_i_M_real_address0 = sext_ln669_fu_1637_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln605_fu_1343_p2 == 1'd1))) begin
        q_i_M_real_address0 = q_i_M_real_addr_1_reg_1941;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (icmp_ln605_fu_1343_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        q_i_M_real_address0 = zext_ln1067_3_fu_1358_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        q_i_M_real_address0 = zext_ln1027_fu_1229_p1;
    end else begin
        q_i_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        q_i_M_real_address1 = zext_ln685_2_fu_1747_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        q_i_M_real_address1 = q_i_M_real_addr_5_reg_2196_pp2_iter4_reg;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        q_i_M_real_address1 = q_i_M_real_addr_4_reg_2190_pp2_iter4_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        q_i_M_real_address1 = sext_ln669_1_fu_1650_p1;
    end else begin
        q_i_M_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln605_fu_1343_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (icmp_ln605_fu_1343_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        q_i_M_real_ce0 = 1'b1;
    end else begin
        q_i_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        q_i_M_real_ce1 = 1'b1;
    end else begin
        q_i_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln605_fu_1343_p2 == 1'd1))) begin
        q_i_M_real_d0 = 32'd1065353216;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (icmp_ln605_fu_1343_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        q_i_M_real_d0 = 32'd0;
    end else begin
        q_i_M_real_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln605_fu_1343_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_fu_1337_p2 == 1'd0) & (icmp_ln605_fu_1343_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        q_i_M_real_we0 = 1'b1;
    end else begin
        q_i_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln643_1_reg_2156_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001)) | ((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        q_i_M_real_we1 = 1'b1;
    end else begin
        q_i_M_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        r_i_M_imag_address0 = zext_ln685_2_fu_1747_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        r_i_M_imag_address0 = sext_ln669_1_fu_1650_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        r_i_M_imag_address0 = zext_ln631_fu_1458_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        r_i_M_imag_address0 = zext_ln613_2_reg_1958;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        r_i_M_imag_address0 = zext_ln1027_1_fu_1267_p1;
    end else begin
        r_i_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        r_i_M_imag_address1 = r_i_M_imag_addr_6_reg_2184_pp2_iter4_reg;
    end else if (((1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        r_i_M_imag_address1 = r_i_M_imag_addr_5_reg_2179_pp2_iter3_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        r_i_M_imag_address1 = sext_ln669_fu_1637_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        r_i_M_imag_address1 = zext_ln631_1_fu_1472_p1;
    end else begin
        r_i_M_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        r_i_M_imag_ce0 = 1'b1;
    end else begin
        r_i_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        r_i_M_imag_ce1 = 1'b1;
    end else begin
        r_i_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        r_i_M_imag_d0 = A_M_imag_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        r_i_M_imag_d0 = 32'd0;
    end else begin
        r_i_M_imag_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        r_i_M_imag_d1 = select_ln666_3_reg_2496;
    end else if (((1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        r_i_M_imag_d1 = select_ln666_1_reg_2486;
    end else begin
        r_i_M_imag_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_reg_1951 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        r_i_M_imag_we0 = 1'b1;
    end else begin
        r_i_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln643_1_reg_2156_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        r_i_M_imag_we1 = 1'b1;
    end else begin
        r_i_M_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        r_i_M_real_address0 = zext_ln685_2_fu_1747_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        r_i_M_real_address0 = sext_ln669_1_fu_1650_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        r_i_M_real_address0 = zext_ln631_fu_1458_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        r_i_M_real_address0 = zext_ln613_2_reg_1958;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        r_i_M_real_address0 = zext_ln1027_1_fu_1267_p1;
    end else begin
        r_i_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        r_i_M_real_address1 = r_i_M_real_addr_6_reg_2173_pp2_iter4_reg;
    end else if (((1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        r_i_M_real_address1 = r_i_M_real_addr_5_reg_2168_pp2_iter3_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        r_i_M_real_address1 = sext_ln669_fu_1637_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        r_i_M_real_address1 = zext_ln631_1_fu_1472_p1;
    end else begin
        r_i_M_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        r_i_M_real_ce0 = 1'b1;
    end else begin
        r_i_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        r_i_M_real_ce1 = 1'b1;
    end else begin
        r_i_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        r_i_M_real_d0 = A_M_real_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        r_i_M_real_d0 = 32'd0;
    end else begin
        r_i_M_real_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        r_i_M_real_d1 = select_ln666_2_reg_2491;
    end else if (((1'b0 == ap_block_pp2_stage3) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        r_i_M_real_d1 = select_ln666_reg_2481;
    end else begin
        r_i_M_real_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln600_1_reg_1951 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        r_i_M_real_we0 = 1'b1;
    end else begin
        r_i_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln643_1_reg_2156_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln643_1_reg_2156_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        r_i_M_real_we1 = 1'b1;
    end else begin
        r_i_M_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        rotations_V_M_imag_1_din = grp_qrf_givens_float_s_fu_1090_ap_return_3;
    end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rotations_V_M_imag_1_din = 32'd0;
    end else begin
        rotations_V_M_imag_1_din = 'bx;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        rotations_V_M_imag_1_read = 1'b1;
    end else begin
        rotations_V_M_imag_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1)))) begin
        rotations_V_M_imag_1_write = 1'b1;
    end else begin
        rotations_V_M_imag_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        rotations_V_M_imag_2_din = grp_qrf_givens_float_s_fu_1090_ap_return_5;
    end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd2) & (1'b1 == ap_CS_fsm_state6))) begin
        rotations_V_M_imag_2_din = 32'd0;
    end else begin
        rotations_V_M_imag_2_din = 'bx;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        rotations_V_M_imag_2_read = 1'b1;
    end else begin
        rotations_V_M_imag_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd2) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1)))) begin
        rotations_V_M_imag_2_write = 1'b1;
    end else begin
        rotations_V_M_imag_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        rotations_V_M_imag_3_din = grp_qrf_givens_float_s_fu_1090_ap_return_7;
    end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd3) & (1'b1 == ap_CS_fsm_state6))) begin
        rotations_V_M_imag_3_din = 32'd0;
    end else begin
        rotations_V_M_imag_3_din = 'bx;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        rotations_V_M_imag_3_read = 1'b1;
    end else begin
        rotations_V_M_imag_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd3) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1)))) begin
        rotations_V_M_imag_3_write = 1'b1;
    end else begin
        rotations_V_M_imag_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        rotations_V_M_imag_4_read = 1'b1;
    end else begin
        rotations_V_M_imag_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (ap_predicate_op214_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1)))) begin
        rotations_V_M_imag_4_write = 1'b1;
    end else begin
        rotations_V_M_imag_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        rotations_V_M_imag_s_din = grp_qrf_givens_float_s_fu_1090_ap_return_1;
    end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rotations_V_M_imag_s_din = 32'd0;
    end else begin
        rotations_V_M_imag_s_din = 'bx;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        rotations_V_M_imag_s_read = 1'b1;
    end else begin
        rotations_V_M_imag_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd0) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1)))) begin
        rotations_V_M_imag_s_write = 1'b1;
    end else begin
        rotations_V_M_imag_s_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        rotations_V_M_real_1_din = grp_qrf_givens_float_s_fu_1090_ap_return_2;
    end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rotations_V_M_real_1_din = 32'd0;
    end else begin
        rotations_V_M_real_1_din = 'bx;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        rotations_V_M_real_1_read = 1'b1;
    end else begin
        rotations_V_M_real_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1)))) begin
        rotations_V_M_real_1_write = 1'b1;
    end else begin
        rotations_V_M_real_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        rotations_V_M_real_2_din = grp_qrf_givens_float_s_fu_1090_ap_return_4;
    end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd2) & (1'b1 == ap_CS_fsm_state6))) begin
        rotations_V_M_real_2_din = 32'd0;
    end else begin
        rotations_V_M_real_2_din = 'bx;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        rotations_V_M_real_2_read = 1'b1;
    end else begin
        rotations_V_M_real_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd2) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1)))) begin
        rotations_V_M_real_2_write = 1'b1;
    end else begin
        rotations_V_M_real_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        rotations_V_M_real_3_din = grp_qrf_givens_float_s_fu_1090_ap_return_6;
    end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd3) & (1'b1 == ap_CS_fsm_state6))) begin
        rotations_V_M_real_3_din = 32'd0;
    end else begin
        rotations_V_M_real_3_din = 'bx;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        rotations_V_M_real_3_read = 1'b1;
    end else begin
        rotations_V_M_real_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd3) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1)))) begin
        rotations_V_M_real_3_write = 1'b1;
    end else begin
        rotations_V_M_real_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        rotations_V_M_real_4_din = grp_qrf_givens_float_s_fu_1090_ap_return_8;
    end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (ap_predicate_op213_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        rotations_V_M_real_4_din = 32'd0;
    end else begin
        rotations_V_M_real_4_din = 'bx;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        rotations_V_M_real_4_read = 1'b1;
    end else begin
        rotations_V_M_real_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (ap_predicate_op213_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1)))) begin
        rotations_V_M_real_4_write = 1'b1;
    end else begin
        rotations_V_M_real_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        rotations_V_M_real_s_din = grp_qrf_givens_float_s_fu_1090_ap_return_0;
    end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rotations_V_M_real_s_din = 32'd0;
    end else begin
        rotations_V_M_real_s_din = 'bx;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        rotations_V_M_real_s_read = 1'b1;
    end else begin
        rotations_V_M_real_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (phi_ln594_reg_978 == 3'd0) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1)))) begin
        rotations_V_M_real_s_write = 1'b1;
    end else begin
        rotations_V_M_real_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        to_rot_0_V_read = 1'b1;
    end else begin
        to_rot_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        to_rot_0_V_write = 1'b1;
    end else begin
        to_rot_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        to_rot_1_V_read = 1'b1;
    end else begin
        to_rot_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        to_rot_1_V_write = 1'b1;
    end else begin
        to_rot_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
        to_rot_2_V_read = 1'b1;
    end else begin
        to_rot_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0) & (ap_enable_reg_pp1_iter78 == 1'b1))) begin
        to_rot_2_V_write = 1'b1;
    end else begin
        to_rot_2_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln579_1_fu_1241_p2 == 1'd1) & (icmp_ln579_fu_1235_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln579_1_fu_1241_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln579_fu_1235_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln580_1_fu_1279_p2 == 1'd1) & (icmp_ln580_fu_1273_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((icmp_ln580_1_fu_1279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln580_fu_1273_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln594_fu_1291_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~(((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0))) & (icmp_ln594_fu_1291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln600_fu_1297_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln600_1_fu_1337_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln600_1_fu_1337_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln618_fu_1385_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln620_fu_1432_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter78 == 1'b1) & (ap_enable_reg_pp1_iter77 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((icmp_ln620_fu_1432_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter78 == 1'b1) & (ap_enable_reg_pp1_iter77 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state93) & (icmp_ln643_fu_1535_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if ((~(((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0))) & (icmp_ln643_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state93))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln643_1_fu_1613_p2 == 1'd1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln643_1_fu_1613_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else if (((ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state114 : begin
            if (((1'b1 == ap_CS_fsm_state114) & (icmp_ln680_fu_1704_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln680_1_fu_1732_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln680_1_fu_1732_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_M_imag_address0 = zext_ln613_2_fu_1373_p1;

assign A_M_real_address0 = zext_ln613_2_fu_1373_p1;

assign CONFIG_BATCH_CNTS_address0 = zext_ln620_fu_1397_p1;

assign CONFIG_SEQUENCE_0_address0 = zext_ln623_fu_1437_p1;

assign CONFIG_SEQUENCE_1_address0 = zext_ln623_fu_1437_p1;

assign CONFIG_SEQUENCE_2_address0 = zext_ln623_fu_1437_p1;

assign Q_M_imag_address0 = zext_ln692_1_fu_1777_p1;

assign Q_M_imag_d0 = xor_ln155_fu_1787_p2;

assign Q_M_real_address0 = zext_ln692_1_fu_1777_p1;

assign Q_M_real_d0 = q_i_M_real_q1;

assign R_M_imag_address0 = zext_ln685_2_reg_2524;

assign R_M_imag_d0 = r_i_M_imag_q0;

assign R_M_real_address0 = zext_ln685_2_reg_2524;

assign R_M_real_d0 = r_i_M_real_q0;

assign add_ln1067_1_fu_1353_p2 = (zext_ln1067_reg_1935 + zext_ln1067_2_fu_1349_p1);

assign add_ln1067_fu_1325_p2 = (zext_ln613_fu_1309_p1 + zext_ln1067_fu_1321_p1);

assign add_ln579_1_fu_1215_p2 = (phi_ln579_1_reg_944 + 2'd1);

assign add_ln579_fu_1209_p2 = (phi_ln579_reg_932 + 2'd1);

assign add_ln580_1_fu_1253_p2 = (phi_ln580_1_reg_967 + 2'd1);

assign add_ln580_fu_1247_p2 = (phi_ln580_reg_955 + 2'd1);

assign add_ln594_fu_1285_p2 = (phi_ln594_reg_978 + 3'd1);

assign add_ln600_fu_1379_p2 = (indvar_reg_1001 + 3'd1);

assign add_ln613_fu_1368_p2 = (zext_ln1067_reg_1935 + zext_ln613_1_fu_1364_p1);

assign add_ln620_fu_1422_p2 = (empty_90_fu_1418_p1 + CONFIG_BATCH_CNTS_q0);

assign add_ln626_fu_1444_p2 = (seq_cnt_1_reg_1035 + 4'd1);

assign add_ln643_fu_1658_p2 = (indvar3_reg_1056 + 3'd1);

assign add_ln669_1_fu_1645_p2 = (sext_ln674_1_cast_reg_2146 + zext_ln669_fu_1628_p1);

assign add_ln669_fu_1632_p2 = (sext_ln674_cast_reg_2141 + zext_ln669_fu_1628_p1);

assign add_ln680_fu_1763_p2 = (indvar8_reg_1079 + 3'd1);

assign add_ln685_fu_1742_p2 = (zext_ln683_reg_2515 + zext_ln685_1_fu_1738_p1);

assign add_ln692_fu_1772_p2 = (zext_ln685_reg_2510 + zext_ln692_fu_1769_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd13];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter78 == 1'b1) & (((to_rot_2_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_1_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_0_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op425 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op424 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op423 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op422 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op421 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter78 == 1'b1) & (((to_rot_2_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_1_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_0_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op425 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op424 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op423 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op422 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op421 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp328 = ((ap_enable_reg_pp1_iter78 == 1'b1) & (((to_rot_2_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_1_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_0_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op425 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op424 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op423 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op422 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op421 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter78 == 1'b1) & (((to_rot_2_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_1_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_0_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op425 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op424 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op423 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op422 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op421 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0))));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp2_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp2_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp2_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp2_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp2_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp2_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp2_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp2_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter0_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter3_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter4_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter5_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter6_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter7_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter8_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter9_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter10_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter11_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter12_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter13_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter14_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter15_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter16_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter17_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter18_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter19_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter20_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter21_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter22_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter23_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter24_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter25_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter26_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage0_iter27_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage0_iter28_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage0_iter29_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter30_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage0_iter31_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage0_iter32_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage0_iter33_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage0_iter34_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage0_iter35_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage0_iter36_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage0_iter37_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage0_iter38_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage0_iter39_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage0_iter40_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage0_iter41_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage0_iter42_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage0_iter43_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage0_iter44_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage0_iter45_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage0_iter46_ignore_call27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6 = (((ap_predicate_op214_write_state6 == 1'b1) & (rotations_V_M_imag_4_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (rotations_V_M_real_4_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_imag_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd0) & (rotations_V_M_real_s_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_imag_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd1) & (rotations_V_M_real_1_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_imag_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd2) & (rotations_V_M_real_2_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_imag_3_full_n == 1'b0)) | ((phi_ln594_reg_978 == 3'd3) & (rotations_V_M_real_3_full_n == 1'b0)));
end

assign ap_block_state60_pp1_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp1_stage0_iter47_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage0_iter48_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage0_iter49_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage0_iter50_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage0_iter51_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage0_iter52_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage0_iter53_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp1_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp1_stage0_iter54_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage0_iter55_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage0_iter56_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp1_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp1_stage0_iter57_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp1_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp1_stage0_iter58_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp1_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp1_stage0_iter59_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp1_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp1_stage0_iter60_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp1_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp1_stage0_iter61_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp1_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp1_stage0_iter62_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp1_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp1_stage0_iter63_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp1_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp1_stage0_iter64_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp1_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp1_stage0_iter65_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp1_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp1_stage0_iter66_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp1_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp1_stage0_iter67_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp1_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp1_stage0_iter68_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp1_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp1_stage0_iter69_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp1_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp1_stage0_iter70_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp1_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp1_stage0_iter71_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp1_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp1_stage0_iter72_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp1_stage0_iter73 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp1_stage0_iter73_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp1_stage0_iter74 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp1_stage0_iter74_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp1_stage0_iter75 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp1_stage0_iter75_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp1_stage0_iter76 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp1_stage0_iter76_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp1_stage0_iter77 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp1_stage0_iter77_ignore_call27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state91_pp1_stage0_iter78 = (((to_rot_2_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_1_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_0_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op425 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op424 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op423 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op422 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op421 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)));
end

always @ (*) begin
    ap_block_state91_pp1_stage0_iter78_ignore_call27 = (((to_rot_2_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_1_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((to_rot_0_V_full_n == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op425 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op424 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op423 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op422 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)) | ((io_acc_block_signal_op421 == 1'b0) & (icmp_ln620_reg_2015_pp1_iter77_reg == 1'd0)));
end

always @ (*) begin
    ap_block_state93 = (((to_rot_2_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_1_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((to_rot_0_V_empty_n == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op451 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op448 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op445 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op442 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)) | ((io_acc_block_signal_op439 == 1'b0) & (icmp_ln643_fu_1535_p2 == 1'd0)));
end

assign ap_block_state94_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

always @ (*) begin
    ap_predicate_op213_write_state6 = (~(phi_ln594_reg_978 == 3'd0) & ~(phi_ln594_reg_978 == 3'd1) & ~(phi_ln594_reg_978 == 3'd2) & ~(phi_ln594_reg_978 == 3'd3));
end

always @ (*) begin
    ap_predicate_op214_write_state6 = (~(phi_ln594_reg_978 == 3'd0) & ~(phi_ln594_reg_978 == 3'd1) & ~(phi_ln594_reg_978 == 3'd2) & ~(phi_ln594_reg_978 == 3'd3));
end

assign batch_num_fu_1391_p2 = (batch_num_0_reg_1024 + 3'd1);

assign bitcast_ln155_fu_1783_p1 = q_i_M_imag_q1;

assign empty_90_fu_1418_p1 = seq_cnt_0_reg_1012[1:0];

assign icmp_ln579_1_fu_1241_p2 = ((phi_ln579_reg_932 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln579_fu_1235_p2 = ((phi_ln579_1_reg_944 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln580_1_fu_1279_p2 = ((phi_ln580_reg_955 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_1273_p2 = ((phi_ln580_1_reg_967 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln594_fu_1291_p2 = ((phi_ln594_reg_978 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln600_1_fu_1337_p2 = ((indvar_reg_1001 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln600_fu_1297_p2 = ((r_0_reg_989 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln605_fu_1343_p2 = ((r_0_reg_989 == indvar_reg_1001) ? 1'b1 : 1'b0);

assign icmp_ln618_fu_1385_p2 = ((batch_num_0_reg_1024 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln620_fu_1432_p2 = ((trunc_ln620_fu_1428_p1 == add_ln620_reg_2010) ? 1'b1 : 1'b0);

assign icmp_ln628_fu_1402_p2 = ((batch_num_0_reg_1024 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln643_1_fu_1613_p2 = ((ap_phi_mux_indvar3_phi_fu_1060_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln643_fu_1535_p2 = ((px_cnt19_0_reg_1045 == CONFIG_BATCH_CNTS_lo_reg_2000) ? 1'b1 : 1'b0);

assign icmp_ln666_fu_1623_p2 = ((zext_ln662_fu_1619_p1 == tmp_34_reg_2136) ? 1'b1 : 1'b0);

assign icmp_ln680_1_fu_1732_p2 = ((indvar8_reg_1079 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln680_fu_1704_p2 = ((r21_0_reg_1068 == 3'd4) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op421 = (rotations_V_M_real_s_full_n & rotations_V_M_imag_s_full_n);

assign io_acc_block_signal_op422 = (rotations_V_M_real_1_full_n & rotations_V_M_imag_1_full_n);

assign io_acc_block_signal_op423 = (rotations_V_M_real_2_full_n & rotations_V_M_imag_2_full_n);

assign io_acc_block_signal_op424 = (rotations_V_M_real_3_full_n & rotations_V_M_imag_3_full_n);

assign io_acc_block_signal_op425 = (rotations_V_M_real_4_full_n & rotations_V_M_imag_4_full_n);

assign io_acc_block_signal_op439 = (rotations_V_M_real_s_empty_n & rotations_V_M_imag_s_empty_n);

assign io_acc_block_signal_op442 = (rotations_V_M_real_1_empty_n & rotations_V_M_imag_1_empty_n);

assign io_acc_block_signal_op445 = (rotations_V_M_real_2_empty_n & rotations_V_M_imag_2_empty_n);

assign io_acc_block_signal_op448 = (rotations_V_M_real_3_empty_n & rotations_V_M_imag_3_empty_n);

assign io_acc_block_signal_op451 = (rotations_V_M_real_4_empty_n & rotations_V_M_imag_4_empty_n);

assign phitmp15_i_fu_1670_p3 = ((icmp_ln628_reg_1992[0:0] === 1'b1) ? reg_1175_pp2_iter3_reg : 32'd0);

assign phitmp_i_fu_1664_p3 = ((icmp_ln628_reg_1992[0:0] === 1'b1) ? reg_1167_pp2_iter3_reg : rotations_V_M_real_1_97_reg_2131);

assign px_cnt_fu_1540_p2 = (px_cnt19_0_reg_1045 + 2'd1);

assign r_1_fu_1710_p2 = (r21_0_reg_1068 + 3'd1);

assign r_fu_1303_p2 = (r_0_reg_989 + 3'd1);

assign select_ln132_fu_1606_p3 = ((icmp_ln628_reg_1992[0:0] === 1'b1) ? rotations_V_M_real_4_dout : 32'd0);

assign select_ln666_1_fu_1684_p3 = ((icmp_ln666_reg_2160_pp2_iter3_reg[0:0] === 1'b1) ? phitmp15_i_fu_1670_p3 : grp_fu_1123_p2);

assign select_ln666_2_fu_1691_p3 = ((icmp_ln666_reg_2160_pp2_iter3_reg[0:0] === 1'b1) ? select_ln132_reg_2151 : grp_fu_1119_p2);

assign select_ln666_3_fu_1697_p3 = ((icmp_ln666_reg_2160_pp2_iter3_reg[0:0] === 1'b1) ? 32'd0 : grp_fu_1123_p2);

assign select_ln666_fu_1677_p3 = ((icmp_ln666_reg_2160_pp2_iter3_reg[0:0] === 1'b1) ? phitmp_i_fu_1664_p3 : grp_fu_1119_p2);

assign seq_cnt_fu_1412_p2 = (smax_cast_fu_1408_p1 + seq_cnt_0_reg_1012);

assign sext_ln669_1_fu_1650_p1 = $signed(add_ln669_1_fu_1645_p2);

assign sext_ln669_fu_1637_p1 = $signed(add_ln669_fu_1632_p2);

assign sext_ln674_1_cast_fu_1598_p3 = {{trunc_ln132_fu_1594_p1}, {2'd0}};

assign sext_ln674_cast_fu_1586_p3 = {{trunc_ln674_fu_1582_p1}, {2'd0}};

assign smax_cast_fu_1408_p1 = CONFIG_BATCH_CNTS_q0;

assign tmp_17_fu_1221_p3 = {{phi_ln579_reg_932}, {phi_ln579_1_reg_944}};

assign tmp_19_fu_1313_p3 = {{r_0_reg_989}, {2'd0}};

assign tmp_21_fu_1720_p3 = {{r21_0_reg_1068}, {2'd0}};

assign tmp_22_fu_1450_p3 = {{CONFIG_SEQUENCE_0_q0}, {CONFIG_SEQUENCE_2_q0}};

assign tmp_23_fu_1464_p3 = {{CONFIG_SEQUENCE_1_q0}, {CONFIG_SEQUENCE_2_q0}};

assign tmp_28_fu_1755_p3 = {{indvar8_reg_1079}, {2'd0}};

assign tmp_fu_1259_p3 = {{phi_ln580_reg_955}, {phi_ln580_1_reg_967}};

assign to_rot_0_V_din = px_row1_reg_2039_pp1_iter77_reg;

assign to_rot_1_V_din = px_row2_reg_2044_pp1_iter77_reg;

assign to_rot_2_V_din = px_col_reg_2049_pp1_iter77_reg;

assign trunc_ln132_fu_1594_p1 = to_rot_1_V_dout[3:0];

assign trunc_ln620_fu_1428_p1 = seq_cnt_1_reg_1035[1:0];

assign trunc_ln674_fu_1582_p1 = to_rot_0_V_dout[3:0];

assign xor_ln155_fu_1787_p2 = (bitcast_ln155_fu_1783_p1 ^ 32'd2147483648);

assign zext_ln1027_1_fu_1267_p1 = tmp_fu_1259_p3;

assign zext_ln1027_fu_1229_p1 = tmp_17_fu_1221_p3;

assign zext_ln1067_1_fu_1331_p1 = add_ln1067_fu_1325_p2;

assign zext_ln1067_2_fu_1349_p1 = indvar_reg_1001;

assign zext_ln1067_3_fu_1358_p1 = add_ln1067_1_fu_1353_p2;

assign zext_ln1067_fu_1321_p1 = tmp_19_fu_1313_p3;

assign zext_ln613_1_fu_1364_p1 = indvar_reg_1001;

assign zext_ln613_2_fu_1373_p1 = add_ln613_fu_1368_p2;

assign zext_ln613_fu_1309_p1 = r_0_reg_989;

assign zext_ln620_fu_1397_p1 = batch_num_0_reg_1024;

assign zext_ln623_fu_1437_p1 = seq_cnt_1_reg_1035;

assign zext_ln631_1_fu_1472_p1 = tmp_23_fu_1464_p3;

assign zext_ln631_fu_1458_p1 = tmp_22_fu_1450_p3;

assign zext_ln662_fu_1619_p1 = ap_phi_mux_indvar3_phi_fu_1060_p4;

assign zext_ln669_fu_1628_p1 = ap_phi_mux_indvar3_phi_fu_1060_p4;

assign zext_ln683_fu_1728_p1 = tmp_21_fu_1720_p3;

assign zext_ln685_1_fu_1738_p1 = indvar8_reg_1079;

assign zext_ln685_2_fu_1747_p1 = add_ln685_fu_1742_p2;

assign zext_ln685_fu_1716_p1 = r21_0_reg_1068;

assign zext_ln692_1_fu_1777_p1 = add_ln692_fu_1772_p2;

assign zext_ln692_fu_1769_p1 = tmp_28_reg_2540;

always @ (posedge ap_clk) begin
    zext_ln1067_reg_1935[1:0] <= 2'b00;
    zext_ln1067_reg_1935[5] <= 1'b0;
    zext_ln613_2_reg_1958[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    sext_ln674_cast_reg_2141[1:0] <= 2'b00;
    sext_ln674_1_cast_reg_2146[1:0] <= 2'b00;
    zext_ln685_reg_2510[5:3] <= 3'b000;
    zext_ln683_reg_2515[1:0] <= 2'b00;
    zext_ln683_reg_2515[5] <= 1'b0;
    zext_ln685_2_reg_2524[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_28_reg_2540[1:0] <= 2'b00;
end

endmodule //qrf_alt
