{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692085223331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692085223332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 01:40:23 2023 " "Processing started: Tue Aug 15 01:40:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692085223332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085223332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea1-SO -c Tarea1-SO " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1-SO -c Tarea1-SO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085223332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692085223580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692085223580 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "platform.qsys " "Elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085227926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:29 Progress: Loading Tarea1-SO/platform.qsys " "2023.08.15.01:40:29 Progress: Loading Tarea1-SO/platform.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085229471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:29 Progress: Reading input file " "2023.08.15.01:40:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085229763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:29 Progress: Adding CPU_0 \[altera_nios2_gen2 20.1\] " "2023.08.15.01:40:29 Progress: Adding CPU_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085229812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing module CPU_0 " "2023.08.15.01:40:30 Progress: Parameterizing module CPU_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Adding RAM_0 \[altera_avalon_onchip_memory2 20.1\] " "2023.08.15.01:40:30 Progress: Adding RAM_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing module RAM_0 " "2023.08.15.01:40:30 Progress: Parameterizing module RAM_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Adding ROM_0 \[altera_avalon_onchip_memory2 20.1\] " "2023.08.15.01:40:30 Progress: Adding ROM_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing module ROM_0 " "2023.08.15.01:40:30 Progress: Parameterizing module ROM_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Adding button_0 \[altera_avalon_pio 20.1\] " "2023.08.15.01:40:30 Progress: Adding button_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing module button_0 " "2023.08.15.01:40:30 Progress: Parameterizing module button_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Adding clk_0 \[clock_source 20.1\] " "2023.08.15.01:40:30 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing module clk_0 " "2023.08.15.01:40:30 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Adding segm_min_0 \[altera_avalon_pio 20.1\] " "2023.08.15.01:40:30 Progress: Adding segm_min_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing module segm_min_0 " "2023.08.15.01:40:30 Progress: Parameterizing module segm_min_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Adding segm_ms_0 \[altera_avalon_pio 20.1\] " "2023.08.15.01:40:30 Progress: Adding segm_ms_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing module segm_ms_0 " "2023.08.15.01:40:30 Progress: Parameterizing module segm_ms_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Adding segm_s_0 \[altera_avalon_pio 20.1\] " "2023.08.15.01:40:30 Progress: Adding segm_s_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing module segm_s_0 " "2023.08.15.01:40:30 Progress: Parameterizing module segm_s_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Adding switches_0 \[altera_avalon_pio 20.1\] " "2023.08.15.01:40:30 Progress: Adding switches_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing module switches_0 " "2023.08.15.01:40:30 Progress: Parameterizing module switches_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Adding timer_0 \[altera_avalon_timer 20.1\] " "2023.08.15.01:40:30 Progress: Adding timer_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing module timer_0 " "2023.08.15.01:40:30 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Building connections " "2023.08.15.01:40:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Parameterizing connections " "2023.08.15.01:40:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Validating " "2023.08.15.01:40:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.15.01:40:30 Progress: Done reading input file " "2023.08.15.01:40:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085230755 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platform.CPU_0: No Debugger.  You will not be able to download or debug programs " "Platform.CPU_0: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085231228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.button_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.button_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085231228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085231229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Generating platform \"platform\" for QUARTUS_SYNTH " "Platform: Generating platform \"platform\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085231700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU_0.instruction_master and slave ROM_0.s1 because the master has address signal 15 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master CPU_0.instruction_master and slave ROM_0.s1 because the master has address signal 15 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085233385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU_0.instruction_master and slave ROM_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master CPU_0.instruction_master and slave ROM_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085233385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU_0.instruction_master and slave ROM_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master CPU_0.instruction_master and slave ROM_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085233385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0: \"platform\" instantiated altera_nios2_gen2 \"CPU_0\" " "CPU_0: \"platform\" instantiated altera_nios2_gen2 \"CPU_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_0: Starting RTL generation for module 'platform_RAM_0' " "RAM_0: Starting RTL generation for module 'platform_RAM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_0:   Generation command is \[exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_RAM_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0002_RAM_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0002_RAM_0_gen//platform_RAM_0_component_configuration.pl  --do_build_sim=0  \] " "RAM_0:   Generation command is \[exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_RAM_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0002_RAM_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0002_RAM_0_gen//platform_RAM_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_0: Done RTL generation for module 'platform_RAM_0' " "RAM_0: Done RTL generation for module 'platform_RAM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_0: \"platform\" instantiated altera_avalon_onchip_memory2 \"RAM_0\" " "RAM_0: \"platform\" instantiated altera_avalon_onchip_memory2 \"RAM_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM_0: Starting RTL generation for module 'platform_ROM_0' " "ROM_0: Starting RTL generation for module 'platform_ROM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM_0:   Generation command is \[exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_ROM_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0003_ROM_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0003_ROM_0_gen//platform_ROM_0_component_configuration.pl  --do_build_sim=0  \] " "ROM_0:   Generation command is \[exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_ROM_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0003_ROM_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0003_ROM_0_gen//platform_ROM_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM_0: Done RTL generation for module 'platform_ROM_0' " "ROM_0: Done RTL generation for module 'platform_ROM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM_0: \"platform\" instantiated altera_avalon_onchip_memory2 \"ROM_0\" " "ROM_0: \"platform\" instantiated altera_avalon_onchip_memory2 \"ROM_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_0: Starting RTL generation for module 'platform_button_0' " "Button_0: Starting RTL generation for module 'platform_button_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_0:   Generation command is \[exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_button_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0004_button_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0004_button_0_gen//platform_button_0_component_configuration.pl  --do_build_sim=0  \] " "Button_0:   Generation command is \[exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_button_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0004_button_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0004_button_0_gen//platform_button_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_0: Done RTL generation for module 'platform_button_0' " "Button_0: Done RTL generation for module 'platform_button_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_0: \"platform\" instantiated altera_avalon_pio \"button_0\" " "Button_0: \"platform\" instantiated altera_avalon_pio \"button_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segm_min_0: Starting RTL generation for module 'platform_segm_min_0' " "Segm_min_0: Starting RTL generation for module 'platform_segm_min_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segm_min_0:   Generation command is \[exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_segm_min_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0005_segm_min_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0005_segm_min_0_gen//platform_segm_min_0_component_configuration.pl  --do_build_sim=0  \] " "Segm_min_0:   Generation command is \[exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_segm_min_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0005_segm_min_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0005_segm_min_0_gen//platform_segm_min_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segm_min_0: Done RTL generation for module 'platform_segm_min_0' " "Segm_min_0: Done RTL generation for module 'platform_segm_min_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segm_min_0: \"platform\" instantiated altera_avalon_pio \"segm_min_0\" " "Segm_min_0: \"platform\" instantiated altera_avalon_pio \"segm_min_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches_0: Starting RTL generation for module 'platform_switches_0' " "Switches_0: Starting RTL generation for module 'platform_switches_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches_0:   Generation command is \[exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_switches_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0006_switches_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0006_switches_0_gen//platform_switches_0_component_configuration.pl  --do_build_sim=0  \] " "Switches_0:   Generation command is \[exec D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/programas/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_switches_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0006_switches_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0006_switches_0_gen//platform_switches_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches_0: Done RTL generation for module 'platform_switches_0' " "Switches_0: Done RTL generation for module 'platform_switches_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches_0: \"platform\" instantiated altera_avalon_pio \"switches_0\" " "Switches_0: \"platform\" instantiated altera_avalon_pio \"switches_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'platform_timer_0' " "Timer_0: Starting RTL generation for module 'platform_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0007_timer_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0007_timer_0_gen//platform_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_0 --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0007_timer_0_gen/ --quartus_dir=D:/programas/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0007_timer_0_gen//platform_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085235864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'platform_timer_0' " "Timer_0: Done RTL generation for module 'platform_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085236001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"platform\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"platform\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085236004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085237911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085238098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085238283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085238468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085238647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085238827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085239009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085240477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085241191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085241561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"platform\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"platform\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085241564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085241566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'platform_CPU_0_cpu' " "Cpu: Starting RTL generation for module 'platform_CPU_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085241573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=platform_CPU_0_cpu --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0010_cpu_gen/ --quartus_bindir=D:/Programas/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0010_cpu_gen//platform_CPU_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/Programas/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/programas/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programas/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=platform_CPU_0_cpu --dir=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0010_cpu_gen/ --quartus_bindir=D:/Programas/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/BRYANM~1/AppData/Local/Temp/alt9584_8556768424308079879.dir/0010_cpu_gen//platform_CPU_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085241573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.15 01:40:41 (*) Starting Nios II generation " "Cpu: # 2023.08.15 01:40:41 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.15 01:40:41 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.08.15 01:40:41 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.15 01:40:41 (*)   Creating all objects for CPU " "Cpu: # 2023.08.15 01:40:41 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.15 01:40:42 (*)   Generating RTL from CPU objects " "Cpu: # 2023.08.15 01:40:42 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.15 01:40:42 (*)   Creating plain-text RTL " "Cpu: # 2023.08.15 01:40:42 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.15 01:40:42 (*) Done Nios II generation " "Cpu: # 2023.08.15 01:40:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'platform_CPU_0_cpu' " "Cpu: Done RTL generation for module 'platform_CPU_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_0_data_master_translator\" " "CPU_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_0_s1_translator\" " "RAM_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_0_data_master_agent\" " "CPU_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_0_s1_agent\" " "RAM_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_0_s1_agent_rsp_fifo\" " "RAM_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Done \"platform\" with 31 modules, 40 files " "Platform: Done \"platform\" with 31 modules, 40 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085242716 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "platform.qsys " "Finished elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_so.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_so.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_SO " "Found entity 1: Tarea1_SO" {  } { { "Tarea1_SO.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/Tarea1_SO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/synthesis/platform.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/synthesis/platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "platform/synthesis/platform.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/platform.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "db/ip/platform/platform.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/platform/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243616 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/platform/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/platform/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/platform/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/platform/submodules/altera_reset_synchronizer.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_CPU_0 " "Found entity 1: platform_CPU_0" {  } { { "db/ip/platform/submodules/platform_cpu_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_0_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/platform/submodules/platform_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_CPU_0_cpu_register_bank_a_module " "Found entity 1: platform_CPU_0_cpu_register_bank_a_module" {  } { { "db/ip/platform/submodules/platform_cpu_0_cpu.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243660 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_CPU_0_cpu_register_bank_b_module " "Found entity 2: platform_CPU_0_cpu_register_bank_b_module" {  } { { "db/ip/platform/submodules/platform_cpu_0_cpu.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243660 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_CPU_0_cpu " "Found entity 3: platform_CPU_0_cpu" {  } { { "db/ip/platform/submodules/platform_cpu_0_cpu.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_CPU_0_cpu_test_bench " "Found entity 1: platform_CPU_0_cpu_test_bench" {  } { { "db/ip/platform/submodules/platform_cpu_0_cpu_test_bench.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_RAM_0 " "Found entity 1: platform_RAM_0" {  } { { "db/ip/platform/submodules/platform_ram_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_ROM_0 " "Found entity 1: platform_ROM_0" {  } { { "db/ip/platform/submodules/platform_rom_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_rom_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_button_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_button_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_button_0 " "Found entity 1: platform_button_0" {  } { { "db/ip/platform/submodules/platform_button_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_button_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_irq_mapper " "Found entity 1: platform_irq_mapper" {  } { { "db/ip/platform/submodules/platform_irq_mapper.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0 " "Found entity 1: platform_mm_interconnect_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux " "Found entity 1: platform_mm_interconnect_0_cmd_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux " "Found entity 1: platform_mm_interconnect_0_cmd_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692085243698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692085243698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_default_decode " "Found entity 1: platform_mm_interconnect_0_router_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243699 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router " "Found entity 2: platform_mm_interconnect_0_router" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692085243699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692085243699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243700 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_001 " "Found entity 2: platform_mm_interconnect_0_router_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux " "Found entity 1: platform_mm_interconnect_0_rsp_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux " "Found entity 1: platform_mm_interconnect_0_rsp_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1 " "Found entity 1: platform_mm_interconnect_1" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_cmd_demux " "Found entity 1: platform_mm_interconnect_1_cmd_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_cmd_mux " "Found entity 1: platform_mm_interconnect_1_cmd_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692085243717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692085243718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_router_default_decode " "Found entity 1: platform_mm_interconnect_1_router_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243718 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_1_router " "Found entity 2: platform_mm_interconnect_1_router" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692085243719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692085243719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_router_001_default_decode " "Found entity 1: platform_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243719 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_1_router_001 " "Found entity 2: platform_mm_interconnect_1_router_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_rsp_mux " "Found entity 1: platform_mm_interconnect_1_rsp_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_segm_min_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_segm_min_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_segm_min_0 " "Found entity 1: platform_segm_min_0" {  } { { "db/ip/platform/submodules/platform_segm_min_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_segm_min_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_switches_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_switches_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_switches_0 " "Found entity 1: platform_switches_0" {  } { { "db/ip/platform/submodules/platform_switches_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_switches_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_timer_0 " "Found entity 1: platform_timer_0" {  } { { "db/ip/platform/submodules/platform_timer_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea1_SO " "Elaborating entity \"Tarea1_SO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692085243774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform platform:plat " "Elaborating entity \"platform\" for hierarchy \"platform:plat\"" {  } { { "Tarea1_SO.sv" "plat" { Text "D:/Proyectos/Quartus/Tarea1-SO/Tarea1_SO.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_CPU_0 platform:plat\|platform_CPU_0:cpu_0 " "Elaborating entity \"platform_CPU_0\" for hierarchy \"platform:plat\|platform_CPU_0:cpu_0\"" {  } { { "platform/synthesis/platform.v" "cpu_0" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_CPU_0_cpu platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu " "Elaborating entity \"platform_CPU_0_cpu\" for hierarchy \"platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\"" {  } { { "db/ip/platform/submodules/platform_cpu_0.v" "cpu" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_CPU_0_cpu_test_bench platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_test_bench:the_platform_CPU_0_cpu_test_bench " "Elaborating entity \"platform_CPU_0_cpu_test_bench\" for hierarchy \"platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_test_bench:the_platform_CPU_0_cpu_test_bench\"" {  } { { "db/ip/platform/submodules/platform_cpu_0_cpu.v" "the_platform_CPU_0_cpu_test_bench" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_CPU_0_cpu_register_bank_a_module platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a " "Elaborating entity \"platform_CPU_0_cpu_register_bank_a_module\" for hierarchy \"platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a\"" {  } { { "db/ip/platform/submodules/platform_cpu_0_cpu.v" "platform_CPU_0_cpu_register_bank_a" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_cpu_0_cpu.v" "the_altsyncram" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_cpu_0_cpu.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243807 ""}  } { { "db/ip/platform/submodules/platform_cpu_0_cpu.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692085243807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_a_module:platform_CPU_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_CPU_0_cpu_register_bank_b_module platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b " "Elaborating entity \"platform_CPU_0_cpu_register_bank_b_module\" for hierarchy \"platform:plat\|platform_CPU_0:cpu_0\|platform_CPU_0_cpu:cpu\|platform_CPU_0_cpu_register_bank_b_module:platform_CPU_0_cpu_register_bank_b\"" {  } { { "db/ip/platform/submodules/platform_cpu_0_cpu.v" "platform_CPU_0_cpu_register_bank_b" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_cpu_0_cpu.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_RAM_0 platform:plat\|platform_RAM_0:ram_0 " "Elaborating entity \"platform_RAM_0\" for hierarchy \"platform:plat\|platform_RAM_0:ram_0\"" {  } { { "platform/synthesis/platform.v" "ram_0" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:plat\|platform_RAM_0:ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:plat\|platform_RAM_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_ram_0.v" "the_altsyncram" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:plat\|platform_RAM_0:ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:plat\|platform_RAM_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_ram_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:plat\|platform_RAM_0:ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:plat\|platform_RAM_0:ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platform_RAM_0.hex " "Parameter \"init_file\" = \"platform_RAM_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243851 ""}  } { { "db/ip/platform/submodules/platform_ram_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692085243851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acm1 " "Found entity 1: altsyncram_acm1" {  } { { "db/altsyncram_acm1.tdf" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_acm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_acm1 platform:plat\|platform_RAM_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_acm1:auto_generated " "Elaborating entity \"altsyncram_acm1\" for hierarchy \"platform:plat\|platform_RAM_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_acm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_ROM_0 platform:plat\|platform_ROM_0:rom_0 " "Elaborating entity \"platform_ROM_0\" for hierarchy \"platform:plat\|platform_ROM_0:rom_0\"" {  } { { "platform/synthesis/platform.v" "rom_0" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:plat\|platform_ROM_0:rom_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:plat\|platform_ROM_0:rom_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_rom_0.v" "the_altsyncram" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_rom_0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:plat\|platform_ROM_0:rom_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:plat\|platform_ROM_0:rom_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_rom_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_rom_0.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:plat\|platform_ROM_0:rom_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:plat\|platform_ROM_0:rom_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platform_ROM_0.hex " "Parameter \"init_file\" = \"platform_ROM_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692085243891 ""}  } { { "db/ip/platform/submodules/platform_rom_0.v" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_rom_0.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692085243891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubm1 " "Found entity 1: altsyncram_ubm1" {  } { { "db/altsyncram_ubm1.tdf" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_ubm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692085243920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085243920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ubm1 platform:plat\|platform_ROM_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_ubm1:auto_generated " "Elaborating entity \"altsyncram_ubm1\" for hierarchy \"platform:plat\|platform_ROM_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_ubm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243920 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "platform_ROM_0.hex 128 10 " "Width of data items in \"platform_ROM_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 platform_ROM_0.hex " "Data at line (2) of memory initialization file \"platform_ROM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692085243924 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 platform_ROM_0.hex " "Data at line (3) of memory initialization file \"platform_ROM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692085243924 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 platform_ROM_0.hex " "Data at line (4) of memory initialization file \"platform_ROM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692085243924 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 platform_ROM_0.hex " "Data at line (5) of memory initialization file \"platform_ROM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692085243924 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 platform_ROM_0.hex " "Data at line (6) of memory initialization file \"platform_ROM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692085243924 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 platform_ROM_0.hex " "Data at line (7) of memory initialization file \"platform_ROM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692085243924 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 platform_ROM_0.hex " "Data at line (8) of memory initialization file \"platform_ROM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692085243924 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 platform_ROM_0.hex " "Data at line (9) of memory initialization file \"platform_ROM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692085243924 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 platform_ROM_0.hex " "Data at line (10) of memory initialization file \"platform_ROM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692085243924 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 platform_ROM_0.hex " "Data at line (11) of memory initialization file \"platform_ROM_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692085243924 ""}  } { { "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" "" { Text "D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1692085243924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_button_0 platform:plat\|platform_button_0:button_0 " "Elaborating entity \"platform_button_0\" for hierarchy \"platform:plat\|platform_button_0:button_0\"" {  } { { "platform/synthesis/platform.v" "button_0" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_segm_min_0 platform:plat\|platform_segm_min_0:segm_min_0 " "Elaborating entity \"platform_segm_min_0\" for hierarchy \"platform:plat\|platform_segm_min_0:segm_min_0\"" {  } { { "platform/synthesis/platform.v" "segm_min_0" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_switches_0 platform:plat\|platform_switches_0:switches_0 " "Elaborating entity \"platform_switches_0\" for hierarchy \"platform:plat\|platform_switches_0:switches_0\"" {  } { { "platform/synthesis/platform.v" "switches_0" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_timer_0 platform:plat\|platform_timer_0:timer_0 " "Elaborating entity \"platform_timer_0\" for hierarchy \"platform:plat\|platform_timer_0:timer_0\"" {  } { { "platform/synthesis/platform.v" "timer_0" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0 platform:plat\|platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"platform_mm_interconnect_0\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "platform/synthesis/platform.v" "mm_interconnect_0" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ram_0_s1_translator" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_0_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "switches_0_s1_translator" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cpu_0_data_master_agent" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ram_0_s1_agent" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ram_0_s1_agent_rsp_fifo" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router " "Elaborating entity \"platform_mm_interconnect_0_router\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_default_decode platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001 platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_0_router_001\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router_001" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001_default_decode platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_001_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_demux" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_mux" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085243998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_demux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"platform_mm_interconnect_0_rsp_demux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_demux" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_mux" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1 platform:plat\|platform_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"platform_mm_interconnect_1\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\"" {  } { { "platform/synthesis/platform.v" "mm_interconnect_1" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cpu_0_instruction_master_translator" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_0_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rom_0_s1_translator" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_0_instruction_master_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cpu_0_instruction_master_agent" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rom_0_s1_agent" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rom_0_s1_agent_rsp_fifo" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router " "Elaborating entity \"platform_mm_interconnect_1_router\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "router" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_default_decode platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\|platform_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_1_router_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\|platform_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_001 platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_1_router_001\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "router_001" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_001_default_decode platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\|platform_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_1_router_001_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\|platform_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_cmd_demux platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_1_cmd_demux\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cmd_demux" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_cmd_mux platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_1_cmd_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cmd_mux" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_rsp_mux platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_1_rsp_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rsp_mux" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_irq_mapper platform:plat\|platform_irq_mapper:irq_mapper " "Elaborating entity \"platform_irq_mapper\" for hierarchy \"platform:plat\|platform_irq_mapper:irq_mapper\"" {  } { { "platform/synthesis/platform.v" "irq_mapper" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform:plat\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform:plat\|altera_reset_controller:rst_controller\"" {  } { { "platform/synthesis/platform.v" "rst_controller" { Text "D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Proyectos/Quartus/Tarea1-SO/db/ip/platform/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085244037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692085245457 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "95 " "95 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692085245810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos/Quartus/Tarea1-SO/output_files/Tarea1-SO.map.smsg " "Generated suppressed messages file D:/Proyectos/Quartus/Tarea1-SO/output_files/Tarea1-SO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085245915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692085246061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692085246061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1000 " "Implemented 1000 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692085246136 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692085246136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "825 " "Implemented 825 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692085246136 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692085246136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692085246136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692085246159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 15 01:40:46 2023 " "Processing ended: Tue Aug 15 01:40:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692085246159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692085246159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692085246159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692085246159 ""}
