// Seed: 2974557124
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    output wire  id_2,
    output uwire id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd16
) (
    output tri0 id_0,
    output tri1 _id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    input supply0 id_6,
    output uwire id_7,
    input wire id_8,
    input tri1 id_9,
    output wand id_10
);
  assign id_0 = id_5;
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
  logic [{ "" ,  (  id_1  )  } : -1] id_12;
endmodule
