# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Eslam_First_Fpga_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/ADC_Serial_Synch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:45 on Mar 21,2022
# vcom -reportprogress 300 -93 -work work D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/ADC_Serial_Synch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ADC_Serial_Synch
# -- Compiling architecture behavior of ADC_Serial_Synch
# End time: 11:50:45 on Mar 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib nios_qsys
# ** Warning: (vlib-34) Library already exists at "nios_qsys".
# vmap nios_qsys nios_qsys
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_qsys nios_qsys 
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim/eslam_test_b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:45 on Mar 21,2022
# vcom -reportprogress 300 -93 -work work D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim/eslam_test_b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity eslam_test_b
# -- Compiling architecture eslam_test_b_arch of eslam_test_b
# ** Warning: D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim/eslam_test_b.vhd(47): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:50:45 on Mar 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L nios_qsys -voptargs="+acc"  Eslam_TEST
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -L nios_qsys -voptargs=""+acc"" Eslam_TEST 
# Start time: 11:50:45 on Mar 21,2022
# ** Error: (vsim-3170) Could not find 'Eslam_TEST'.
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/cyclonev
#             D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim/rtl_work
#             D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim/rtl_work
#             D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/simulation/modelsim/nios_qsys
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Eslam_First_Fpga_run_msim_rtl_vhdl.do PAUSED at line 14
vsim work.adc_serial_synch
# vsim work.adc_serial_synch 
# Start time: 11:50:45 on Mar 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adc_serial_synch(behavior)
add wave -position insertpoint  \
sim:/adc_serial_synch/slaves \
sim:/adc_serial_synch/F \
sim:/adc_serial_synch/N \
sim:/adc_serial_synch/reset \
sim:/adc_serial_synch/clk \
sim:/adc_serial_synch/Adc_0_iN \
sim:/adc_serial_synch/Adc_1_iN \
sim:/adc_serial_synch/Tx_ADC_0 \
sim:/adc_serial_synch/Tx_ADC_1 \
sim:/adc_serial_synch/uart_ready \
sim:/adc_serial_synch/to_uart_valid \
sim:/adc_serial_synch/uart_EN \
sim:/adc_serial_synch/Adc_0_S \
sim:/adc_serial_synch/Adc_1_S \
sim:/adc_serial_synch/flag
restart
force -freeze sim:/adc_serial_synch/reset 1 0
force -freeze sim:/adc_serial_synch/clk 1 0, 0 {10000 ps} -r 20000
force -freeze sim:/adc_serial_synch/Adc_0_iN 0x3f2e 0
# Value length (6) does not equal array index length (16).
# 
# ** Error: (vsim-4011) Invalid force value: 0x3f2e 0.
# 
force -freeze sim:/adc_serial_synch/uart_ready 1 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/adc_serial_synch/Adc_0_iN 1111111100000000 0
run
run
force -freeze sim:/adc_serial_synch/reset 0 0
run
run
force -freeze sim:/adc_serial_synch/reset 1 0
run
run
force -freeze sim:/adc_serial_synch/Adc_0_iN fea1 0
# Value length (4) does not equal array index length (16).
# 
# ** Error: (vsim-4011) Invalid force value: fea1 0.
# 
run
run
run
force -freeze sim:/adc_serial_synch/uart_ready 0 0
run
run
force -freeze sim:/adc_serial_synch/uart_ready 1 0
force -freeze sim:/adc_serial_synch/Adc_0_iN 111110001110000 0
# Value length (15) does not equal array index length (16).
# 
# ** Error: (vsim-4011) Invalid force value: 111110001110000 0.
# 
run
run
run
force -freeze sim:/adc_serial_synch/Adc_0_iN 1111000011110000 0
run
run
# End time: 01:17:17 on Mar 22,2022, Elapsed time: 13:26:32
# Errors: 4, Warnings: 0
