

Implementation tool: Xilinx Vivado v.2019.2
Project:             proj_loop_imperfect
Solution:            solution1
Device target:       xc7k160t-fbg484-1
Report date:         Wed Jul 05 16:31:26 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:           51
LUT:             92
FF:             203
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    2.603
CP achieved post-implementation:    2.732
Timing met
