
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Edidi Sai Anant - ECE Engineer & VLSI Designer">
    <title>Edidi Sai Anant | ECE Engineer</title>
    <link rel="stylesheet" href="css/main.css">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=JetBrains+Mono:wght@300;400;500;600&family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" rel="stylesheet">
</head>
<body>
    <!-- Fun Loading Screen -->
    <div id="loader" class="loader">
        <div class="loader-container">
            <div class="dna-helix">
                <div class="dna-strand strand-1"></div>
                <div class="dna-strand strand-2"></div>
                <div class="dna-base base-1"></div>
                <div class="dna-base base-2"></div>
                <div class="dna-base base-3"></div>
                <div class="dna-base base-4"></div>
            </div>
            <div class="terminal-output">
                <div class="terminal-line">$ initializing_ece_portfolio.exe</div>
                <div class="terminal-line">Loading modules...</div>
                <div class="terminal-line">Compiling VLSI expertise... <span class="progress-dots">...</span></div>
                <div class="terminal-line">Linking embedded systems... <span class="progress-dots">...</span></div>
                <div class="terminal-line typing-line">Ready to innovate! ðŸš€</div>
            </div>
        </div>
    </div>

    <!-- Snap Navigation -->
    <nav class="snap-nav" id="snapNav">
        <div class="nav-dots">
            <span class="nav-dot active" data-section="0" title="Home"></span>
            <span class="nav-dot" data-section="1" title="About"></span>
            <span class="nav-dot" data-section="2" title="Education"></span>
            <span class="nav-dot" data-section="3" title="Experience"></span>
            <span class="nav-dot" data-section="4" title="Projects"></span>
            <span class="nav-dot" data-section="5" title="Research"></span>
            <span class="nav-dot" data-section="6" title="Contact"></span>
        </div>
    </nav>

    <!-- Main Container -->
    <main class="snap-container" id="snapContainer">
        <!-- Hero Section -->
        <section class="snap-section hero-section" data-section="0">
            <div class="hero-bg">
                <canvas id="particleCanvas"></canvas>
            </div>
            <div class="hero-content">
                <div class="hero-text">
                    <h1 class="hero-title">
                        <span class="title-main">Edidi Sai Anant</span>
                        <span class="title-sub">ECE Engineer & VLSI Designer</span>
                    </h1>
                    <p class="hero-description">
                        Electrical Engineering Master's candidate with a robust foundation in semiconductor processes and IC design. Driven by innovation and equipped with analytical skills, committed to contributing to collaborative teams in the semiconductor industry.
                    </p>
                    <div class="hero-actions">
                        <a href="#contact" class="btn-primary">
                            <span>Get In Touch</span>
                            <i class="fas fa-arrow-right"></i>
                        </a>
                        <a href="assets/Edidi_Sai_Anant_Resume.pdf" class="btn-secondary" target="_blank">
                            <i class="fas fa-download"></i>
                            <span>Resume</span>
                        </a>
                    </div>
                </div>
                <div class="hero-visual">
                    <div class="processor-container">
                        <!-- Cool IO Processor Animation -->
                        <div class="processor-chip">
                            <div class="chip-core">
                                <div class="core-grid">
                                    <div class="compute-unit"></div>
                                    <div class="compute-unit"></div>
                                    <div class="compute-unit"></div>
                                    <div class="compute-unit"></div>
                                </div>
                                <div class="data-flow"></div>
                            </div>
                            
                            <!-- IO Pins with Data Transfer Animation -->
                            <div class="io-pins top-pins">
                                <div class="io-pin" data-signal="CLK"></div>
                                <div class="io-pin" data-signal="RST"></div>
                                <div class="io-pin" data-signal="VDD"></div>
                                <div class="io-pin" data-signal="EN"></div>
                            </div>
                            <div class="io-pins right-pins">
                                <div class="io-pin" data-signal="D0"></div>
                                <div class="io-pin" data-signal="D1"></div>
                                <div class="io-pin" data-signal="D2"></div>
                                <div class="io-pin" data-signal="D3"></div>
                            </div>
                            <div class="io-pins bottom-pins">
                                <div class="io-pin" data-signal="GND"></div>
                                <div class="io-pin" data-signal="OUT"></div>
                                <div class="io-pin" data-signal="INT"></div>
                                <div class="io-pin" data-signal="CS"></div>
                            </div>
                            <div class="io-pins left-pins">
                                <div class="io-pin" data-signal="A0"></div>
                                <div class="io-pin" data-signal="A1"></div>
                                <div class="io-pin" data-signal="A2"></div>
                                <div class="io-pin" data-signal="A3"></div>
                            </div>
                        </div>
                        
                        <!-- Signal Traces -->
                        <div class="signal-traces">
                            <div class="trace horizontal trace-1"></div>
                            <div class="trace vertical trace-2"></div>
                            <div class="trace diagonal trace-3"></div>
                            <div class="trace horizontal trace-4"></div>
                        </div>
                        
                        <!-- External Components -->
                        <div class="external-components">
                            <div class="component memory-chip">
                                <span>SRAM</span>
                            </div>
                            <div class="component crystal-osc">
                                <span>OSC</span>
                            </div>
                            <div class="component voltage-reg">
                                <span>REG</span>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- About Section -->
        <section class="snap-section about-section" data-section="1">
            <div class="section-container">
                <h2 class="section-title">About Me</h2>
                <div class="about-content">
                    <div class="about-text">
                        <p>
                            <strong>Graduate Assistant</strong> at National University of Singapore, overseeing lab sessions for <em>EE2028 Microcontroller Programming</em> and <em>CG3207 Computer Architecture</em>. I provide hands-on guidance to students and collaborate with faculty to enhance laboratory materials and learning experiences.
                        </p>
                        
                        <p>
                            My expertise spans <strong>VLSI design</strong>, <strong>embedded systems</strong>, and <strong>neural network acceleration</strong>. I'm passionate about semiconductor innovation and committed to collaborative teamwork in dynamic, fast-paced engineering environments.
                        </p>
                        
                        <div class="stats-grid">
                            <div class="stat-card">
                                <div class="stat-number" data-target="4">0</div>
                                <div class="stat-label">Major Projects</div>
                            </div>
                            <div class="stat-card">
                                <div class="stat-number" data-target="3">0</div>
                                <div class="stat-label">Publications</div>
                            </div>
                            <div class="stat-card">
                                <div class="stat-number" data-target="1">0</div>
                                <div class="stat-label">Patent</div>
                            </div>
                        </div>
                    </div>
                    
                    <!-- Skills Flipping Cards -->
                    <div class="skills-grid">
                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-microchip"></i>
                                    <h3>HDL & VLSI</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>HDL & VLSI</h3>
                                    <div class="skill-tags">
                                        <span>Verilog</span>
                                        <span>SystemVerilog</span>
                                        <span>HLS</span>
                                        <span>VLSI Design</span>
                                    </div>
                                </div>
                            </div>
                        </div>

                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-tools"></i>
                                    <h3>EDA Tools</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>EDA Tools</h3>
                                    <div class="skill-tags">
                                        <span>Cadence Virtuoso</span>
                                        <span>Xilinx Vivado</span>
                                        <span>QuestaSim</span>
                                        <span>Xilinx Vitis</span>
                                    </div>
                                </div>
                            </div>
                        </div>

                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-code"></i>
                                    <h3>Programming</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>Programming</h3>
                                    <div class="skill-tags">
                                        <span>C++</span>
                                        <span>Python</span>
                                        <span>LaTeX</span>
                                        <span>PCB Design</span>
                                    </div>
                                </div>
                            </div>
                        </div>

                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-memory"></i>
                                    <h3>Embedded Systems</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>Embedded Systems</h3>
                                    <div class="skill-tags">
                                        <span>Arduino</span>
                                        <span>Raspberry Pi</span>
                                        <span>NodeMCU</span>
                                        <span>ARM Architecture</span>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Education Section -->
        <section class="snap-section education-section" data-section="2">
            <div class="section-container">
                <h2 class="section-title">Education</h2>
                <div class="education-timeline">
                    <div class="education-item">
                        <div class="education-year">2023 - 2025</div>
                        <div class="education-content">
                            <h3>Master of Science in Electrical Engineering</h3>
                            <h4>National University of Singapore</h4>
                            <p class="education-description">
                                Currently pursuing advanced studies in semiconductor technologies and integrated circuit design. 
                                Serving as <strong>Graduate Assistant</strong> for core electrical engineering courses.
                            </p>
                            <div class="course-highlights">
                                <h5>Key Coursework:</h5>
                                <div class="course-chips">
                                    <span>VLSI Digital Circuit Design</span>
                                    <span>Memory Technologies</span>
                                    <span>Embedded Hardware System Design</span>
                                    <span>Computer Architecture</span>
                                </div>
                            </div>
                        </div>
                    </div>
                    
                    <div class="education-item">
                        <div class="education-year">2019 - 2023</div>
                        <div class="education-content">
                            <h3>Bachelor of Technology in Electronics & Communication Engineering</h3>
                            <h4>SRM Institute of Science and Technology</h4>
                            <p class="education-description">
                                Comprehensive foundation in electronics, communication systems, and digital design principles. 
                                Specialized in semiconductor device modeling and embedded systems.
                            </p>
                            <div class="course-highlights">
                                <h5>Key Coursework:</h5>
                                <div class="course-chips">
                                    <span>Digital Electronics Principles</span>
                                    <span>Semiconductor Device Modelling</span>
                                    <span>VLSI Design</span>
                                    <span>ARM-Based Embedded System Design</span>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Experience Section -->
        <section class="snap-section experience-section" data-section="3">
            <div class="section-container">
                <h2 class="section-title">Professional Experience</h2>
                <div class="experience-grid">
                    <div class="experience-flip-card">
                        <div class="experience-flip-inner">
                            <div class="experience-flip-front">
                                <div class="company-badge">NUS</div>
                                <h3>Graduate Assistant</h3>
                                <h4>National University of Singapore</h4>
                                <span class="duration">August 2024 - Present</span>
                            </div>
                            <div class="experience-flip-back">
                                <h3>Key Responsibilities</h3>
                                <ul>
                                    <li>Oversee laboratory sessions for <strong>EE2028</strong> (Microcontroller Programming) and <strong>CG3207</strong> (Computer Architecture)</li>
                                    <li>Provide technical guidance to students on microcontroller programming and computer architecture concepts</li>
                                    <li>Collaborate with faculty to enhance laboratory materials and improve student learning outcomes</li>
                                    <li>Assist with assignments, grading, and academic support</li>
                                </ul>
                                <div class="tech-stack">
                                    <span>C Programming</span>
                                    <span>ARM Architecture</span>
                                    <span>Microcontroller Systems</span>
                                    <span>Academic Mentoring</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="experience-flip-card">
                        <div class="experience-flip-inner">
                            <div class="experience-flip-front">
                                <div class="company-badge">MS</div>
                                <h3>Project Intern</h3>
                                <h4>Maven Silicon</h4>
                                <span class="duration">December 2022 - January 2023</span>
                            </div>
                            <div class="experience-flip-back">
                                <h3>Key Achievements</h3>
                                <ul>
                                    <li>Designed and implemented <strong>AHB to APB bridge</strong> for seamless bus protocol communication</li>
                                    <li>Advanced proficiency in <strong>RTL design</strong> using Verilog HDL</li>
                                    <li>Synthesized individual modules into unified system architecture</li>
                                    <li>Interpreted RTL descriptions into gate-level schematics for design refinement</li>
                                </ul>
                                <div class="tech-stack">
                                    <span>Verilog HDL</span>
                                    <span>RTL Design</span>
                                    <span>AHB/APB Protocols</span>
                                    <span>System Integration</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="experience-flip-card">
                        <div class="experience-flip-inner">
                            <div class="experience-flip-front">
                                <div class="company-badge">SS</div>
                                <h3>Verification Intern</h3>
                                <h4>Sandeepani School of Embedded System Design</h4>
                                <span class="duration">June 2022 - July 2022</span>
                            </div>
                            <div class="experience-flip-back">
                                <h3>Key Achievements</h3>
                                <ul>
                                    <li>Developed and verified <strong>UART protocol</strong> implementation using Verilog HDL</li>
                                    <li>Executed comprehensive functional verification of digital circuits using SystemVerilog</li>
                                    <li>Performed detailed functional coverage analysis using <strong>QuestaSim</strong></li>
                                    <li>Gained expertise in Universal Verification Methodology (UVM)</li>
                                </ul>
                                <div class="tech-stack">
                                    <span>SystemVerilog</span>
                                    <span>QuestaSim</span>
                                    <span>UVM</span>
                                    <span>UART Protocol</span>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Projects Section -->
        <section class="snap-section projects-section" data-section="4">
            <div class="section-container">
                <h2 class="section-title">Featured Projects</h2>
                <div class="projects-grid">
                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-network-wired"></i>
                                </div>
                                <h3>VLSI Interconnect Modelling</h3>
                                <div class="project-preview">
                                    <span>Cadence Virtuoso</span>
                                    <span>45nm Technology</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>VLSI Interconnect Modelling and Simulation</h3>
                                <p>Engaged in optimising processor interconnects using <strong>Elmore RC models</strong> and <strong>Cadence Virtuoso</strong> for a 2-core processor at 45nm technology, focusing on energy-delay tradeoffs to improve system efficiency and signal integrity.</p>
                                <div class="project-tech">
                                    <span>Elmore RC Models</span>
                                    <span>2-Core Processor</span>
                                    <span>45nm Technology</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-microchip"></i>
                                </div>
                                <h3>Standard Cell IP Development</h3>
                                <div class="project-preview">
                                    <span>40nm Technology</span>
                                    <span>DRC/LVS</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>Digital Circuit Design and Standard Cell IP Development</h3>
                                <p>Contributed to creation of <strong>ring oscillator Standard Cell IP</strong> leveraging hierarchical design in Cadence Virtuoso, targeting efficiency in 40nm technology with focus on minimising area while optimising for PVT variations.</p>
                                <div class="project-tech">
                                    <span>Ring Oscillator</span>
                                    <span>Hierarchical Design</span>
                                    <span>PVT Optimization</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-rocket"></i>
                                </div>
                                <h3>FPGA Hardware Accelerator</h3>
                                <div class="project-preview">
                                    <span>Xilinx Zynq-7000</span>
                                    <span>MLP Neural Network</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>FPGA Hardware Accelerator for MLP Neural Network</h3>
                                <p>Developed hardware accelerator on <strong>Xilinx Zynq-7000 FPGA</strong> to improve MLP neural network inference. Implemented designs in software, HLS, and Verilog, utilizing pipelining, loop unrolling, and array partitioning for significant performance gains.</p>
                                <div class="project-tech">
                                    <span>HLS & Verilog</span>
                                    <span>Pipelining</span>
                                    <span>Loop Unrolling</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-memory"></i>
                                </div>
                                <h3>In-Memory Compute Circuit</h3>
                                <div class="project-preview">
                                    <span>NeuroSim</span>
                                    <span>Neural Network Acceleration</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>In-Memory Compute Circuit for Neural Network Acceleration</h3>
                                <p>Designed in-memory compute circuit using <strong>NeuroSim and MuMax3</strong> to accelerate neural network computations. Focused on quantization techniques and conducted PyTorch simulations comparing different data types for model performance optimization.</p>
                                <div class="project-tech">
                                    <span>NeuroSim & MuMax3</span>
                                    <span>Quantization</span>
                                    <span>PyTorch Simulations</span>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Research & Publications Section -->
        <section class="snap-section research-section" data-section="5">
            <div class="section-container">
                <h2 class="section-title">Research & Publications</h2>
                <div class="research-content">
                    <div class="publications-grid">
                        <div class="publication-card">
                            <div class="pub-icon">
                                <i class="fas fa-file-alt"></i>
                            </div>
                            <div class="pub-content">
                                <span class="pub-year">2023</span>
                                <h3>Improving Data Integrity with Reversible Logic-based Error Detection and Correction Module on AHB-APB Bridge</h3>
                                <p class="pub-venue">IEEE Conference Publication</p>
                                <div class="pub-tags">
                                    <span>Error Correction</span>
                                    <span>Reversible Logic</span>
                                    <span>Bus Protocols</span>
                                </div>
                            </div>
                        </div>

                        <div class="publication-card">
                            <div class="pub-icon">
                                <i class="fas fa-file-alt"></i>
                            </div>
                            <div class="pub-content">
                                <span class="pub-year">2022</span>
                                <h3>A Survey on Affordable Internet of Things (IoT) Enabled Healthcare Systems</h3>
                                <p class="pub-venue">Grenze International Journal of Engineering and Technology</p>
                                <div class="pub-tags">
                                    <span>IoT Healthcare</span>
                                    <span>Survey Research</span>
                                    <span>Affordable Solutions</span>
                                </div>
                            </div>
                        </div>

                        <!-- Patent Section -->
                        <div class="publication-card patent-card">
                            <div class="pub-icon">
                                <i class="fas fa-certificate"></i>
                            </div>
                            <div class="pub-content">
                                <span class="pub-year">2024</span>
                                <h3>A System for Controlling an Autonomous Vehicle and a Method Thereof</h3>
                                <p class="pub-venue">Indian Patent Application</p>
                                <p class="patent-description">
                                    Intelligent system that detects driver medical distress, seamlessly switches to autonomous mode to navigate to a safe location, and alerts emergency services to enhance road safety through innovative technology.
                                </p>
                                <div class="pub-tags">
                                    <span>Autonomous Vehicles</span>
                                    <span>Safety Systems</span>
                                    <span>IoT Integration</span>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Contact Section -->
        <section class="snap-section contact-section" data-section="6">
            <div class="section-container">
                <h2 class="section-title">Get In Touch</h2>
                <div class="contact-content">
                    <div class="contact-info">
                        <p class="contact-description">
                            I'm currently seeking opportunities in the semiconductor industry where I can contribute to innovative projects. 
                            Let's discuss how my expertise in VLSI design and embedded systems can add value to your team.
                        </p>
                        
                        <div class="contact-links">
                            <a href="mailto:esanant@u.nus.edu" class="contact-link">
                                <i class="fas fa-envelope"></i>
                                <div class="link-content">
                                    <span class="link-title">Email</span>
                                    <span class="link-subtitle">esanant@u.nus.edu</span>
                                </div>
                            </a>
                            
                            <a href="https://www.linkedin.com/in/sai-anant/" class="contact-link" target="_blank">
                                <i class="fab fa-linkedin"></i>
                                <div class="link-content">
                                    <span class="link-title">LinkedIn</span>
                                    <span class="link-subtitle">Professional Profile</span>
                                </div>
                            </a>
                            
                            <a href="https://github.com/ESAnant" class="contact-link" target="_blank">
                                <i class="fab fa-github"></i>
                                <div class="link-content">
                                    <span class="link-title">GitHub</span>
                                    <span class="link-subtitle">Code Portfolio</span>
                                </div>
                            </a>
                        </div>
                    </div>
                </div>
            </div>
        </section>
    </main>

    <script src="js/main.js"></script>
</body>
</html>
