DECL|CANMB_NUMBER|macro|CANMB_NUMBER
DECL|CAN_ACR_MB0|macro|CAN_ACR_MB0
DECL|CAN_ACR_MB1|macro|CAN_ACR_MB1
DECL|CAN_ACR_MB2|macro|CAN_ACR_MB2
DECL|CAN_ACR_MB3|macro|CAN_ACR_MB3
DECL|CAN_ACR_MB4|macro|CAN_ACR_MB4
DECL|CAN_ACR_MB5|macro|CAN_ACR_MB5
DECL|CAN_ACR_MB6|macro|CAN_ACR_MB6
DECL|CAN_ACR_MB7|macro|CAN_ACR_MB7
DECL|CAN_ACR|member|__O uint32_t CAN_ACR; /**< \brief (Can Offset: 0x0028) Abort Command Register */
DECL|CAN_BR_BRP_Msk|macro|CAN_BR_BRP_Msk
DECL|CAN_BR_BRP_Pos|macro|CAN_BR_BRP_Pos
DECL|CAN_BR_BRP|macro|CAN_BR_BRP
DECL|CAN_BR_PHASE1_Msk|macro|CAN_BR_PHASE1_Msk
DECL|CAN_BR_PHASE1_Pos|macro|CAN_BR_PHASE1_Pos
DECL|CAN_BR_PHASE1|macro|CAN_BR_PHASE1
DECL|CAN_BR_PHASE2_Msk|macro|CAN_BR_PHASE2_Msk
DECL|CAN_BR_PHASE2_Pos|macro|CAN_BR_PHASE2_Pos
DECL|CAN_BR_PHASE2|macro|CAN_BR_PHASE2
DECL|CAN_BR_PROPAG_Msk|macro|CAN_BR_PROPAG_Msk
DECL|CAN_BR_PROPAG_Pos|macro|CAN_BR_PROPAG_Pos
DECL|CAN_BR_PROPAG|macro|CAN_BR_PROPAG
DECL|CAN_BR_SJW_Msk|macro|CAN_BR_SJW_Msk
DECL|CAN_BR_SJW_Pos|macro|CAN_BR_SJW_Pos
DECL|CAN_BR_SJW|macro|CAN_BR_SJW
DECL|CAN_BR_SMP_ONCE|macro|CAN_BR_SMP_ONCE
DECL|CAN_BR_SMP_THREE|macro|CAN_BR_SMP_THREE
DECL|CAN_BR_SMP|macro|CAN_BR_SMP
DECL|CAN_BR|member|__IO uint32_t CAN_BR; /**< \brief (Can Offset: 0x0014) Baudrate Register */
DECL|CAN_ECR_REC_Msk|macro|CAN_ECR_REC_Msk
DECL|CAN_ECR_REC_Pos|macro|CAN_ECR_REC_Pos
DECL|CAN_ECR_TEC_Msk|macro|CAN_ECR_TEC_Msk
DECL|CAN_ECR_TEC_Pos|macro|CAN_ECR_TEC_Pos
DECL|CAN_ECR|member|__I uint32_t CAN_ECR; /**< \brief (Can Offset: 0x0020) Error Counter Register */
DECL|CAN_IDR_AERR|macro|CAN_IDR_AERR
DECL|CAN_IDR_BERR|macro|CAN_IDR_BERR
DECL|CAN_IDR_BOFF|macro|CAN_IDR_BOFF
DECL|CAN_IDR_CERR|macro|CAN_IDR_CERR
DECL|CAN_IDR_ERRA|macro|CAN_IDR_ERRA
DECL|CAN_IDR_ERRP|macro|CAN_IDR_ERRP
DECL|CAN_IDR_FERR|macro|CAN_IDR_FERR
DECL|CAN_IDR_MB0|macro|CAN_IDR_MB0
DECL|CAN_IDR_MB1|macro|CAN_IDR_MB1
DECL|CAN_IDR_MB2|macro|CAN_IDR_MB2
DECL|CAN_IDR_MB3|macro|CAN_IDR_MB3
DECL|CAN_IDR_MB4|macro|CAN_IDR_MB4
DECL|CAN_IDR_MB5|macro|CAN_IDR_MB5
DECL|CAN_IDR_MB6|macro|CAN_IDR_MB6
DECL|CAN_IDR_MB7|macro|CAN_IDR_MB7
DECL|CAN_IDR_SERR|macro|CAN_IDR_SERR
DECL|CAN_IDR_SLEEP|macro|CAN_IDR_SLEEP
DECL|CAN_IDR_TOVF|macro|CAN_IDR_TOVF
DECL|CAN_IDR_TSTP|macro|CAN_IDR_TSTP
DECL|CAN_IDR_WAKEUP|macro|CAN_IDR_WAKEUP
DECL|CAN_IDR_WARN|macro|CAN_IDR_WARN
DECL|CAN_IDR|member|__O uint32_t CAN_IDR; /**< \brief (Can Offset: 0x0008) Interrupt Disable Register */
DECL|CAN_IER_AERR|macro|CAN_IER_AERR
DECL|CAN_IER_BERR|macro|CAN_IER_BERR
DECL|CAN_IER_BOFF|macro|CAN_IER_BOFF
DECL|CAN_IER_CERR|macro|CAN_IER_CERR
DECL|CAN_IER_ERRA|macro|CAN_IER_ERRA
DECL|CAN_IER_ERRP|macro|CAN_IER_ERRP
DECL|CAN_IER_FERR|macro|CAN_IER_FERR
DECL|CAN_IER_MB0|macro|CAN_IER_MB0
DECL|CAN_IER_MB1|macro|CAN_IER_MB1
DECL|CAN_IER_MB2|macro|CAN_IER_MB2
DECL|CAN_IER_MB3|macro|CAN_IER_MB3
DECL|CAN_IER_MB4|macro|CAN_IER_MB4
DECL|CAN_IER_MB5|macro|CAN_IER_MB5
DECL|CAN_IER_MB6|macro|CAN_IER_MB6
DECL|CAN_IER_MB7|macro|CAN_IER_MB7
DECL|CAN_IER_SERR|macro|CAN_IER_SERR
DECL|CAN_IER_SLEEP|macro|CAN_IER_SLEEP
DECL|CAN_IER_TOVF|macro|CAN_IER_TOVF
DECL|CAN_IER_TSTP|macro|CAN_IER_TSTP
DECL|CAN_IER_WAKEUP|macro|CAN_IER_WAKEUP
DECL|CAN_IER_WARN|macro|CAN_IER_WARN
DECL|CAN_IER|member|__O uint32_t CAN_IER; /**< \brief (Can Offset: 0x0004) Interrupt Enable Register */
DECL|CAN_IMR_AERR|macro|CAN_IMR_AERR
DECL|CAN_IMR_BERR|macro|CAN_IMR_BERR
DECL|CAN_IMR_BOFF|macro|CAN_IMR_BOFF
DECL|CAN_IMR_CERR|macro|CAN_IMR_CERR
DECL|CAN_IMR_ERRA|macro|CAN_IMR_ERRA
DECL|CAN_IMR_ERRP|macro|CAN_IMR_ERRP
DECL|CAN_IMR_FERR|macro|CAN_IMR_FERR
DECL|CAN_IMR_MB0|macro|CAN_IMR_MB0
DECL|CAN_IMR_MB1|macro|CAN_IMR_MB1
DECL|CAN_IMR_MB2|macro|CAN_IMR_MB2
DECL|CAN_IMR_MB3|macro|CAN_IMR_MB3
DECL|CAN_IMR_MB4|macro|CAN_IMR_MB4
DECL|CAN_IMR_MB5|macro|CAN_IMR_MB5
DECL|CAN_IMR_MB6|macro|CAN_IMR_MB6
DECL|CAN_IMR_MB7|macro|CAN_IMR_MB7
DECL|CAN_IMR_SERR|macro|CAN_IMR_SERR
DECL|CAN_IMR_SLEEP|macro|CAN_IMR_SLEEP
DECL|CAN_IMR_TOVF|macro|CAN_IMR_TOVF
DECL|CAN_IMR_TSTP|macro|CAN_IMR_TSTP
DECL|CAN_IMR_WAKEUP|macro|CAN_IMR_WAKEUP
DECL|CAN_IMR_WARN|macro|CAN_IMR_WARN
DECL|CAN_IMR|member|__I uint32_t CAN_IMR; /**< \brief (Can Offset: 0x000C) Interrupt Mask Register */
DECL|CAN_MAM_MIDE|macro|CAN_MAM_MIDE
DECL|CAN_MAM_MIDvA_Msk|macro|CAN_MAM_MIDvA_Msk
DECL|CAN_MAM_MIDvA_Pos|macro|CAN_MAM_MIDvA_Pos
DECL|CAN_MAM_MIDvA|macro|CAN_MAM_MIDvA
DECL|CAN_MAM_MIDvB_Msk|macro|CAN_MAM_MIDvB_Msk
DECL|CAN_MAM_MIDvB_Pos|macro|CAN_MAM_MIDvB_Pos
DECL|CAN_MAM_MIDvB|macro|CAN_MAM_MIDvB
DECL|CAN_MAM|member|__IO uint32_t CAN_MAM; /**< \brief (CanMb Offset: 0x4) Mailbox Acceptance Mask Register */
DECL|CAN_MB|member|CanMb CAN_MB[CANMB_NUMBER]; /**< \brief (Can Offset: 0x200) MB = 0 .. 7 */
DECL|CAN_MCR_MACR|macro|CAN_MCR_MACR
DECL|CAN_MCR_MDLC_Msk|macro|CAN_MCR_MDLC_Msk
DECL|CAN_MCR_MDLC_Pos|macro|CAN_MCR_MDLC_Pos
DECL|CAN_MCR_MDLC|macro|CAN_MCR_MDLC
DECL|CAN_MCR_MRTR|macro|CAN_MCR_MRTR
DECL|CAN_MCR_MTCR|macro|CAN_MCR_MTCR
DECL|CAN_MCR|member|__O uint32_t CAN_MCR; /**< \brief (CanMb Offset: 0x1C) Mailbox Control Register */
DECL|CAN_MDH_MDH_Msk|macro|CAN_MDH_MDH_Msk
DECL|CAN_MDH_MDH_Pos|macro|CAN_MDH_MDH_Pos
DECL|CAN_MDH_MDH|macro|CAN_MDH_MDH
DECL|CAN_MDH|member|__IO uint32_t CAN_MDH; /**< \brief (CanMb Offset: 0x18) Mailbox Data High Register */
DECL|CAN_MDL_MDL_Msk|macro|CAN_MDL_MDL_Msk
DECL|CAN_MDL_MDL_Pos|macro|CAN_MDL_MDL_Pos
DECL|CAN_MDL_MDL|macro|CAN_MDL_MDL
DECL|CAN_MDL|member|__IO uint32_t CAN_MDL; /**< \brief (CanMb Offset: 0x14) Mailbox Data Low Register */
DECL|CAN_MFID_MFID_Msk|macro|CAN_MFID_MFID_Msk
DECL|CAN_MFID_MFID_Pos|macro|CAN_MFID_MFID_Pos
DECL|CAN_MFID|member|__I uint32_t CAN_MFID; /**< \brief (CanMb Offset: 0xC) Mailbox Family ID Register */
DECL|CAN_MID_MIDE|macro|CAN_MID_MIDE
DECL|CAN_MID_MIDvA_Msk|macro|CAN_MID_MIDvA_Msk
DECL|CAN_MID_MIDvA_Pos|macro|CAN_MID_MIDvA_Pos
DECL|CAN_MID_MIDvA|macro|CAN_MID_MIDvA
DECL|CAN_MID_MIDvB_Msk|macro|CAN_MID_MIDvB_Msk
DECL|CAN_MID_MIDvB_Pos|macro|CAN_MID_MIDvB_Pos
DECL|CAN_MID_MIDvB|macro|CAN_MID_MIDvB
DECL|CAN_MID|member|__IO uint32_t CAN_MID; /**< \brief (CanMb Offset: 0x8) Mailbox ID Register */
DECL|CAN_MMR_MOT_MB_CONSUMER|macro|CAN_MMR_MOT_MB_CONSUMER
DECL|CAN_MMR_MOT_MB_DISABLED|macro|CAN_MMR_MOT_MB_DISABLED
DECL|CAN_MMR_MOT_MB_PRODUCER|macro|CAN_MMR_MOT_MB_PRODUCER
DECL|CAN_MMR_MOT_MB_RX_OVERWRITE|macro|CAN_MMR_MOT_MB_RX_OVERWRITE
DECL|CAN_MMR_MOT_MB_RX|macro|CAN_MMR_MOT_MB_RX
DECL|CAN_MMR_MOT_MB_TX|macro|CAN_MMR_MOT_MB_TX
DECL|CAN_MMR_MOT_Msk|macro|CAN_MMR_MOT_Msk
DECL|CAN_MMR_MOT_Pos|macro|CAN_MMR_MOT_Pos
DECL|CAN_MMR_MTIMEMARK_Msk|macro|CAN_MMR_MTIMEMARK_Msk
DECL|CAN_MMR_MTIMEMARK_Pos|macro|CAN_MMR_MTIMEMARK_Pos
DECL|CAN_MMR_MTIMEMARK|macro|CAN_MMR_MTIMEMARK
DECL|CAN_MMR_PRIOR_Msk|macro|CAN_MMR_PRIOR_Msk
DECL|CAN_MMR_PRIOR_Pos|macro|CAN_MMR_PRIOR_Pos
DECL|CAN_MMR_PRIOR|macro|CAN_MMR_PRIOR
DECL|CAN_MMR|member|__IO uint32_t CAN_MMR; /**< \brief (CanMb Offset: 0x0) Mailbox Mode Register */
DECL|CAN_MR_ABM|macro|CAN_MR_ABM
DECL|CAN_MR_CANEN|macro|CAN_MR_CANEN
DECL|CAN_MR_DRPT|macro|CAN_MR_DRPT
DECL|CAN_MR_LPM|macro|CAN_MR_LPM
DECL|CAN_MR_OVL|macro|CAN_MR_OVL
DECL|CAN_MR_RXSYNC_DOUBLE_PN|macro|CAN_MR_RXSYNC_DOUBLE_PN
DECL|CAN_MR_RXSYNC_DOUBLE_PP|macro|CAN_MR_RXSYNC_DOUBLE_PP
DECL|CAN_MR_RXSYNC_Msk|macro|CAN_MR_RXSYNC_Msk
DECL|CAN_MR_RXSYNC_NONE|macro|CAN_MR_RXSYNC_NONE
DECL|CAN_MR_RXSYNC_Pos|macro|CAN_MR_RXSYNC_Pos
DECL|CAN_MR_RXSYNC_SINGLE_P|macro|CAN_MR_RXSYNC_SINGLE_P
DECL|CAN_MR_TEOF|macro|CAN_MR_TEOF
DECL|CAN_MR_TIMFRZ|macro|CAN_MR_TIMFRZ
DECL|CAN_MR_TTM|macro|CAN_MR_TTM
DECL|CAN_MR|member|__IO uint32_t CAN_MR; /**< \brief (Can Offset: 0x0000) Mode Register */
DECL|CAN_MSR_MABT|macro|CAN_MSR_MABT
DECL|CAN_MSR_MDLC_Msk|macro|CAN_MSR_MDLC_Msk
DECL|CAN_MSR_MDLC_Pos|macro|CAN_MSR_MDLC_Pos
DECL|CAN_MSR_MMI|macro|CAN_MSR_MMI
DECL|CAN_MSR_MRDY|macro|CAN_MSR_MRDY
DECL|CAN_MSR_MRTR|macro|CAN_MSR_MRTR
DECL|CAN_MSR_MTIMESTAMP_Msk|macro|CAN_MSR_MTIMESTAMP_Msk
DECL|CAN_MSR_MTIMESTAMP_Pos|macro|CAN_MSR_MTIMESTAMP_Pos
DECL|CAN_MSR|member|__I uint32_t CAN_MSR; /**< \brief (CanMb Offset: 0x10) Mailbox Status Register */
DECL|CAN_SR_AERR|macro|CAN_SR_AERR
DECL|CAN_SR_BERR|macro|CAN_SR_BERR
DECL|CAN_SR_BOFF|macro|CAN_SR_BOFF
DECL|CAN_SR_CERR|macro|CAN_SR_CERR
DECL|CAN_SR_ERRA|macro|CAN_SR_ERRA
DECL|CAN_SR_ERRP|macro|CAN_SR_ERRP
DECL|CAN_SR_FERR|macro|CAN_SR_FERR
DECL|CAN_SR_MB0|macro|CAN_SR_MB0
DECL|CAN_SR_MB1|macro|CAN_SR_MB1
DECL|CAN_SR_MB2|macro|CAN_SR_MB2
DECL|CAN_SR_MB3|macro|CAN_SR_MB3
DECL|CAN_SR_MB4|macro|CAN_SR_MB4
DECL|CAN_SR_MB5|macro|CAN_SR_MB5
DECL|CAN_SR_MB6|macro|CAN_SR_MB6
DECL|CAN_SR_MB7|macro|CAN_SR_MB7
DECL|CAN_SR_OVLSY|macro|CAN_SR_OVLSY
DECL|CAN_SR_RBSY|macro|CAN_SR_RBSY
DECL|CAN_SR_SERR|macro|CAN_SR_SERR
DECL|CAN_SR_SLEEP|macro|CAN_SR_SLEEP
DECL|CAN_SR_TBSY|macro|CAN_SR_TBSY
DECL|CAN_SR_TOVF|macro|CAN_SR_TOVF
DECL|CAN_SR_TSTP|macro|CAN_SR_TSTP
DECL|CAN_SR_WAKEUP|macro|CAN_SR_WAKEUP
DECL|CAN_SR_WARN|macro|CAN_SR_WARN
DECL|CAN_SR|member|__I uint32_t CAN_SR; /**< \brief (Can Offset: 0x0010) Status Register */
DECL|CAN_TCR_MB0|macro|CAN_TCR_MB0
DECL|CAN_TCR_MB1|macro|CAN_TCR_MB1
DECL|CAN_TCR_MB2|macro|CAN_TCR_MB2
DECL|CAN_TCR_MB3|macro|CAN_TCR_MB3
DECL|CAN_TCR_MB4|macro|CAN_TCR_MB4
DECL|CAN_TCR_MB5|macro|CAN_TCR_MB5
DECL|CAN_TCR_MB6|macro|CAN_TCR_MB6
DECL|CAN_TCR_MB7|macro|CAN_TCR_MB7
DECL|CAN_TCR_TIMRST|macro|CAN_TCR_TIMRST
DECL|CAN_TCR|member|__O uint32_t CAN_TCR; /**< \brief (Can Offset: 0x0024) Transfer Command Register */
DECL|CAN_TIMESTP_MTIMESTAMP_Msk|macro|CAN_TIMESTP_MTIMESTAMP_Msk
DECL|CAN_TIMESTP_MTIMESTAMP_Pos|macro|CAN_TIMESTP_MTIMESTAMP_Pos
DECL|CAN_TIMESTP|member|__I uint32_t CAN_TIMESTP; /**< \brief (Can Offset: 0x001C) Timestamp Register */
DECL|CAN_TIM_TIMER_Msk|macro|CAN_TIM_TIMER_Msk
DECL|CAN_TIM_TIMER_Pos|macro|CAN_TIM_TIMER_Pos
DECL|CAN_TIM|member|__I uint32_t CAN_TIM; /**< \brief (Can Offset: 0x0018) Timer Register */
DECL|CAN_WPMR_WPEN|macro|CAN_WPMR_WPEN
DECL|CAN_WPMR_WPKEY_Msk|macro|CAN_WPMR_WPKEY_Msk
DECL|CAN_WPMR_WPKEY_Pos|macro|CAN_WPMR_WPKEY_Pos
DECL|CAN_WPMR_WPKEY|macro|CAN_WPMR_WPKEY
DECL|CAN_WPMR|member|__IO uint32_t CAN_WPMR; /**< \brief (Can Offset: 0x00E4) Write Protect Mode Register */
DECL|CAN_WPSR_WPVSRC_Msk|macro|CAN_WPSR_WPVSRC_Msk
DECL|CAN_WPSR_WPVSRC_Pos|macro|CAN_WPSR_WPVSRC_Pos
DECL|CAN_WPSR_WPVS|macro|CAN_WPSR_WPVS
DECL|CAN_WPSR|member|__I uint32_t CAN_WPSR; /**< \brief (Can Offset: 0x00E8) Write Protect Status Register */
DECL|CanMb|typedef|} CanMb;
DECL|Can|typedef|} Can;
DECL|Reserved1|member|__I uint32_t Reserved1[46];
DECL|Reserved2|member|__I uint32_t Reserved2[69];
DECL|_SAM3XA_CAN_COMPONENT_|macro|_SAM3XA_CAN_COMPONENT_
