<profile>

<section name = "Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'" level="0">
<item name = "Date">Tue May 13 12:46:05 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">HLS_Convolution</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.840 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">142897, 142897, 1.143 ms, 1.143 ms, 142893, 142893, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_39_1_VITIS_LOOP_40_2">142895, 142895, 21, 9, 1, 15876, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 447, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 190, -</column>
<column name="Register">-, -, 460, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln39_1_fu_161_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln39_fu_173_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln40_fu_273_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln47_fu_361_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln51_fu_322_p2">+, 0, 0, 14, 14, 14</column>
<column name="empty_25_fu_237_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_28_fu_258_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_fu_216_p2">+, 0, 0, 71, 64, 64</column>
<column name="sum_2_fu_377_p2">+, 0, 0, 12, 11, 11</column>
<column name="tmp2_fu_227_p2">+, 0, 0, 17, 14, 8</column>
<column name="tmp3_fu_248_p2">+, 0, 0, 17, 14, 9</column>
<column name="sub_ln47_1_fu_367_p2">-, 0, 0, 10, 10, 10</column>
<column name="sub_ln47_fu_289_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln51_fu_313_p2">-, 0, 0, 14, 14, 14</column>
<column name="tmp6_fu_340_p2">-, 0, 0, 14, 9, 9</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln39_fu_155_p2">icmp, 0, 0, 17, 14, 10</column>
<column name="icmp_ln40_fu_179_p2">icmp, 0, 0, 14, 7, 3</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln39_1_fu_193_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln39_fu_185_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 10, 1, 10</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 14, 28</column>
<column name="ap_sig_allocacmp_row_load">9, 2, 7, 14</column>
<column name="col_fu_70">9, 2, 7, 14</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_78">9, 2, 14, 28</column>
<column name="m_axi_gmem_ARADDR">20, 4, 64, 256</column>
<column name="row_fu_74">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln51_reg_487">14, 0, 14, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="col_fu_70">7, 0, 7, 0</column>
<column name="gmem_addr_1_read_1_reg_467">8, 0, 8, 0</column>
<column name="gmem_addr_1_read_reg_462">8, 0, 8, 0</column>
<column name="gmem_addr_1_reg_440">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_1_reg_477">8, 0, 8, 0</column>
<column name="gmem_addr_2_read_reg_472">8, 0, 8, 0</column>
<column name="gmem_addr_2_reg_446">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_457">8, 0, 8, 0</column>
<column name="gmem_addr_reg_434">64, 0, 64, 0</column>
<column name="icmp_ln39_reg_415">1, 0, 1, 0</column>
<column name="icmp_ln39_reg_415_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_78">14, 0, 14, 0</column>
<column name="row_fu_74">7, 0, 7, 0</column>
<column name="select_ln39_1_reg_426">7, 0, 7, 0</column>
<column name="select_ln39_reg_419">7, 0, 7, 0</column>
<column name="sub_ln47_reg_482">9, 0, 9, 0</column>
<column name="sum_2_reg_492">11, 0, 11, 0</column>
<column name="sum_reg_452">8, 0, 8, 0</column>
<column name="select_ln39_1_reg_426">64, 32, 7, 0</column>
<column name="select_ln39_reg_419">64, 32, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 11, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="out_image_x_address0">out, 14, ap_memory, out_image_x, array</column>
<column name="out_image_x_ce0">out, 1, ap_memory, out_image_x, array</column>
<column name="out_image_x_we0">out, 1, ap_memory, out_image_x, array</column>
<column name="out_image_x_d0">out, 11, ap_memory, out_image_x, array</column>
<column name="in_image">in, 64, ap_none, in_image, scalar</column>
</table>
</item>
</section>
</profile>
