/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 * Copyright 2017 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"

/ {
	model = "Engicam MicroGEA MX6ULL SOM Starterkit";
    compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x4000000>;
			linux,cma-default;
		};
	};
	

	gpio_export {
		compatible = "gpio-export";
		#size-cells = <0>;
	
		DISP0_PWD {
			gpio-export,name = "DISP0_PWD";
			gpio-export,output = <1>;
			gpios = <&gpio5 2 0>;
		};	

		LCD_ALIM_EN {
			gpio-export,name = "LCD_ALIM_EN";
			gpio-export,output = <1>;
			gpios = <&gpio2 8 0>;
		};	

		ETH_ALIM_EN {
			gpio-export,name = "ETH_ALIM_EN";
			gpio-export,output = <1>;
			gpios = <&gpio4 14 0>;
		};	

		GPIO1_IO09_LED {
			gpio-export,name = "GPIO1_IO09_LED";
			gpio-export,output = <1>;
			gpios = <&gpio1 9 0>;
		};	

		UMTS_EN {
			gpio-export,name = "UMTS_EN";
			gpio-export,output = <1>;
			gpios = <&gpio1 2 0>;
		};	

		UMTS_RESET {
			gpio-export,name = "UMTS_RESET";
			gpio-export,output = <1>;
			gpios = <&gpio1 25 0>;
		};	

		UMTS_ON {
			gpio-export,name = "UMTS_ON";
			gpio-export,output = <0>;
			gpios = <&gpio5 5 0>;
		};	

		UMTS_STOP {
			gpio-export,name = "UMTS_STOP";
			gpio-export,output = <0>;
			gpios = <&gpio4 26 0>;
		};	

		DISP_BIT_MODE {
			gpio-export,name = "DISP_BIT_MODE";
			gpio-export,output = <0>;
			gpios = <&gpio2 9 0>;
		};
		
		TEST {
			gpio-export,name = "TEST";
			gpio-export,output = <1>;
			gpios = <&gpio2 7 1>;
		};
	};


    backlight {
        compatible = "pwm-backlight";
        pwms = <&pwm8 0 100000>;
        brightness-levels = < 0  1  2  3  4  5  6  7  8  9
                    10 11 12 13 14 15 16 17 18 19
                    20 21 22 23 24 25 26 27 28 29
                    30 31 32 33 34 35 36 37 38 39
                    40 41 42 43 44 45 46 47 48 49
                    50 51 52 53 54 55 56 57 58 59
                    60 61 62 63 64 65 66 67 68 69
                    70 71 72 73 74 75 76 77 78 79
                    80 81 82 83 84 85 86 87 88 89
                    90 91 92 93 94 95 96 97 98 99
                    100>;
        default-brightness-level = <100>;
        status = "okay";
    };


	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_out_3v3: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "out-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		reg_out_1v8: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "out-1v8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
		};
		
		wlreg_on: fixedregulator@100 {
			compatible = "regulator-fixed";
			regulator-name = "wlreg_on";
			gpio = <&gpio5 0 0>;
			startup-delay-us = <100>;
			enable-active-high;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		btreg_on: fixedregulator@200 {
			compatible = "regulator-fixed";
			regulator-name = "btreg_on";
			gpio = <&gpio5 1 0>;
			startup-delay-us = <100>;
			enable-active-high;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};
};	


&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand_1>;
	status = "okay";
	fsl,legacy-bch-geometry;
	nand-on-flash-bbt;
};

&cpu0 {
	/*
	 * on i.MX6ULL, no separated VDD_ARM_IN and VDD_SOC_IN,
	 * to align with other platform and use the same cpufreq
	 * driver, still use the separated OPP define for arm
	 * and soc.
	 */
	operating-points = <
		/* kHz	uV */
		792000  1225000
		396000	1175000
		198000	1175000
	>;
	fsl,soc-operating-points = <
		/* KHz	uV */
		792000  1225000
		396000	1175000
		198000	1175000
	>;
	fsl,arm-soc-shared = <1>;
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	local-mac-address = [00 04 9F 01 1B B9];
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};
	};

};


&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_out_3v3>;
	status = "okay";
};


&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <1>;
};


&i2c2 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl>;
	display = <&display0>;
	status = "okay";

	display0: display {
		bits-per-pixel = <32>;
		bus-width = <24>;

		display-timings {
                native-mode = <&timing1>;
                timing1: hsd100pxn1 {
                clock-frequency = <50000000>;
                hactive = <1024>;
                vactive = <600>;
                hback-porch = <150>;
                hfront-porch = <150>;
                vback-porch = <10>;
                vfront-porch = <10>;
                hsync-len = <20>;
                vsync-len = <15>;
                hsync-active = <0>;
                vsync-active = <0>;
                de-active = <1>;
                pixelclk-active = <0>;
                };
        };
	};
};


&pwm8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm8>;
	status = "okay";
};

&pxp {
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19  	0x17059 /*CD sdhc1 */
				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 	0x1b0b0 /* DISP0_PWD */
				MX6UL_PAD_ENET2_RX_DATA0__GPIO2_IO08 	0x1b0b0 /* LCD_ALIM_EN */
				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00   	0x1b0b0 /* WL_REF_ON */
				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01   	0x1b0b0 /* BT_REF_ON */
				MX6UL_PAD_NAND_CE1_B__GPIO4_IO14   	0x1b0b0 /* ETH_ALIM_EN */
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09   	0x1b0b0 /*GPIO1_IO09_LED*/
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0x1b0b0 /*UMTS_EN*/  
				MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25	0x1b0b0 /*UMTS_RESET*/
				MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	0x1b0b0 /*UMTS_ON*/
				MX6UL_PAD_CSI_DATA05__GPIO4_IO26	0x1b0b0 /*UMTS_STOP*/
				MX6UL_PAD_ENET2_RX_DATA1__GPIO2_IO09    0x1b0b0 /*DISP_BIT_MODE*/
				MX6UL_PAD_JTAG_TMS__GPIO1_IO11          0x1b0b0 /*MCLK AUDIO*/
			>;
		};
		
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15	0x1b0b0		/* ENET_nRST */
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_GPIO1_IO05__ENET2_REF_CLK2	0x4001b031
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
			>;
		};


		pinctrl_gpmi_nand_1: gpmi-nand-1 {
			fsl,pins = <
				MX6UL_PAD_NAND_CLE__RAWNAND_CLE         0xb0b1
				MX6UL_PAD_NAND_ALE__RAWNAND_ALE         0xb0b1
				MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B       0xb0b1
				MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb000
				MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B     0xb0b1
				MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B       0xb0b1
				MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B       0xb0b1
				MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00   0xb0b1
				MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01   0xb0b1
				MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02   0xb0b1
				MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03   0xb0b1
				MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04   0xb0b1
				MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05   0xb0b1
				MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06   0xb0b1
				MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07   0xb0b1
			>;
		};

		pinctrl_lcdif_dat: lcdifdatgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79
				MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x79
				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79
				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79
				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79
				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79
				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79
				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79
				MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x79
				MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x79
				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79
				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79
				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79
				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79
				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79
				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79
				MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x79
				MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x79
				MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  0x79
				MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  0x79
				MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  0x79
				MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  0x79
				MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  0x79
				MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  0x79
			>;
		};

		pinctrl_lcdif_ctrl: lcdifctrlgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x79
				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79
				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79
				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79
			>;
		};

		pinctrl_pwm8: pwm8grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_ER__PWM8_OUT   0x110b0
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
				MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS	0x1b0b1
			>;
		};
		
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX 0x1b0b1
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX 0x1b0b1
				MX6ULL_PAD_UART5_RX_DATA__UART5_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart8: uart8grp {
				fsl,pins = <
				MX6UL_PAD_ENET2_RX_ER__UART8_DCE_RTS	0x1b0b1
				MX6UL_PAD_ENET2_TX_CLK__UART8_DCE_CTS	0x1b0b1
				MX6UL_PAD_ENET2_TX_EN__UART8_DCE_RX	0x1b0b1
				MX6UL_PAD_ENET2_TX_DATA1__UART8_DCE_TX	0x1b0b1
			>;
		};

		pinctrl_uart2dte: uart2dtegrp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART2_DTE_CTS	0x1b0b1
				MX6UL_PAD_UART3_TX_DATA__UART2_DTE_RTS	0x1b0b1
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10059
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x10051
				MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x17058
				MX6UL_PAD_CSI_DATA00__USDHC2_DATA0  0x17058
				MX6UL_PAD_CSI_DATA01__USDHC2_DATA1  0x17058
				MX6UL_PAD_CSI_DATA02__USDHC2_DATA2  0x17058
				MX6UL_PAD_CSI_DATA03__USDHC2_DATA3  0x17058
			>;
		};


		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_PIXCLK__I2C1_SCL 0x4001b8b0
				MX6UL_PAD_CSI_MCLK__I2C1_SDA 0x4001b8b0
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__I2C2_SCL 0x4001b8b0
				MX6UL_PAD_GPIO1_IO01__I2C2_SDA 0x4001b8b0
			>;
		};

		pinctrl_ecspi: ecspigrp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK      	0x70a1
				MX6UL_PAD_CSI_DATA05__ECSPI1_SS0 	0x70a1
				MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI   	0x70a1
				MX6UL_PAD_CSI_DATA07__ECSPI1_MISO   	0x70a1
			>;
		};

		pinctrl_sai2: sai2grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x130b0
				MX6UL_PAD_JTAG_TMS__CCM_CLKO1		0x4001b031
				MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088
				MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088
				MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x120b0
			>;
		};

	};
};



&iomuxc {
        touchpanel{
                pinctrl_goodix:  goodixgrp  {
                        fsl,pins = <
                                MX6UL_PAD_GPIO1_IO08__GPIO1_IO08 0x1b0b0 /*interrupt*/ 
                                MX6UL_PAD_LCD_RESET__GPIO3_IO04  0x1b0b0 /*reset edt*/
                        >;
                };
    };
};


&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&uart8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart8>;
	vmmc-supply = <&btreg_on>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&usbotg1 {
	dr_mode = "host";
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	status = "okay";
};


&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	max-frequency = <25000000>;
	bus-width = <4>;
	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_out_3v3>;
	enable-sdio-wakeup;
	keep-power-in-suspend;
	status = "okay";
};


&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	max-frequency = <20000000>;
	no-1-8-v;
	non-removable;
	vmmc-supply = <&wlreg_on>;
	status = "okay";
};

&wdog1 {
	fsl,wdog_b;
};


&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	rtc: pcf8523@68 {
		compatible = "nxp,pcf8523";
		reg = <0x68>;
	};

	lm75a@49 {
		compatible = "lm75a";
		reg = <0x49>;
	};

};

&i2c2 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
	
	polytouch: edt-ft5x26@38 {
		compatible = "edt,edt-ft5x26";
		reg = <0x38>;
		pinctrl-names = "default";		
		pinctrl-0 = <&pinctrl_edt_ft5x26>;
		interrupt-parent = <&gpio1>;
		interrupts = <8 0>;	
		reset-gpios = <&gpio3 4 1>;
	};
};

&iomuxc {
	touchpanel{
		pinctrl_edt_ft5x26:  edt-ft5x26grp  {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08 0x1b0b0 /*interrupt*/ 
				MX6UL_PAD_LCD_RESET__GPIO3_IO04 0x1b0b0 /*reset edt*/
			>;
		};
	};
};
