<!doctype html>
<head>
<meta charset="utf-8">
<title>ich10_bridge</title>
<link rel="stylesheet" href="../simics.css">
<script src="../page-script.js"></script>
</head>
<div class="chain">
<a href="rm-class-auto_apic_bus.html">auto_apic_bus</a>
<a href="rm-class-ich10_cf9.html">ich10_cf9</a>
</div>
<div class="path">
<a href="index.html">Quick-Start Platform x86 Reference Manual</a>
&nbsp;/&nbsp;
<a href="rm-classes.html">3 Classes</a>
&nbsp;/&nbsp;</div><h1 id="ich10_bridge"><a href="#ich10_bridge">ich10_bridge</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="description">
<a href="#description">Description</a>
</h2>
DMI (Direct Media Interface) to PCI unit in Intel® ICH10.
<h2 id="interfaces-implemented">
<a href="#interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, bridge, io_memory, pci_bridge, pci_device, pci_express, pci_upstream, translate
<h2 id="notifiers">
<a href="#notifiers">Notifiers</a>
</h2>
<dl>
<dt id="dt:cell-change"><a href="#dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="dt:object-delete"><a href="#dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="dt:queue-change"><a href="#dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="port-objects">
<a href="#port-objects">Port Objects</a>
</h2>
<dl>
<dt id="dt:bank-outbound_io1"><a href="#dt:bank-outbound_io1">bank.outbound_io1</a></dt>
<dd>
<a href="rm-class-ich10_bridge.html#ich10_bridge.outbound_io1">ich10_bridge.outbound_io1</a>
</dd>
<dt id="dt:bank-outbound_io2"><a href="#dt:bank-outbound_io2">bank.outbound_io2</a></dt>
<dd>
<a href="rm-class-ich10_bridge.html#ich10_bridge.outbound_io2">ich10_bridge.outbound_io2</a>
</dd>
<dt id="dt:bank-outbound_mem1"><a href="#dt:bank-outbound_mem1">bank.outbound_mem1</a></dt>
<dd>
<a href="rm-class-ich10_bridge.html#ich10_bridge.outbound_mem1">ich10_bridge.outbound_mem1</a>
</dd>
<dt id="dt:bank-outbound_mem2"><a href="#dt:bank-outbound_mem2">bank.outbound_mem2</a></dt>
<dd>
<a href="rm-class-ich10_bridge.html#ich10_bridge.outbound_mem2">ich10_bridge.outbound_mem2</a>
</dd>
<dt id="dt:bank-outbound_mem3"><a href="#dt:bank-outbound_mem3">bank.outbound_mem3</a></dt>
<dd>
<a href="rm-class-ich10_bridge.html#ich10_bridge.outbound_mem3">ich10_bridge.outbound_mem3</a>
</dd>
<dt id="dt:bank-pci_config"><a href="#dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="rm-class-ich10_bridge.html#ich10_bridge.pci_config">ich10_bridge.pci_config</a>
</dd>
<dt id="dt:port-pltrst"><a href="#dt:port-pltrst">port.pltrst</a></dt>
<dd>
<a href="rm-class-ich10_bridge.html#ich10_bridge.pltrst">ich10_bridge.pltrst</a>
</dd>
</dl>
<h2 id="commands-for-this-class">
<a href="#commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="rm-cmd-ich10_bridge.info.html">info</a>
 – print information about the object</li>
<li>
<a href="rm-cmd-ich10_bridge.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="attributes">
<a href="#attributes">Attributes</a>
</h2>
<dl>
<dt id="dt:config_registers"><a href="#dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="dt:expansion_rom_size"><a href="#dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="dt:mapping_setup"><a href="#dt:mapping_setup">
<i>mapping_setup</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{15}]</code>
<br>Attributes for the different bridge mappings: io-memory up/down, memory up/down, prefetchable memory down: (<i>io_down.priority</i>, <i>io_down.align_size</i>, <i>io_down.endian</i>, <i>mem_down.priority</i>, <i>mem_down.align_size</i>, <i>mem_down.endian</i>, <i>pref_down.priority</i>, <i>pref_down.align_size</i>, <i>pref_down.endian</i>, <i>io_up.priority</i>, <i>io_up.align_size</i>, <i>io_up.endian</i>, <i>mem_up.priority</i>, <i>mem_up.align_size</i>, <i>mem_up.endian</i>)</dd>
<dt id="dt:pci_bus"><a href="#dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
<dt id="dt:secondary_bus"><a href="#dt:secondary_bus">
<i>secondary_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Secondary bus
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_downstream</tt>.</p></dd>
</dl>
<h2 id="provided-by">
<a href="#provided-by">Provided By</a>
</h2>
<a href="mod.ICH10.html">ICH10</a>
</section>
<h2 id="ich10_bridge.outbound_io1"><a href="#ich10_bridge.outbound_io1">ich10_bridge.outbound_io1</a></h2>
<h2 id="ich10_bridge.outbound_io2"><a href="#ich10_bridge.outbound_io2">ich10_bridge.outbound_io2</a></h2>
<h2 id="ich10_bridge.outbound_mem1"><a href="#ich10_bridge.outbound_mem1">ich10_bridge.outbound_mem1</a></h2>
<h2 id="ich10_bridge.outbound_mem2"><a href="#ich10_bridge.outbound_mem2">ich10_bridge.outbound_mem2</a></h2>
<h2 id="ich10_bridge.outbound_mem3"><a href="#ich10_bridge.outbound_mem3">ich10_bridge.outbound_mem3</a></h2>
<h2 id="ich10_bridge.pci_config"><a href="#ich10_bridge.pci_config">ich10_bridge.pci_config</a></h2>
<h2 id="ich10_bridge.pltrst"><a href="#ich10_bridge.pltrst">ich10_bridge.pltrst</a></h2>
<div class="chain">
<a href="rm-class-auto_apic_bus.html">auto_apic_bus</a>
<a href="rm-class-ich10_cf9.html">ich10_cf9</a>
</div>