$date
	Wed Sep 14 11:11:32 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0041 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 " clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#12
1"
1!
#24
0"
0!
#36
1"
1!
#48
0"
0!
#60
1"
1!
#72
0"
0!
#84
1"
1!
#96
0"
0!
#108
1"
1!
#120
0"
0!
#132
1"
1!
#144
0"
0!
#156
1"
1!
#168
0"
0!
#180
1"
1!
#192
0"
0!
#204
1"
1!
#216
0"
0!
#228
1"
1!
#240
0"
0!
#252
1"
1!
#264
0"
0!
#276
1"
1!
#288
0"
0!
#300
1"
1!
#312
0"
0!
#324
1"
1!
#336
0"
0!
#348
1"
1!
#360
0"
0!
#372
1"
1!
#384
0"
0!
#396
1"
1!
#408
0"
0!
#420
1"
1!
#432
0"
0!
#444
1"
1!
#456
0"
0!
#468
1"
1!
#480
0"
0!
