--
--	Conversion of Manchester encoder-decoder.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Sep 15 09:42:46 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__DInN_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__DInN_net_0 : bit;
TERMINAL Net_58 : bit;
SIGNAL tmpIO_0__DInN_net_0 : bit;
TERMINAL tmpSIOVREF__DInN_net_0 : bit;
TERMINAL Net_53 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__DInN_net_0 : bit;
TERMINAL Net_54 : bit;
TERMINAL Net_43 : bit;
TERMINAL Net_73 : bit;
TERMINAL Net_10739 : bit;
SIGNAL \Comp_2:clock\ : bit;
SIGNAL \Comp_2:Net_1\ : bit;
SIGNAL n124 : bit;
SIGNAL \Comp_2:Net_9\ : bit;
SIGNAL tmpOE__Vout_1_net_0 : bit;
SIGNAL tmpFB_0__Vout_1_net_0 : bit;
TERMINAL Net_63 : bit;
SIGNAL tmpIO_0__Vout_1_net_0 : bit;
TERMINAL tmpSIOVREF__Vout_1_net_0 : bit;
TERMINAL Net_70 : bit;
SIGNAL tmpINTERRUPT_0__Vout_1_net_0 : bit;
SIGNAL tmpOE__DInP_net_0 : bit;
SIGNAL tmpFB_0__DInP_net_0 : bit;
SIGNAL tmpIO_0__DInP_net_0 : bit;
TERMINAL tmpSIOVREF__DInP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DInP_net_0 : bit;
SIGNAL \Comp_1:clock\ : bit;
SIGNAL \Comp_1:Net_1\ : bit;
SIGNAL n123 : bit;
SIGNAL \Comp_1:Net_9\ : bit;
TERMINAL Net_7061 : bit;
TERMINAL Net_7062 : bit;
TERMINAL Net_7063 : bit;
SIGNAL \VDAC8_1:Net_83\ : bit;
SIGNAL \VDAC8_1:Net_81\ : bit;
SIGNAL \VDAC8_1:Net_82\ : bit;
TERMINAL \VDAC8_1:Net_77\ : bit;
TERMINAL \Opamp_1:Net_29\ : bit;
SIGNAL FrameRX_1 : bit;
SIGNAL Data_0 : bit;
SIGNAL Net_110 : bit;
SIGNAL Net_10449 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_7070 : bit;
SIGNAL \GlitchFilter_1:op_clk\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:sample\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:and_term\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:last_state\ : bit;
SIGNAL Data_sync_0 : bit;
SIGNAL Net_9581 : bit;
SIGNAL \FrameAllow:clk\ : bit;
SIGNAL \FrameAllow:rst\ : bit;
SIGNAL Net_7248 : bit;
SIGNAL \FrameAllow:control_out_0\ : bit;
SIGNAL Net_10584 : bit;
SIGNAL \FrameAllow:control_out_1\ : bit;
SIGNAL Net_10593 : bit;
SIGNAL \FrameAllow:control_out_2\ : bit;
SIGNAL Net_10585 : bit;
SIGNAL \FrameAllow:control_out_3\ : bit;
SIGNAL Net_10587 : bit;
SIGNAL \FrameAllow:control_out_4\ : bit;
SIGNAL Net_10588 : bit;
SIGNAL \FrameAllow:control_out_5\ : bit;
SIGNAL Net_10589 : bit;
SIGNAL \FrameAllow:control_out_6\ : bit;
SIGNAL Net_10590 : bit;
SIGNAL \FrameAllow:control_out_7\ : bit;
SIGNAL \FrameAllow:control_7\ : bit;
SIGNAL \FrameAllow:control_6\ : bit;
SIGNAL \FrameAllow:control_5\ : bit;
SIGNAL \FrameAllow:control_4\ : bit;
SIGNAL \FrameAllow:control_3\ : bit;
SIGNAL \FrameAllow:control_2\ : bit;
SIGNAL \FrameAllow:control_1\ : bit;
SIGNAL \FrameAllow:control_0\ : bit;
SIGNAL S : bit;
SIGNAL Net_10649 : bit;
SIGNAL Net_10749 : bit;
SIGNAL Net_1485 : bit;
SIGNAL Net_10124 : bit;
SIGNAL Net_3005 : bit;
SIGNAL \Waiter:Net_43\ : bit;
SIGNAL Net_3002 : bit;
SIGNAL \Waiter:Net_49\ : bit;
SIGNAL \Waiter:Net_82\ : bit;
SIGNAL \Waiter:Net_89\ : bit;
SIGNAL \Waiter:Net_95\ : bit;
SIGNAL \Waiter:Net_91\ : bit;
SIGNAL \Waiter:Net_102\ : bit;
SIGNAL Net_10842 : bit;
SIGNAL \Waiter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Waiter:CounterUDB:control_7\ : bit;
SIGNAL \Waiter:CounterUDB:control_6\ : bit;
SIGNAL \Waiter:CounterUDB:control_5\ : bit;
SIGNAL \Waiter:CounterUDB:control_4\ : bit;
SIGNAL \Waiter:CounterUDB:control_3\ : bit;
SIGNAL \Waiter:CounterUDB:control_2\ : bit;
SIGNAL \Waiter:CounterUDB:control_1\ : bit;
SIGNAL \Waiter:CounterUDB:control_0\ : bit;
SIGNAL \Waiter:CounterUDB:prevCapture\ : bit;
SIGNAL \Waiter:CounterUDB:capt_rising\ : bit;
SIGNAL \Waiter:CounterUDB:capt_falling\ : bit;
SIGNAL \Waiter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Waiter:CounterUDB:hwCapture\ : bit;
SIGNAL \Waiter:CounterUDB:reload\ : bit;
SIGNAL \Waiter:CounterUDB:final_enable\ : bit;
SIGNAL \Waiter:CounterUDB:counter_enable\ : bit;
SIGNAL \Waiter:CounterUDB:status_0\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Waiter:CounterUDB:status_1\ : bit;
SIGNAL \Waiter:CounterUDB:per_zero\ : bit;
SIGNAL \Waiter:CounterUDB:status_2\ : bit;
SIGNAL \Waiter:CounterUDB:overflow_status\ : bit;
SIGNAL \Waiter:CounterUDB:status_3\ : bit;
SIGNAL \Waiter:CounterUDB:underflow_status\ : bit;
SIGNAL \Waiter:CounterUDB:status_4\ : bit;
SIGNAL \Waiter:CounterUDB:status_5\ : bit;
SIGNAL \Waiter:CounterUDB:fifo_full\ : bit;
SIGNAL \Waiter:CounterUDB:status_6\ : bit;
SIGNAL \Waiter:CounterUDB:fifo_nempty\ : bit;
SIGNAL Net_10779 : bit;
SIGNAL \Waiter:CounterUDB:overflow\ : bit;
SIGNAL \Waiter:CounterUDB:dp_dir\ : bit;
SIGNAL \Waiter:CounterUDB:per_equal\ : bit;
SIGNAL \Waiter:CounterUDB:underflow\ : bit;
SIGNAL \Waiter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Waiter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Waiter:CounterUDB:tc_i\ : bit;
SIGNAL \Waiter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_less\ : bit;
SIGNAL \Waiter:CounterUDB:prevCompare\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_3003 : bit;
SIGNAL \Waiter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_4484 : bit;
SIGNAL \Waiter:CounterUDB:count_enable\ : bit;
SIGNAL \Waiter:CounterUDB:reload_tc\ : bit;
SIGNAL \Waiter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Waiter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Waiter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Waiter:CounterUDB:nc42\ : bit;
SIGNAL \Waiter:CounterUDB:per_FF\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL cydff_2 : bit;
SIGNAL Net_5249 : bit;
SIGNAL cydff_2R : bit;
SIGNAL cydff_2S : bit;
SIGNAL Net_5580 : bit;
SIGNAL Net_10771 : bit;
SIGNAL Net_7125 : bit;
SIGNAL \BitCounterDec:Net_43\ : bit;
SIGNAL Net_7122 : bit;
SIGNAL \BitCounterDec:Net_49\ : bit;
SIGNAL \BitCounterDec:Net_82\ : bit;
SIGNAL \BitCounterDec:Net_89\ : bit;
SIGNAL \BitCounterDec:Net_95\ : bit;
SIGNAL \BitCounterDec:Net_91\ : bit;
SIGNAL \BitCounterDec:Net_102\ : bit;
SIGNAL Net_10862 : bit;
SIGNAL \BitCounterDec:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \BitCounterDec:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_7\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_6\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_5\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_4\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_3\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_2\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_1\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_0\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_enable\ : bit;
SIGNAL \BitCounterDec:CounterUDB:prevCapture\ : bit;
SIGNAL \BitCounterDec:CounterUDB:capt_rising\ : bit;
SIGNAL \BitCounterDec:CounterUDB:capt_falling\ : bit;
SIGNAL \BitCounterDec:CounterUDB:capt_either_edge\ : bit;
SIGNAL \BitCounterDec:CounterUDB:hwCapture\ : bit;
SIGNAL \BitCounterDec:CounterUDB:reload\ : bit;
SIGNAL \BitCounterDec:CounterUDB:reload_tc\ : bit;
SIGNAL \BitCounterDec:CounterUDB:final_enable\ : bit;
SIGNAL \BitCounterDec:CounterUDB:counter_enable\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_0\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_out_status\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_1\ : bit;
SIGNAL \BitCounterDec:CounterUDB:per_zero\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_2\ : bit;
SIGNAL \BitCounterDec:CounterUDB:overflow_status\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_3\ : bit;
SIGNAL \BitCounterDec:CounterUDB:underflow_status\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_4\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_5\ : bit;
SIGNAL \BitCounterDec:CounterUDB:fifo_full\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_6\ : bit;
SIGNAL \BitCounterDec:CounterUDB:fifo_nempty\ : bit;
SIGNAL \BitCounterDec:CounterUDB:overflow\ : bit;
SIGNAL \BitCounterDec:CounterUDB:dp_dir\ : bit;
SIGNAL \BitCounterDec:CounterUDB:per_equal\ : bit;
SIGNAL \BitCounterDec:CounterUDB:underflow\ : bit;
SIGNAL \BitCounterDec:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:tc_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:tc_reg_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_out_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_less\ : bit;
SIGNAL \BitCounterDec:CounterUDB:prevCompare\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_7164 : bit;
SIGNAL \BitCounterDec:CounterUDB:count_stored_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:count_enable\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cs_addr_2\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cs_addr_1\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cs_addr_0\ : bit;
SIGNAL \BitCounterDec:CounterUDB:nc42\ : bit;
SIGNAL \BitCounterDec:CounterUDB:per_FF\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_equal\ : bit;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:Net_350\ : bit;
SIGNAL \RecieveShiftReg:Net_1\ : bit;
SIGNAL \RecieveShiftReg:Net_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:ctrl_clk_enable\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:ctrl_f0_full\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:clk_fin\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_7\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_6\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_5\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_4\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:final_load\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_blk_stat_final\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_4\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_bus_stat_final\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_5\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_blk_stat_final\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_6\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_7168 : bit;
SIGNAL \RecieveShiftReg:bSR:load_reg\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:reset\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:so_32_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:so_32_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:so_32_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:so_32_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_7167 : bit;
SIGNAL Net_3360 : bit;
SIGNAL Net_1463 : bit;
SIGNAL Net_10511 : bit;
SIGNAL Net_2241 : bit;
SIGNAL tmpOE__DOut1P_net_0 : bit;
SIGNAL My_wire_1 : bit;
SIGNAL tmpFB_0__DOut1P_net_0 : bit;
SIGNAL tmpIO_0__DOut1P_net_0 : bit;
TERMINAL tmpSIOVREF__DOut1P_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut1P_net_0 : bit;
SIGNAL Net_3004 : bit;
SIGNAL \GlitchFilter_6:op_clk\ : bit;
SIGNAL \GlitchFilter_6:state_0\ : bit;
SIGNAL \GlitchFilter_6:counter_done_0\ : bit;
SIGNAL Frame_clear_1 : bit;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cs_addr_2\ : bit;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ce0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ce0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cl0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cl0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ff0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ff0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ce1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ce1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cl1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cl1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:z1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:z1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ff1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ff1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ov_msb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ov_msb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:co_msb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:co_msb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cmsb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cmsb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:so\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:so\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ce0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cl0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:z0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:z0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ff0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ce1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cl1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:z1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:z1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ff1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:co_msb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cmsb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:so_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:so_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL preouts_0 : bit;
SIGNAL preouts_2 : bit;
SIGNAL preouts_1 : bit;
SIGNAL \GlitchFilter_3:op_clk\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_1\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_0\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:last_state\ : bit;
SIGNAL My_wire_0 : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:samples_1\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:samples_0\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:last_state\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:samples_1\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:samples_0\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:last_state\ : bit;
SIGNAL My_wire_2 : bit;
SIGNAL tmpOE__EN1_net_0 : bit;
SIGNAL tmpFB_0__EN1_net_0 : bit;
SIGNAL tmpIO_0__EN1_net_0 : bit;
TERMINAL tmpSIOVREF__EN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EN1_net_0 : bit;
SIGNAL tmpOE__DOut1N_net_0 : bit;
SIGNAL tmpFB_0__DOut1N_net_0 : bit;
SIGNAL tmpIO_0__DOut1N_net_0 : bit;
TERMINAL tmpSIOVREF__DOut1N_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut1N_net_0 : bit;
SIGNAL Net_7404 : bit;
SIGNAL \TransmitShiftReg:Net_350\ : bit;
SIGNAL \TransmitShiftReg:Net_2\ : bit;
SIGNAL \TransmitShiftReg:Net_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:ctrl_clk_enable\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:ctrl_f0_full\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:clk_fin\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_7\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_6\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_5\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_4\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:final_load\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_4\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_5\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_6\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_10480 : bit;
SIGNAL \TransmitShiftReg:bSR:load_reg\ : bit;
SIGNAL Net_10625 : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:reset\ : bit;
SIGNAL \TransmitShiftReg:bSR:store\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL cydff_12 : bit;
SIGNAL cydff_12R : bit;
SIGNAL cydff_12S : bit;
SIGNAL Net_10110 : bit;
SIGNAL Net_10679 : bit;
SIGNAL Net_10457 : bit;
SIGNAL \StartTransmit:clk\ : bit;
SIGNAL \StartTransmit:rst\ : bit;
SIGNAL Net_11447 : bit;
SIGNAL \StartTransmit:control_out_0\ : bit;
SIGNAL Net_11342 : bit;
SIGNAL \StartTransmit:control_out_1\ : bit;
SIGNAL Net_11343 : bit;
SIGNAL \StartTransmit:control_out_2\ : bit;
SIGNAL Net_11344 : bit;
SIGNAL \StartTransmit:control_out_3\ : bit;
SIGNAL Net_11345 : bit;
SIGNAL \StartTransmit:control_out_4\ : bit;
SIGNAL Net_11346 : bit;
SIGNAL \StartTransmit:control_out_5\ : bit;
SIGNAL Net_11347 : bit;
SIGNAL \StartTransmit:control_out_6\ : bit;
SIGNAL Net_11348 : bit;
SIGNAL \StartTransmit:control_out_7\ : bit;
SIGNAL \StartTransmit:control_7\ : bit;
SIGNAL \StartTransmit:control_6\ : bit;
SIGNAL \StartTransmit:control_5\ : bit;
SIGNAL \StartTransmit:control_4\ : bit;
SIGNAL \StartTransmit:control_3\ : bit;
SIGNAL \StartTransmit:control_2\ : bit;
SIGNAL \StartTransmit:control_1\ : bit;
SIGNAL \StartTransmit:control_0\ : bit;
SIGNAL Net_10452 : bit;
SIGNAL \BitCounterEnc:Net_43\ : bit;
SIGNAL Net_10667 : bit;
SIGNAL \BitCounterEnc:Net_49\ : bit;
SIGNAL \BitCounterEnc:Net_82\ : bit;
SIGNAL \BitCounterEnc:Net_89\ : bit;
SIGNAL \BitCounterEnc:Net_95\ : bit;
SIGNAL \BitCounterEnc:Net_91\ : bit;
SIGNAL \BitCounterEnc:Net_102\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_7\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_6\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_5\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_4\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_3\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCapture\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_rising\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_falling\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_either_edge\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:hwCapture\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reload\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reload_tc\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:final_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:counter_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_zero\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_3\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_4\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_5\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:fifo_full\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_6\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:fifo_nempty\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reset\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:dp_dir\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_equal\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_less\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCompare\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_stored_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:nc42\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_FF\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_equal\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL cydff_11 : bit;
SIGNAL cydff_11R : bit;
SIGNAL cydff_11S : bit;
SIGNAL Net_10896 : bit;
SIGNAL cydff_5 : bit;
SIGNAL Net_1037 : bit;
SIGNAL cydff_5R : bit;
SIGNAL cydff_5S : bit;
SIGNAL Net_1453 : bit;
SIGNAL cydff_6 : bit;
SIGNAL Net_10720 : bit;
SIGNAL cydff_6R : bit;
SIGNAL cydff_6S : bit;
SIGNAL cydff_8 : bit;
SIGNAL Net_10731 : bit;
SIGNAL cydff_8R : bit;
SIGNAL cydff_8S : bit;
SIGNAL Net_10696 : bit;
SIGNAL cydff_3 : bit;
SIGNAL Net_10746 : bit;
SIGNAL cydff_3R : bit;
SIGNAL cydff_3S : bit;
SIGNAL \StartButton_1:status_0\ : bit;
SIGNAL Net_11125 : bit;
SIGNAL \StartButton_1:status_1\ : bit;
SIGNAL \StartButton_1:status_2\ : bit;
SIGNAL \StartButton_1:status_3\ : bit;
SIGNAL \StartButton_1:status_4\ : bit;
SIGNAL \StartButton_1:status_5\ : bit;
SIGNAL \StartButton_1:status_6\ : bit;
SIGNAL \StartButton_1:status_7\ : bit;
SIGNAL Net_11118 : bit;
SIGNAL Net_11008 : bit;
SIGNAL Net_12290 : bit;
SIGNAL Net_12461 : bit;
SIGNAL cydff_4 : bit;
SIGNAL Net_12462 : bit;
SIGNAL cydff_4R : bit;
SIGNAL Net_12205 : bit;
SIGNAL cydff_4S : bit;
SIGNAL Net_860 : bit;
SIGNAL \Boundary8bit:Net_82\ : bit;
SIGNAL \Boundary8bit:Net_91\ : bit;
SIGNAL \Boundary8bit:Net_48\ : bit;
SIGNAL \Boundary8bit:Net_47\ : bit;
SIGNAL \Boundary8bit:Net_42\ : bit;
SIGNAL Net_11617 : bit;
SIGNAL Net_12456 : bit;
SIGNAL \Boundary8bit:Net_89\ : bit;
SIGNAL \Boundary8bit:Net_95\ : bit;
SIGNAL \Boundary8bit:Net_102\ : bit;
SIGNAL tmpOE__Pin_test11_net_0 : bit;
SIGNAL Net_11735 : bit;
SIGNAL tmpFB_0__Pin_test11_net_0 : bit;
SIGNAL tmpIO_0__Pin_test11_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_test11_net_0 : bit;
TERMINAL Net_11868 : bit;
SIGNAL tmpINTERRUPT_0__Pin_test11_net_0 : bit;
SIGNAL Net_11403 : bit;
SIGNAL Net_12515 : bit;
SIGNAL tmpOE__Out_TikTak_net_0 : bit;
SIGNAL Net_11292 : bit;
SIGNAL tmpFB_0__Out_TikTak_net_0 : bit;
SIGNAL tmpIO_0__Out_TikTak_net_0 : bit;
TERMINAL tmpSIOVREF__Out_TikTak_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_TikTak_net_0 : bit;
SIGNAL Mhz4_096 : bit;
SIGNAL cydff_7 : bit;
SIGNAL Net_11293 : bit;
SIGNAL \SigmaReg:Net_350\ : bit;
SIGNAL Net_12420 : bit;
SIGNAL \SigmaReg:Net_1\ : bit;
SIGNAL \SigmaReg:Net_2\ : bit;
SIGNAL \SigmaReg:bSR:ctrl_clk_enable\ : bit;
SIGNAL \SigmaReg:bSR:control_0\ : bit;
SIGNAL \SigmaReg:bSR:ctrl_f0_full\ : bit;
SIGNAL \SigmaReg:bSR:control_1\ : bit;
SIGNAL \SigmaReg:bSR:clk_fin\ : bit;
SIGNAL \SigmaReg:bSR:control_7\ : bit;
SIGNAL \SigmaReg:bSR:control_6\ : bit;
SIGNAL \SigmaReg:bSR:control_5\ : bit;
SIGNAL \SigmaReg:bSR:control_4\ : bit;
SIGNAL \SigmaReg:bSR:control_3\ : bit;
SIGNAL \SigmaReg:bSR:control_2\ : bit;
SIGNAL \SigmaReg:bSR:status_2\ : bit;
SIGNAL \SigmaReg:bSR:status_0\ : bit;
SIGNAL \SigmaReg:bSR:final_load\ : bit;
SIGNAL \SigmaReg:bSR:status_1\ : bit;
SIGNAL \SigmaReg:bSR:status_3\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_final\ : bit;
SIGNAL \SigmaReg:bSR:status_4\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_final\ : bit;
SIGNAL \SigmaReg:bSR:status_5\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_final\ : bit;
SIGNAL \SigmaReg:bSR:status_6\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_11599 : bit;
SIGNAL \SigmaReg:bSR:load_reg\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_8\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_8\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_8\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_8\ : bit;
SIGNAL \SigmaReg:bSR:reset\ : bit;
SIGNAL \SigmaReg:bSR:store\ : bit;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:ce0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:ce0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:cl0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:cl0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:z0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:z0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:ff0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:ff0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:ce1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:ce1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:cl1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:cl1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:z1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:z1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:ff1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:ff1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:ov_msb\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:co_msb\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:cmsb\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:so_8\ : bit;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:z0_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:z1_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:so_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_698 : bit;
SIGNAL \Control_Period:clk\ : bit;
SIGNAL \Control_Period:rst\ : bit;
SIGNAL \Control_Period:control_out_0\ : bit;
SIGNAL \Control_Period:control_out_1\ : bit;
SIGNAL Net_11607 : bit;
SIGNAL \Control_Period:control_out_2\ : bit;
SIGNAL Net_11608 : bit;
SIGNAL \Control_Period:control_out_3\ : bit;
SIGNAL Net_11609 : bit;
SIGNAL \Control_Period:control_out_4\ : bit;
SIGNAL Net_11610 : bit;
SIGNAL \Control_Period:control_out_5\ : bit;
SIGNAL Net_11611 : bit;
SIGNAL \Control_Period:control_out_6\ : bit;
SIGNAL Net_11612 : bit;
SIGNAL \Control_Period:control_out_7\ : bit;
SIGNAL \Control_Period:control_7\ : bit;
SIGNAL \Control_Period:control_6\ : bit;
SIGNAL \Control_Period:control_5\ : bit;
SIGNAL \Control_Period:control_4\ : bit;
SIGNAL \Control_Period:control_3\ : bit;
SIGNAL \Control_Period:control_2\ : bit;
SIGNAL \Control_Period:control_1\ : bit;
SIGNAL \Control_Period:control_0\ : bit;
SIGNAL cydff_10 : bit;
SIGNAL Net_10916 : bit;
SIGNAL \Sigma:tmp__Sigma_ins_2\ : bit;
SIGNAL Net_686 : bit;
SIGNAL \Sigma:tmp__Sigma_ins_1\ : bit;
SIGNAL \Sigma:tmp__Sigma_ins_0\ : bit;
SIGNAL Net_11393 : bit;
SIGNAL \Sigma:tmp__Sigma_reg_2\ : bit;
SIGNAL \Sigma:tmp__Sigma_reg_1\ : bit;
SIGNAL \Sigma:tmp__Sigma_reg_0\ : bit;
SIGNAL Net_10925 : bit;
SIGNAL cydff_9 : bit;
SIGNAL tmpOE__Pin_test22_net_0 : bit;
SIGNAL Net_11701 : bit;
SIGNAL tmpFB_0__Pin_test22_net_0 : bit;
SIGNAL tmpIO_0__Pin_test22_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_test22_net_0 : bit;
TERMINAL Net_11870 : bit;
SIGNAL tmpINTERRUPT_0__Pin_test22_net_0 : bit;
SIGNAL Net_11444 : bit;
SIGNAL cydff_16 : bit;
SIGNAL Net_11351 : bit;
SIGNAL cydff_16R : bit;
SIGNAL Net_11446 : bit;
SIGNAL cydff_16S : bit;
SIGNAL tmpOE__Pin_test21_net_0 : bit;
SIGNAL tmpFB_0__Pin_test21_net_0 : bit;
SIGNAL tmpIO_0__Pin_test21_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_test21_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_test21_net_0 : bit;
SIGNAL tmpOE__Pin_test12_net_0 : bit;
SIGNAL tmpFB_0__Pin_test12_net_0 : bit;
SIGNAL tmpIO_0__Pin_test12_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_test12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_test12_net_0 : bit;
SIGNAL tmpOE__DOUT_net_0 : bit;
SIGNAL Net_19 : bit;
SIGNAL tmpIO_0__DOUT_net_0 : bit;
TERMINAL tmpSIOVREF__DOUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOUT_net_0 : bit;
SIGNAL tmpOE__DIN_net_0 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpFB_0__DIN_net_0 : bit;
SIGNAL tmpIO_0__DIN_net_0 : bit;
TERMINAL tmpSIOVREF__DIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIN_net_0 : bit;
SIGNAL tmpOE__SCLK_net_0 : bit;
SIGNAL Net_25 : bit;
SIGNAL tmpFB_0__SCLK_net_0 : bit;
SIGNAL tmpIO_0__SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_net_0 : bit;
SIGNAL \SPI_ADC:Net_276\ : bit;
SIGNAL \SPI_ADC:Net_288\ : bit;
SIGNAL Net_11488 : bit;
SIGNAL \SPI_ADC:BSPIM:clk_fin\ : bit;
SIGNAL \SPI_ADC:BSPIM:load_rx_data\ : bit;
SIGNAL \SPI_ADC:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPI_ADC:BSPIM:pol_supprt\ : bit;
SIGNAL \SPI_ADC:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPI_ADC:Net_244\ : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPI_ADC:BSPIM:so_send\ : bit;
SIGNAL \SPI_ADC:BSPIM:so_send_reg\ : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_reg\ : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_fin\ : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPI_ADC:BSPIM:state_2\ : bit;
SIGNAL \SPI_ADC:BSPIM:state_1\ : bit;
SIGNAL \SPI_ADC:BSPIM:state_0\ : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_11504 : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPI_ADC:BSPIM:pre_mosi\ : bit;
SIGNAL \SPI_ADC:BSPIM:count_4\ : bit;
SIGNAL \SPI_ADC:BSPIM:count_3\ : bit;
SIGNAL \SPI_ADC:BSPIM:count_2\ : bit;
SIGNAL \SPI_ADC:BSPIM:count_1\ : bit;
SIGNAL \SPI_ADC:BSPIM:count_0\ : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPI_ADC:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPI_ADC:BSPIM:load_cond\ : bit;
SIGNAL \SPI_ADC:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPI_ADC:BSPIM:tx_status_0\ : bit;
SIGNAL \SPI_ADC:BSPIM:tx_status_1\ : bit;
SIGNAL \SPI_ADC:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPI_ADC:BSPIM:tx_status_2\ : bit;
SIGNAL \SPI_ADC:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPI_ADC:BSPIM:tx_status_3\ : bit;
SIGNAL \SPI_ADC:BSPIM:tx_status_4\ : bit;
SIGNAL \SPI_ADC:BSPIM:rx_status_4\ : bit;
SIGNAL \SPI_ADC:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPI_ADC:BSPIM:rx_status_5\ : bit;
SIGNAL \SPI_ADC:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPI_ADC:BSPIM:rx_status_6\ : bit;
SIGNAL \SPI_ADC:BSPIM:tx_status_6\ : bit;
SIGNAL \SPI_ADC:BSPIM:tx_status_5\ : bit;
SIGNAL \SPI_ADC:BSPIM:rx_status_3\ : bit;
SIGNAL \SPI_ADC:BSPIM:rx_status_2\ : bit;
SIGNAL \SPI_ADC:BSPIM:rx_status_1\ : bit;
SIGNAL \SPI_ADC:BSPIM:rx_status_0\ : bit;
SIGNAL \SPI_ADC:BSPIM:control_7\ : bit;
SIGNAL \SPI_ADC:BSPIM:control_6\ : bit;
SIGNAL \SPI_ADC:BSPIM:control_5\ : bit;
SIGNAL \SPI_ADC:BSPIM:control_4\ : bit;
SIGNAL \SPI_ADC:BSPIM:control_3\ : bit;
SIGNAL \SPI_ADC:BSPIM:control_2\ : bit;
SIGNAL \SPI_ADC:BSPIM:control_1\ : bit;
SIGNAL \SPI_ADC:BSPIM:control_0\ : bit;
SIGNAL \SPI_ADC:Net_294\ : bit;
SIGNAL \SPI_ADC:BSPIM:ld_ident\ : bit;
SIGNAL \SPI_ADC:Net_273\ : bit;
SIGNAL \SPI_ADC:BSPIM:cnt_enable\ : bit;
SIGNAL \SPI_ADC:BSPIM:count_6\ : bit;
SIGNAL \SPI_ADC:BSPIM:count_5\ : bit;
SIGNAL \SPI_ADC:BSPIM:cnt_tc\ : bit;
SIGNAL Net_11490 : bit;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_ADC:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_ADC:Net_289\ : bit;
SIGNAL Net_11506 : bit;
SIGNAL \GlitchFilter_2:op_clk\ : bit;
SIGNAL \GlitchFilter_2:state_0\ : bit;
SIGNAL \GlitchFilter_2:counter_done_0\ : bit;
SIGNAL Net_11503 : bit;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:cs_addr_2\ : bit;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:ce0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:ce0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:cl0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:cl0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:ff0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:ff0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:ce1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:ce1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:cl1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:cl1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:z1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:z1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:ff1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:ff1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:ov_msb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:ov_msb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:co_msb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:co_msb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:cmsb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:cmsb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:so\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:so\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:ce0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:cl0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:z0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:z0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:ff0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:ce1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:cl1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:z1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:z1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:ff1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:co_msb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:cmsb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:so_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:so_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_2:genblk2:Counter0:DP:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_2:genblk2:Counter0:DP:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL tmpOE__CSn_net_0 : bit;
SIGNAL tmpFB_0__CSn_net_0 : bit;
SIGNAL tmpIO_0__CSn_net_0 : bit;
TERMINAL tmpSIOVREF__CSn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CSn_net_0 : bit;
SIGNAL \TEST:PWMUDB:km_run\ : bit;
SIGNAL \TEST:PWMUDB:min_kill_reg\ : bit;
SIGNAL \TEST:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \TEST:PWMUDB:control_7\ : bit;
SIGNAL \TEST:PWMUDB:control_6\ : bit;
SIGNAL \TEST:PWMUDB:control_5\ : bit;
SIGNAL \TEST:PWMUDB:control_4\ : bit;
SIGNAL \TEST:PWMUDB:control_3\ : bit;
SIGNAL \TEST:PWMUDB:control_2\ : bit;
SIGNAL \TEST:PWMUDB:control_1\ : bit;
SIGNAL \TEST:PWMUDB:control_0\ : bit;
SIGNAL \TEST:PWMUDB:ctrl_enable\ : bit;
SIGNAL \TEST:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \TEST:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \TEST:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \TEST:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \TEST:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \TEST:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \TEST:PWMUDB:prevCapture\ : bit;
SIGNAL \TEST:PWMUDB:capt_rising\ : bit;
SIGNAL \TEST:PWMUDB:capt_falling\ : bit;
SIGNAL \TEST:PWMUDB:hwCapture\ : bit;
SIGNAL \TEST:PWMUDB:hwEnable\ : bit;
SIGNAL \TEST:PWMUDB:trig_last\ : bit;
SIGNAL \TEST:PWMUDB:trig_rise\ : bit;
SIGNAL \TEST:PWMUDB:trig_fall\ : bit;
SIGNAL \TEST:PWMUDB:trig_out\ : bit;
SIGNAL \TEST:PWMUDB:runmode_enable\ : bit;
SIGNAL \TEST:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \TEST:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \TEST:PWMUDB:final_enable\ : bit;
SIGNAL \TEST:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \TEST:PWMUDB:tc_i\ : bit;
SIGNAL Net_11534 : bit;
SIGNAL \TEST:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \TEST:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \TEST:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \TEST:PWMUDB:km_tc\ : bit;
SIGNAL \TEST:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \TEST:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \TEST:PWMUDB:sc_kill\ : bit;
SIGNAL \TEST:PWMUDB:min_kill\ : bit;
SIGNAL \TEST:PWMUDB:final_kill\ : bit;
SIGNAL \TEST:PWMUDB:pwm_db_reg\ : bit;
SIGNAL \TEST:PWMUDB:pwm_db\ : bit;
SIGNAL \TEST:PWMUDB:ph1_i_reg\ : bit;
SIGNAL \TEST:PWMUDB:ph1_i\ : bit;
SIGNAL \TEST:PWMUDB:ph2_i_reg\ : bit;
SIGNAL \TEST:PWMUDB:ph2_i\ : bit;
SIGNAL \TEST:PWMUDB:db_ph1_run_temp\ : bit;
SIGNAL \TEST:PWMUDB:db_edge_rise\ : bit;
SIGNAL \TEST:PWMUDB:db_edge_fall\ : bit;
SIGNAL \TEST:PWMUDB:db_tc\ : bit;
SIGNAL \TEST:PWMUDB:db_ph2_run_temp\ : bit;
SIGNAL \TEST:PWMUDB:db_ph1_run_temp\\R\ : bit;
SIGNAL \TEST:PWMUDB:db_ph1_run_temp\\S\ : bit;
SIGNAL \TEST:PWMUDB:db_ph2_run_temp\\R\ : bit;
SIGNAL \TEST:PWMUDB:db_ph2_run_temp\\S\ : bit;
SIGNAL \TEST:PWMUDB:pwm1_i\ : bit;
SIGNAL \TEST:PWMUDB:db_ph1_run\ : bit;
SIGNAL \TEST:PWMUDB:db_ph2_run\ : bit;
SIGNAL \TEST:PWMUDB:db_csaddr_2\ : bit;
SIGNAL \TEST:PWMUDB:db_csaddr_1\ : bit;
SIGNAL \TEST:PWMUDB:db_csaddr_0\ : bit;
SIGNAL \TEST:PWMUDB:dbcontrol_7\ : bit;
SIGNAL \TEST:PWMUDB:dbcontrol_6\ : bit;
SIGNAL \TEST:PWMUDB:dbcontrol_5\ : bit;
SIGNAL \TEST:PWMUDB:dbcontrol_4\ : bit;
SIGNAL \TEST:PWMUDB:dbcontrol_3\ : bit;
SIGNAL \TEST:PWMUDB:dbcontrol_2\ : bit;
SIGNAL \TEST:PWMUDB:dbcontrol_1\ : bit;
SIGNAL \TEST:PWMUDB:dbcontrol_0\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_1\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_zero\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_load_1\ : bit;
SIGNAL \TEST:PWMUDB:db_run\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_0\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_load_0\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_1\\R\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_1\\S\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_0\\R\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_0\\S\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_31\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_30\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_29\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_28\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_27\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_26\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_25\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_24\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_23\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_22\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_21\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_20\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_19\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_18\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_17\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_16\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_15\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_14\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_13\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_12\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_11\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_10\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_9\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_8\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_7\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_6\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_5\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_4\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_3\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_2\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_1\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:b_0\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODIN1_1\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODIN1_0\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_31\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_30\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_29\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_28\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_27\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_26\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_25\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_24\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_23\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_22\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_21\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_20\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_19\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_18\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_17\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_16\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_15\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_14\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_13\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_12\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_11\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_10\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_9\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_8\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_7\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_6\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_5\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_4\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_3\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_2\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \TEST:PWMUDB:dith_count_1\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \TEST:PWMUDB:dith_count_0\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \TEST:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \TEST:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \TEST:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \TEST:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \TEST:PWMUDB:dith_sel\ : bit;
SIGNAL \TEST:PWMUDB:reset\ : bit;
SIGNAL \TEST:PWMUDB:status_6\ : bit;
SIGNAL \TEST:PWMUDB:status_5\ : bit;
SIGNAL \TEST:PWMUDB:status_4\ : bit;
SIGNAL \TEST:PWMUDB:status_3\ : bit;
SIGNAL \TEST:PWMUDB:status_2\ : bit;
SIGNAL \TEST:PWMUDB:status_1\ : bit;
SIGNAL \TEST:PWMUDB:status_0\ : bit;
SIGNAL \TEST:Net_55\ : bit;
SIGNAL \TEST:PWMUDB:prevCompare1\ : bit;
SIGNAL \TEST:PWMUDB:cmp1\ : bit;
SIGNAL \TEST:PWMUDB:cmp1_status\ : bit;
SIGNAL \TEST:PWMUDB:prevCompare2\ : bit;
SIGNAL \TEST:PWMUDB:cmp2\ : bit;
SIGNAL \TEST:PWMUDB:cmp2_status\ : bit;
SIGNAL \TEST:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \TEST:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \TEST:PWMUDB:final_kill_reg\ : bit;
SIGNAL \TEST:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \TEST:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \TEST:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \TEST:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \TEST:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \TEST:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \TEST:PWMUDB:fifo_full\ : bit;
SIGNAL \TEST:PWMUDB:cs_addr_2\ : bit;
SIGNAL \TEST:PWMUDB:cs_addr_1\ : bit;
SIGNAL \TEST:PWMUDB:cs_addr_0\ : bit;
SIGNAL \TEST:PWMUDB:final_capture\ : bit;
SIGNAL \TEST:PWMUDB:nc2\ : bit;
SIGNAL \TEST:PWMUDB:nc3\ : bit;
SIGNAL \TEST:PWMUDB:nc1\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:nc4\ : bit;
SIGNAL \TEST:PWMUDB:nc5\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:nc6\ : bit;
SIGNAL \TEST:PWMUDB:nc7\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \TEST:PWMUDB:cmp1_eq\ : bit;
SIGNAL \TEST:PWMUDB:cmp1_less\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:cmp2_eq\ : bit;
SIGNAL \TEST:PWMUDB:cmp2_less\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:fifo_nempty\ : bit;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TEST:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TEST:PWMUDB:compare1\ : bit;
SIGNAL \TEST:PWMUDB:compare2\ : bit;
SIGNAL \TEST:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \TEST:PWMUDB:pwm_i\ : bit;
SIGNAL \TEST:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \TEST:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \TEST:PWMUDB:pwm2_i\ : bit;
SIGNAL \TEST:PWMUDB:tc_i_reg\ : bit;
SIGNAL \TEST:Net_101\ : bit;
SIGNAL \TEST:Net_96\ : bit;
SIGNAL Net_11693 : bit;
SIGNAL Net_11694 : bit;
SIGNAL \TEST:PWMUDB:pwm_temp\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \TEST:PWMUDB:MODIN2_1\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \TEST:PWMUDB:MODIN2_0\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \TEST:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_11649 : bit;
SIGNAL Net_11532 : bit;
SIGNAL Net_11529 : bit;
SIGNAL \TEST:Net_113\ : bit;
SIGNAL \TEST:Net_107\ : bit;
SIGNAL \TEST:Net_114\ : bit;
SIGNAL \Capture_high:status_7\ : bit;
SIGNAL captured_15 : bit;
SIGNAL \Capture_high:status_6\ : bit;
SIGNAL captured_14 : bit;
SIGNAL \Capture_high:status_5\ : bit;
SIGNAL captured_13 : bit;
SIGNAL \Capture_high:status_4\ : bit;
SIGNAL captured_12 : bit;
SIGNAL \Capture_high:status_3\ : bit;
SIGNAL captured_11 : bit;
SIGNAL \Capture_high:status_2\ : bit;
SIGNAL captured_10 : bit;
SIGNAL \Capture_high:status_1\ : bit;
SIGNAL captured_9 : bit;
SIGNAL \Capture_high:status_0\ : bit;
SIGNAL captured_8 : bit;
SIGNAL Net_11974 : bit;
SIGNAL Net_11964 : bit;
SIGNAL cydff_18 : bit;
SIGNAL Net_11565 : bit;
SIGNAL cydff_18R : bit;
SIGNAL Net_11566 : bit;
SIGNAL cydff_18S : bit;
SIGNAL Start_adc : bit;
SIGNAL \Control_Capture_3:clk\ : bit;
SIGNAL \Control_Capture_3:rst\ : bit;
SIGNAL \Control_Capture_3:control_out_0\ : bit;
SIGNAL \Control_Capture_3:control_out_1\ : bit;
SIGNAL Net_11567 : bit;
SIGNAL \Control_Capture_3:control_out_2\ : bit;
SIGNAL Net_11568 : bit;
SIGNAL \Control_Capture_3:control_out_3\ : bit;
SIGNAL Net_11569 : bit;
SIGNAL \Control_Capture_3:control_out_4\ : bit;
SIGNAL Net_11570 : bit;
SIGNAL \Control_Capture_3:control_out_5\ : bit;
SIGNAL Net_11571 : bit;
SIGNAL \Control_Capture_3:control_out_6\ : bit;
SIGNAL Net_11572 : bit;
SIGNAL \Control_Capture_3:control_out_7\ : bit;
SIGNAL \Control_Capture_3:control_7\ : bit;
SIGNAL \Control_Capture_3:control_6\ : bit;
SIGNAL \Control_Capture_3:control_5\ : bit;
SIGNAL \Control_Capture_3:control_4\ : bit;
SIGNAL \Control_Capture_3:control_3\ : bit;
SIGNAL \Control_Capture_3:control_2\ : bit;
SIGNAL \Control_Capture_3:control_1\ : bit;
SIGNAL \Control_Capture_3:control_0\ : bit;
SIGNAL Net_11576 : bit;
SIGNAL Net_11575 : bit;
SIGNAL tmpOE__DRDYn_net_0 : bit;
SIGNAL tmpIO_0__DRDYn_net_0 : bit;
TERMINAL tmpSIOVREF__DRDYn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DRDYn_net_0 : bit;
SIGNAL tmpOE__START_PIN_net_0 : bit;
SIGNAL tmpFB_0__START_PIN_net_0 : bit;
SIGNAL tmpIO_0__START_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__START_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__START_PIN_net_0 : bit;
TERMINAL Net_11873 : bit;
SIGNAL tmpOE__SDO2_net_0 : bit;
SIGNAL Net_11881 : bit;
SIGNAL tmpIO_0__SDO2_net_0 : bit;
TERMINAL tmpSIOVREF__SDO2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDO2_net_0 : bit;
SIGNAL tmpOE__SDI2_net_0 : bit;
SIGNAL Net_11882 : bit;
SIGNAL tmpFB_0__SDI2_net_0 : bit;
SIGNAL tmpIO_0__SDI2_net_0 : bit;
TERMINAL tmpSIOVREF__SDI2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDI2_net_0 : bit;
SIGNAL tmpOE__SCL2_net_0 : bit;
SIGNAL Net_11883 : bit;
SIGNAL tmpFB_0__SCL2_net_0 : bit;
SIGNAL tmpIO_0__SCL2_net_0 : bit;
TERMINAL tmpSIOVREF__SCL2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL2_net_0 : bit;
SIGNAL \SPIM_MEMS:Net_276\ : bit;
SIGNAL \SPIM_MEMS:Net_288\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_MEMS:Net_244\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:so_send\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:state_2\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:state_1\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:state_0\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_11884 : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:count_4\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:count_3\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:count_2\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:count_1\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:count_0\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:control_7\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:control_6\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:control_5\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:control_4\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:control_3\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:control_2\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:control_1\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:control_0\ : bit;
SIGNAL \SPIM_MEMS:Net_294\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_MEMS:Net_273\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:count_6\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:count_5\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:cnt_tc\ : bit;
SIGNAL Net_11889 : bit;
SIGNAL Net_11887 : bit;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_MEMS:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_MEMS:Net_289\ : bit;
SIGNAL tmpOE__CS2_net_0 : bit;
SIGNAL tmpFB_0__CS2_net_0 : bit;
SIGNAL tmpIO_0__CS2_net_0 : bit;
TERMINAL tmpSIOVREF__CS2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS2_net_0 : bit;
SIGNAL tmpOE__INT1_net_0 : bit;
SIGNAL tmpFB_0__INT1_net_0 : bit;
SIGNAL tmpIO_0__INT1_net_0 : bit;
TERMINAL tmpSIOVREF__INT1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__INT1_net_0 : bit;
SIGNAL tmpOE__INT2_net_0 : bit;
SIGNAL tmpFB_0__INT2_net_0 : bit;
SIGNAL tmpIO_0__INT2_net_0 : bit;
TERMINAL tmpSIOVREF__INT2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__INT2_net_0 : bit;
SIGNAL tmpOE__CH32kHZ_IN_net_0 : bit;
SIGNAL Net_11934 : bit;
SIGNAL tmpIO_0__CH32kHZ_IN_net_0 : bit;
TERMINAL tmpSIOVREF__CH32kHZ_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CH32kHZ_IN_net_0 : bit;
SIGNAL tmpOE__CH32kHZ_OUT_net_0 : bit;
SIGNAL Net_11935 : bit;
SIGNAL tmpIO_0__CH32kHZ_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__CH32kHZ_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CH32kHZ_OUT_net_0 : bit;
SIGNAL Net_12035_15 : bit;
SIGNAL Net_11982 : bit;
SIGNAL Net_12105 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL Net_12035_14 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL Net_12035_13 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL Net_12035_12 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL Net_12035_11 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL Net_12035_10 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL Net_12035_9 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL Net_12035_8 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL Net_12035_7 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL Net_12035_6 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL Net_12035_5 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL Net_12035_4 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL Net_12035_3 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL Net_12035_2 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL Net_12035_1 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL Net_12035_0 : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \usecCounter:MODULE_3:b_31\ : bit;
SIGNAL \usecCounter:MODULE_3:b_30\ : bit;
SIGNAL \usecCounter:MODULE_3:b_29\ : bit;
SIGNAL \usecCounter:MODULE_3:b_28\ : bit;
SIGNAL \usecCounter:MODULE_3:b_27\ : bit;
SIGNAL \usecCounter:MODULE_3:b_26\ : bit;
SIGNAL \usecCounter:MODULE_3:b_25\ : bit;
SIGNAL \usecCounter:MODULE_3:b_24\ : bit;
SIGNAL \usecCounter:MODULE_3:b_23\ : bit;
SIGNAL \usecCounter:MODULE_3:b_22\ : bit;
SIGNAL \usecCounter:MODULE_3:b_21\ : bit;
SIGNAL \usecCounter:MODULE_3:b_20\ : bit;
SIGNAL \usecCounter:MODULE_3:b_19\ : bit;
SIGNAL \usecCounter:MODULE_3:b_18\ : bit;
SIGNAL \usecCounter:MODULE_3:b_17\ : bit;
SIGNAL \usecCounter:MODULE_3:b_16\ : bit;
SIGNAL \usecCounter:MODULE_3:b_15\ : bit;
SIGNAL \usecCounter:MODULE_3:b_14\ : bit;
SIGNAL \usecCounter:MODULE_3:b_13\ : bit;
SIGNAL \usecCounter:MODULE_3:b_12\ : bit;
SIGNAL \usecCounter:MODULE_3:b_11\ : bit;
SIGNAL \usecCounter:MODULE_3:b_10\ : bit;
SIGNAL \usecCounter:MODULE_3:b_9\ : bit;
SIGNAL \usecCounter:MODULE_3:b_8\ : bit;
SIGNAL \usecCounter:MODULE_3:b_7\ : bit;
SIGNAL \usecCounter:MODULE_3:b_6\ : bit;
SIGNAL \usecCounter:MODULE_3:b_5\ : bit;
SIGNAL \usecCounter:MODULE_3:b_4\ : bit;
SIGNAL \usecCounter:MODULE_3:b_3\ : bit;
SIGNAL \usecCounter:MODULE_3:b_2\ : bit;
SIGNAL \usecCounter:MODULE_3:b_1\ : bit;
SIGNAL \usecCounter:MODULE_3:b_0\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \usecCounter:MODIN3_15\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \usecCounter:MODIN3_14\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \usecCounter:MODIN3_13\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \usecCounter:MODIN3_12\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \usecCounter:MODIN3_11\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \usecCounter:MODIN3_10\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \usecCounter:MODIN3_9\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \usecCounter:MODIN3_8\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \usecCounter:MODIN3_7\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \usecCounter:MODIN3_6\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \usecCounter:MODIN3_5\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \usecCounter:MODIN3_4\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \usecCounter:MODIN3_3\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \usecCounter:MODIN3_2\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \usecCounter:MODIN3_1\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \usecCounter:MODIN3_0\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \usecCounter:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Capture_low:status_7\ : bit;
SIGNAL captured_7 : bit;
SIGNAL \Capture_low:status_6\ : bit;
SIGNAL captured_6 : bit;
SIGNAL \Capture_low:status_5\ : bit;
SIGNAL captured_5 : bit;
SIGNAL \Capture_low:status_4\ : bit;
SIGNAL captured_4 : bit;
SIGNAL \Capture_low:status_3\ : bit;
SIGNAL captured_3 : bit;
SIGNAL \Capture_low:status_2\ : bit;
SIGNAL captured_2 : bit;
SIGNAL \Capture_low:status_1\ : bit;
SIGNAL captured_1 : bit;
SIGNAL \Capture_low:status_0\ : bit;
SIGNAL captured_0 : bit;
SIGNAL Net_12045 : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \Comp_low:clk\ : bit;
SIGNAL \Comp_low:rst\ : bit;
SIGNAL mywire_2_7 : bit;
SIGNAL \Comp_low:control_out_7\ : bit;
SIGNAL mywire_2_6 : bit;
SIGNAL \Comp_low:control_out_6\ : bit;
SIGNAL mywire_2_5 : bit;
SIGNAL \Comp_low:control_out_5\ : bit;
SIGNAL mywire_2_4 : bit;
SIGNAL \Comp_low:control_out_4\ : bit;
SIGNAL mywire_2_3 : bit;
SIGNAL \Comp_low:control_out_3\ : bit;
SIGNAL mywire_2_2 : bit;
SIGNAL \Comp_low:control_out_2\ : bit;
SIGNAL mywire_2_1 : bit;
SIGNAL \Comp_low:control_out_1\ : bit;
SIGNAL mywire_2_0 : bit;
SIGNAL \Comp_low:control_out_0\ : bit;
SIGNAL \Comp_low:control_7\ : bit;
SIGNAL \Comp_low:control_6\ : bit;
SIGNAL \Comp_low:control_5\ : bit;
SIGNAL \Comp_low:control_4\ : bit;
SIGNAL \Comp_low:control_3\ : bit;
SIGNAL \Comp_low:control_2\ : bit;
SIGNAL \Comp_low:control_1\ : bit;
SIGNAL \Comp_low:control_0\ : bit;
SIGNAL tmpOE__CLK_ADJ_net_0 : bit;
SIGNAL tmpFB_0__CLK_ADJ_net_0 : bit;
SIGNAL tmpIO_0__CLK_ADJ_net_0 : bit;
TERMINAL tmpSIOVREF__CLK_ADJ_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CLK_ADJ_net_0 : bit;
SIGNAL \Comp_high:clk\ : bit;
SIGNAL \Comp_high:rst\ : bit;
SIGNAL \Comp_high:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \Comp_high:control_bus_7\:SIGNAL IS 2;
SIGNAL \Comp_high:control_out_7\ : bit;
SIGNAL \Comp_high:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \Comp_high:control_bus_6\:SIGNAL IS 2;
SIGNAL \Comp_high:control_out_6\ : bit;
SIGNAL \Comp_high:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \Comp_high:control_bus_5\:SIGNAL IS 2;
SIGNAL \Comp_high:control_out_5\ : bit;
SIGNAL \Comp_high:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \Comp_high:control_bus_4\:SIGNAL IS 2;
SIGNAL \Comp_high:control_out_4\ : bit;
SIGNAL mywire_2_11 : bit;
SIGNAL \Comp_high:control_out_3\ : bit;
SIGNAL mywire_2_10 : bit;
SIGNAL \Comp_high:control_out_2\ : bit;
SIGNAL mywire_2_9 : bit;
SIGNAL \Comp_high:control_out_1\ : bit;
SIGNAL mywire_2_8 : bit;
SIGNAL \Comp_high:control_out_0\ : bit;
SIGNAL \Comp_high:control_7\ : bit;
SIGNAL \Comp_high:control_6\ : bit;
SIGNAL \Comp_high:control_5\ : bit;
SIGNAL \Comp_high:control_4\ : bit;
SIGNAL \Comp_high:control_3\ : bit;
SIGNAL \Comp_high:control_2\ : bit;
SIGNAL \Comp_high:control_1\ : bit;
SIGNAL \Comp_high:control_0\ : bit;
SIGNAL tmpOE__TEST_2_net_0 : bit;
SIGNAL tmpFB_0__TEST_2_net_0 : bit;
SIGNAL tmpIO_0__TEST_2_net_0 : bit;
TERMINAL tmpSIOVREF__TEST_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TEST_2_net_0 : bit;
SIGNAL Net_12099 : bit;
SIGNAL cydff_13 : bit;
SIGNAL Net_12143 : bit;
SIGNAL cydff_14_15 : bit;
SIGNAL cydff_14_14 : bit;
SIGNAL cydff_14_13 : bit;
SIGNAL cydff_14_12 : bit;
SIGNAL cydff_14_11 : bit;
SIGNAL cydff_14_10 : bit;
SIGNAL cydff_14_9 : bit;
SIGNAL cydff_14_8 : bit;
SIGNAL cydff_14_7 : bit;
SIGNAL cydff_14_6 : bit;
SIGNAL cydff_14_5 : bit;
SIGNAL cydff_14_4 : bit;
SIGNAL cydff_14_3 : bit;
SIGNAL cydff_14_2 : bit;
SIGNAL cydff_14_1 : bit;
SIGNAL cydff_14_0 : bit;
SIGNAL \Period:Net_350\ : bit;
SIGNAL \Period:Net_1\ : bit;
SIGNAL \Period:Net_2\ : bit;
SIGNAL \Period:bSR:ctrl_clk_enable\ : bit;
SIGNAL \Period:bSR:control_0\ : bit;
SIGNAL \Period:bSR:ctrl_f0_full\ : bit;
SIGNAL \Period:bSR:control_1\ : bit;
SIGNAL \Period:bSR:clk_fin\ : bit;
SIGNAL \Period:bSR:control_7\ : bit;
SIGNAL \Period:bSR:control_6\ : bit;
SIGNAL \Period:bSR:control_5\ : bit;
SIGNAL \Period:bSR:control_4\ : bit;
SIGNAL \Period:bSR:control_3\ : bit;
SIGNAL \Period:bSR:control_2\ : bit;
SIGNAL \Period:bSR:status_2\ : bit;
SIGNAL \Period:bSR:status_0\ : bit;
SIGNAL \Period:bSR:final_load\ : bit;
SIGNAL \Period:bSR:status_1\ : bit;
SIGNAL \Period:bSR:status_3\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_final\ : bit;
SIGNAL \Period:bSR:status_4\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_final\ : bit;
SIGNAL \Period:bSR:status_5\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_final\ : bit;
SIGNAL \Period:bSR:status_6\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_final\ : bit;
SIGNAL \Period:bSR:load_reg\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_8\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_8\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_8\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_8\ : bit;
SIGNAL \Period:bSR:reset\ : bit;
SIGNAL \Period:bSR:store\ : bit;
SIGNAL \Period:bSR:sC8:BShiftRegDp:ce0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:ce0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:cl0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:cl0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:z0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:z0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:ff0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:ff0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:ce1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:ce1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:cl1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:cl1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:z1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:z1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:ff1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:ff1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:ov_msb\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:co_msb\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:cmsb\:SIGNAL IS 2;
SIGNAL \Period:bSR:so_8\ : bit;
SIGNAL \Period:bSR:sC8:BShiftRegDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:z0_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:z1_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:so_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC8:BShiftRegDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_12148 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL Net_12154 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL \MODULE_4:g1:a0:newa_11\ : bit;
SIGNAL MODIN4_11 : bit;
SIGNAL \MODULE_4:g1:a0:newa_10\ : bit;
SIGNAL MODIN4_10 : bit;
SIGNAL \MODULE_4:g1:a0:newa_9\ : bit;
SIGNAL MODIN4_9 : bit;
SIGNAL \MODULE_4:g1:a0:newa_8\ : bit;
SIGNAL MODIN4_8 : bit;
SIGNAL \MODULE_4:g1:a0:newa_7\ : bit;
SIGNAL MODIN4_7 : bit;
SIGNAL \MODULE_4:g1:a0:newa_6\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \MODULE_4:g1:a0:newa_5\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \MODULE_4:g1:a0:newa_4\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \MODULE_4:g1:a0:newa_3\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \MODULE_4:g1:a0:newa_2\ : bit;
SIGNAL MODIN4_2 : bit;
SIGNAL \MODULE_4:g1:a0:newa_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \MODULE_4:g1:a0:newb_11\ : bit;
SIGNAL MODIN5_11 : bit;
SIGNAL \MODULE_4:g1:a0:newb_10\ : bit;
SIGNAL MODIN5_10 : bit;
SIGNAL \MODULE_4:g1:a0:newb_9\ : bit;
SIGNAL MODIN5_9 : bit;
SIGNAL \MODULE_4:g1:a0:newb_8\ : bit;
SIGNAL MODIN5_8 : bit;
SIGNAL \MODULE_4:g1:a0:newb_7\ : bit;
SIGNAL MODIN5_7 : bit;
SIGNAL \MODULE_4:g1:a0:newb_6\ : bit;
SIGNAL MODIN5_6 : bit;
SIGNAL \MODULE_4:g1:a0:newb_5\ : bit;
SIGNAL MODIN5_5 : bit;
SIGNAL \MODULE_4:g1:a0:newb_4\ : bit;
SIGNAL MODIN5_4 : bit;
SIGNAL \MODULE_4:g1:a0:newb_3\ : bit;
SIGNAL MODIN5_3 : bit;
SIGNAL \MODULE_4:g1:a0:newb_2\ : bit;
SIGNAL MODIN5_2 : bit;
SIGNAL \MODULE_4:g1:a0:newb_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \MODULE_4:g1:a0:dataa_11\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_10\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_9\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_8\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_11\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_10\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_9\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_8\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_11\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_10\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_11\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_10\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_11\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_10\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_5\ : bit;
ATTRIBUTE soft of \MODULE_4:g1:a0:gx:u0:eq_5\:SIGNAL IS '1';
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_10\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_11\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eqi_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:aeqb_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_9\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_10\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_10\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_11\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_11\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_8\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \MODULE_4:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:gte\:SIGNAL IS 2;
SIGNAL \MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:lte\:SIGNAL IS 2;
SIGNAL \MODULE_4:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:neq\:SIGNAL IS 2;
SIGNAL cydff_1D : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:sample\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:last_state\\D\ : bit;
SIGNAL \Waiter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Waiter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Waiter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Waiter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Waiter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Waiter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cydff_2D : bit;
SIGNAL \BitCounterDec:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \RecieveShiftReg:bSR:load_reg\\D\ : bit;
SIGNAL \GlitchFilter_6:state_0\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:last_state\\D\ : bit;
SIGNAL \TransmitShiftReg:bSR:load_reg\\D\ : bit;
SIGNAL cydff_12D : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cydff_11D : bit;
SIGNAL cydff_5D : bit;
SIGNAL cydff_6D : bit;
SIGNAL cydff_8D : bit;
SIGNAL cydff_3D : bit;
SIGNAL cydff_4D : bit;
SIGNAL cydff_7D : bit;
SIGNAL \SigmaReg:bSR:load_reg\\D\ : bit;
SIGNAL cydff_10D : bit;
SIGNAL \Sigma:tmp__Sigma_reg_2\\D\ : bit;
SIGNAL \Sigma:tmp__Sigma_reg_1\\D\ : bit;
SIGNAL \Sigma:tmp__Sigma_reg_0\\D\ : bit;
SIGNAL cydff_9D : bit;
SIGNAL cydff_16D : bit;
SIGNAL Net_25D : bit;
SIGNAL \SPI_ADC:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPI_ADC:BSPIM:state_2\\D\ : bit;
SIGNAL \SPI_ADC:BSPIM:state_1\\D\ : bit;
SIGNAL \SPI_ADC:BSPIM:state_0\\D\ : bit;
SIGNAL Net_11504D : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPI_ADC:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPI_ADC:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPI_ADC:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPI_ADC:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPI_ADC:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \GlitchFilter_2:state_0\\D\ : bit;
SIGNAL \TEST:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \TEST:PWMUDB:trig_last\\D\ : bit;
SIGNAL \TEST:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \TEST:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \TEST:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:pwm_db_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:ph1_i_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:ph2_i_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:db_ph1_run_temp\\D\ : bit;
SIGNAL \TEST:PWMUDB:db_ph2_run_temp\\D\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_1\\D\ : bit;
SIGNAL \TEST:PWMUDB:db_cnt_0\\D\ : bit;
SIGNAL \TEST:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \TEST:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \TEST:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \TEST:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \TEST:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \TEST:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL cydff_18D : bit;
SIGNAL Net_11883D : bit;
SIGNAL \SPIM_MEMS:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:state_0\\D\ : bit;
SIGNAL Net_11884D : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_MEMS:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_12035_15D : bit;
SIGNAL Net_12035_14D : bit;
SIGNAL Net_12035_13D : bit;
SIGNAL Net_12035_12D : bit;
SIGNAL Net_12035_11D : bit;
SIGNAL Net_12035_10D : bit;
SIGNAL Net_12035_9D : bit;
SIGNAL Net_12035_8D : bit;
SIGNAL Net_12035_7D : bit;
SIGNAL Net_12035_6D : bit;
SIGNAL Net_12035_5D : bit;
SIGNAL Net_12035_4D : bit;
SIGNAL Net_12035_3D : bit;
SIGNAL Net_12035_2D : bit;
SIGNAL Net_12035_1D : bit;
SIGNAL Net_12035_0D : bit;
SIGNAL cydff_13D : bit;
SIGNAL cydff_14_15D : bit;
SIGNAL cydff_14_14D : bit;
SIGNAL cydff_14_13D : bit;
SIGNAL cydff_14_12D : bit;
SIGNAL cydff_14_11D : bit;
SIGNAL cydff_14_10D : bit;
SIGNAL cydff_14_9D : bit;
SIGNAL cydff_14_8D : bit;
SIGNAL cydff_14_7D : bit;
SIGNAL cydff_14_6D : bit;
SIGNAL cydff_14_5D : bit;
SIGNAL cydff_14_4D : bit;
SIGNAL cydff_14_3D : bit;
SIGNAL cydff_14_2D : bit;
SIGNAL cydff_14_1D : bit;
SIGNAL cydff_14_0D : bit;
SIGNAL \Period:bSR:load_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__DInN_net_0 <=  ('1') ;

FrameRX_1 <= ((not n123 and n124)
	OR (not n124 and n123));

Data_0 <= ((not Net_110 and n123)
	OR (not n123 and Net_110));

\GlitchFilter_1:genblk1[0]:last_state\\D\ <= ((not Net_110 and n123 and Data_sync_0)
	OR (not n123 and Net_110 and Data_sync_0)
	OR (not Net_110 and n123 and \GlitchFilter_1:genblk1[0]:sample\)
	OR (not n123 and Net_110 and \GlitchFilter_1:genblk1[0]:sample\)
	OR (\GlitchFilter_1:genblk1[0]:sample\ and Data_sync_0));

Net_1485 <= ((Data_sync_0 and Frame_clear_1));

\Waiter:CounterUDB:hwCapture\ <= ((not \Waiter:CounterUDB:prevCapture\ and Data_sync_0 and Frame_clear_1)
	OR (not Frame_clear_1 and \Waiter:CounterUDB:prevCapture\)
	OR (not Data_sync_0 and \Waiter:CounterUDB:prevCapture\));

\Waiter:CounterUDB:status_0\ <= ((not \Waiter:CounterUDB:cmp_less\ and not \Waiter:CounterUDB:prevCompare\));

\Waiter:CounterUDB:status_2\ <= ((not \Waiter:CounterUDB:overflow_reg_i\ and \Waiter:CounterUDB:per_equal\));

\Waiter:CounterUDB:cmp_out_i\ <= (not \Waiter:CounterUDB:cmp_less\);

\Waiter:CounterUDB:count_enable\ <= ((not \Waiter:CounterUDB:count_stored_i\ and Net_4484 and Frame_clear_1));

Net_5249 <= (not cydff_2);

Net_10771 <= ((not cydff_2 and Data_sync_0 and Frame_clear_1)
	OR (not Frame_clear_1 and cydff_2)
	OR (not Data_sync_0 and cydff_2));

\BitCounterDec:CounterUDB:status_0\ <= ((not \BitCounterDec:CounterUDB:cmp_less\ and not \BitCounterDec:CounterUDB:prevCompare\));

\BitCounterDec:CounterUDB:status_2\ <= ((not \BitCounterDec:CounterUDB:overflow_reg_i\ and \BitCounterDec:CounterUDB:reload\));

\BitCounterDec:CounterUDB:cmp_out_i\ <= (not \BitCounterDec:CounterUDB:cmp_less\);

\BitCounterDec:CounterUDB:count_enable\ <= ((not cydff_2 and not \BitCounterDec:CounterUDB:count_stored_i\ and Data_sync_0 and \BitCounterDec:CounterUDB:control_7\ and Frame_clear_1)
	OR (not Data_sync_0 and not \BitCounterDec:CounterUDB:count_stored_i\ and cydff_2 and \BitCounterDec:CounterUDB:control_7\ and Frame_clear_1));

Net_1463 <= (not Net_10511);

\GlitchFilter_6:state_0\\D\ <= ((not \GlitchFilter_6:counter_done_0\ and Frame_clear_1)
	OR (not n123 and n124)
	OR (not n124 and n123));

preouts_0 <= ((not Net_10649 and not Net_10749 and preouts_2)
	OR (Net_10649 and Net_10749 and preouts_2));

preouts_1 <= ((not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

\GlitchFilter_3:genblk1[0]:last_state\\D\ <= ((not Net_10649 and not Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:samples_1\ and \GlitchFilter_3:genblk1[0]:samples_0\)
	OR (Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:samples_1\ and \GlitchFilter_3:genblk1[0]:samples_0\)
	OR (not Net_10649 and not Net_10749 and preouts_2 and My_wire_0)
	OR (Net_10649 and Net_10749 and preouts_2 and My_wire_0)
	OR (\GlitchFilter_3:genblk1[0]:samples_0\ and My_wire_0)
	OR (\GlitchFilter_3:genblk1[0]:samples_1\ and My_wire_0));

\GlitchFilter_3:genblk1[1]:last_state\\D\ <= ((not Net_10749 and Net_10649 and preouts_2 and \GlitchFilter_3:genblk1[1]:samples_1\ and \GlitchFilter_3:genblk1[1]:samples_0\)
	OR (not Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[1]:samples_1\ and \GlitchFilter_3:genblk1[1]:samples_0\)
	OR (not Net_10749 and Net_10649 and My_wire_1 and preouts_2)
	OR (not Net_10649 and Net_10749 and My_wire_1 and preouts_2)
	OR (My_wire_1 and \GlitchFilter_3:genblk1[1]:samples_0\)
	OR (My_wire_1 and \GlitchFilter_3:genblk1[1]:samples_1\));

\GlitchFilter_3:genblk1[2]:last_state\\D\ <= ((preouts_2 and \GlitchFilter_3:genblk1[2]:samples_1\ and \GlitchFilter_3:genblk1[2]:samples_0\)
	OR (\GlitchFilter_3:genblk1[2]:samples_0\ and My_wire_2)
	OR (\GlitchFilter_3:genblk1[2]:samples_1\ and My_wire_2)
	OR (preouts_2 and My_wire_2));

\TransmitShiftReg:bSR:status_0\ <= ((not \TransmitShiftReg:bSR:load_reg\ and Net_10679 and Net_10457));

Net_10779 <= (not Frame_clear_1);

Net_10625 <= ((Net_10679 and Net_10457));

Net_10449 <= ((not n123 and not Frame_clear_1 and n124)
	OR (not n124 and not Frame_clear_1 and n123));

\BitCounterEnc:CounterUDB:status_0\ <= ((not \BitCounterEnc:CounterUDB:cmp_less\ and not \BitCounterEnc:CounterUDB:prevCompare\));

\BitCounterEnc:CounterUDB:status_2\ <= ((not \BitCounterEnc:CounterUDB:overflow_reg_i\ and \BitCounterEnc:CounterUDB:reload\));

\BitCounterEnc:CounterUDB:cmp_out_i\ <= (not \BitCounterEnc:CounterUDB:cmp_less\);

\BitCounterEnc:CounterUDB:count_enable\ <= ((not \BitCounterEnc:CounterUDB:count_stored_i\ and Net_10749 and Net_10511));

Net_10731 <= (not cydff_8);

Net_10746 <= (not Net_10749);

Net_10720 <= (not Net_1037
	OR not cydff_5);

Net_11403 <= (not Net_12456);

Net_12515 <= (not Net_12290);

\Sigma:tmp__Sigma_reg_2\\D\ <= ((Net_698 and Net_11393)
	OR (Net_686 and Net_11393)
	OR (Net_698 and Net_686));

\Sigma:tmp__Sigma_reg_1\\D\ <= ((not Net_698 and not Net_11393 and Net_686)
	OR (not Net_686 and not Net_11393 and Net_698)
	OR (not Net_698 and not Net_686 and Net_11393)
	OR (Net_698 and Net_686 and Net_11393));

Net_11293 <= (not Net_11292);

Net_11446 <= (not Net_11447);

\SPI_ADC:BSPIM:load_rx_data\ <= ((not \SPI_ADC:BSPIM:count_4\ and not \SPI_ADC:BSPIM:count_3\ and not \SPI_ADC:BSPIM:count_2\ and not \SPI_ADC:BSPIM:count_1\ and \SPI_ADC:BSPIM:count_0\));

\SPI_ADC:BSPIM:load_cond\\D\ <= ((not \SPI_ADC:BSPIM:state_1\ and not \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:state_2\)
	OR (\SPI_ADC:BSPIM:count_0\ and \SPI_ADC:BSPIM:load_cond\)
	OR (\SPI_ADC:BSPIM:count_1\ and \SPI_ADC:BSPIM:load_cond\)
	OR (\SPI_ADC:BSPIM:count_2\ and \SPI_ADC:BSPIM:load_cond\)
	OR (\SPI_ADC:BSPIM:count_3\ and \SPI_ADC:BSPIM:load_cond\)
	OR (\SPI_ADC:BSPIM:count_4\ and \SPI_ADC:BSPIM:load_cond\));

\SPI_ADC:BSPIM:tx_status_0\ <= ((not \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:state_0\));

\SPI_ADC:BSPIM:tx_status_4\ <= ((not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_1\ and not \SPI_ADC:BSPIM:state_0\));

\SPI_ADC:BSPIM:rx_status_6\ <= ((not \SPI_ADC:BSPIM:count_4\ and not \SPI_ADC:BSPIM:count_3\ and not \SPI_ADC:BSPIM:count_2\ and not \SPI_ADC:BSPIM:count_1\ and \SPI_ADC:BSPIM:count_0\ and \SPI_ADC:BSPIM:rx_status_4\));

\SPI_ADC:BSPIM:state_2\\D\ <= ((not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and not \SPI_ADC:BSPIM:count_4\ and not \SPI_ADC:BSPIM:count_3\ and not \SPI_ADC:BSPIM:count_2\ and not \SPI_ADC:BSPIM:count_0\ and not \SPI_ADC:BSPIM:tx_status_1\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:count_1\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:count_4\ and not \SPI_ADC:BSPIM:count_3\ and not \SPI_ADC:BSPIM:count_2\ and not \SPI_ADC:BSPIM:count_1\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:count_0\));

\SPI_ADC:BSPIM:state_1\\D\ <= ((not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:count_1\ and not \SPI_ADC:BSPIM:count_0\ and \SPI_ADC:BSPIM:state_1\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:count_0\)
	OR (not \SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:count_1\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:count_0\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:tx_status_1\)
	OR (not \SPI_ADC:BSPIM:state_1\ and not \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:state_2\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:state_0\)
	OR (not \SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:count_2\)
	OR (not \SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:count_3\)
	OR (not \SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:count_4\));

\SPI_ADC:BSPIM:state_0\\D\ <= ((not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and not \SPI_ADC:BSPIM:tx_status_1\ and \SPI_ADC:BSPIM:count_4\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and not \SPI_ADC:BSPIM:tx_status_1\ and \SPI_ADC:BSPIM:count_3\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and not \SPI_ADC:BSPIM:tx_status_1\ and \SPI_ADC:BSPIM:count_2\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and not \SPI_ADC:BSPIM:count_1\ and not \SPI_ADC:BSPIM:tx_status_1\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and not \SPI_ADC:BSPIM:tx_status_1\ and \SPI_ADC:BSPIM:count_0\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:count_4\ and not \SPI_ADC:BSPIM:count_3\ and not \SPI_ADC:BSPIM:count_2\ and not \SPI_ADC:BSPIM:count_1\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:count_0\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:tx_status_1\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_1\ and not \SPI_ADC:BSPIM:state_0\ and not \SPI_ADC:BSPIM:tx_status_1\));

Net_11504D <= ((not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_1\ and not \SPI_ADC:BSPIM:state_0\)
	OR (\SPI_ADC:BSPIM:state_1\ and Net_11504)
	OR (\SPI_ADC:BSPIM:state_2\ and Net_11504)
	OR (\SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:state_1\));

\SPI_ADC:BSPIM:cnt_enable\\D\ <= ((not \SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:count_4\ and \SPI_ADC:BSPIM:cnt_enable\)
	OR (not \SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:count_3\ and \SPI_ADC:BSPIM:cnt_enable\)
	OR (not \SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:count_2\ and \SPI_ADC:BSPIM:cnt_enable\)
	OR (not \SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:count_1\ and \SPI_ADC:BSPIM:cnt_enable\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:count_0\ and \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:cnt_enable\)
	OR (not \SPI_ADC:BSPIM:state_1\ and not \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:state_2\ and \SPI_ADC:BSPIM:cnt_enable\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:cnt_enable\)
	OR (not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:state_0\));

\SPI_ADC:BSPIM:mosi_reg\\D\ <= ((not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:state_1\ and \SPI_ADC:BSPIM:mosi_from_dp\)
	OR (not \SPI_ADC:BSPIM:state_1\ and not \SPI_ADC:BSPIM:state_0\ and Net_23 and \SPI_ADC:BSPIM:state_2\)
	OR (not \SPI_ADC:BSPIM:state_2\ and Net_23 and \SPI_ADC:BSPIM:state_0\));

Net_25D <= ((not \SPI_ADC:BSPIM:state_2\ and not \SPI_ADC:BSPIM:state_0\ and \SPI_ADC:BSPIM:state_1\));

\GlitchFilter_2:state_0\\D\ <= ((Net_11504 and \GlitchFilter_2:counter_done_0\)
	OR (Net_11504 and Net_11503));

\TEST:PWMUDB:sc_kill_tmp\\D\ <= (not \TEST:PWMUDB:tc_i\);

\TEST:PWMUDB:db_ph1_run_temp\\D\ <= ((\TEST:PWMUDB:db_ph1_run_temp\ and \TEST:PWMUDB:db_cnt_0\)
	OR (\TEST:PWMUDB:db_ph1_run_temp\ and \TEST:PWMUDB:db_cnt_1\)
	OR (\TEST:PWMUDB:pwm_db_reg\ and \TEST:PWMUDB:db_ph1_run_temp\));

\TEST:PWMUDB:db_ph2_run_temp\\D\ <= ((\TEST:PWMUDB:db_ph2_run_temp\ and \TEST:PWMUDB:db_cnt_0\)
	OR (\TEST:PWMUDB:db_ph2_run_temp\ and \TEST:PWMUDB:db_cnt_1\)
	OR \TEST:PWMUDB:pwm_db_reg\);

\TEST:PWMUDB:db_cnt_1\\D\ <= ((not \TEST:PWMUDB:pwm_db_reg\ and not \TEST:PWMUDB:db_ph1_run_temp\ and not \TEST:PWMUDB:db_ph2_run_temp\ and \TEST:PWMUDB:db_cnt_1\)
	OR (not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\ and \TEST:PWMUDB:dbcontrol_1\)
	OR (\TEST:PWMUDB:db_cnt_1\ and \TEST:PWMUDB:db_cnt_0\));

\TEST:PWMUDB:db_cnt_0\\D\ <= ((not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\ and \TEST:PWMUDB:dbcontrol_0\)
	OR (not \TEST:PWMUDB:pwm_db_reg\ and not \TEST:PWMUDB:db_ph1_run_temp\ and not \TEST:PWMUDB:db_ph2_run_temp\ and \TEST:PWMUDB:db_cnt_0\)
	OR (not \TEST:PWMUDB:db_cnt_0\ and \TEST:PWMUDB:db_ph2_run_temp\ and \TEST:PWMUDB:db_cnt_1\)
	OR (not \TEST:PWMUDB:db_cnt_0\ and \TEST:PWMUDB:db_ph1_run_temp\ and \TEST:PWMUDB:db_cnt_1\)
	OR (not \TEST:PWMUDB:db_cnt_0\ and \TEST:PWMUDB:pwm_db_reg\ and \TEST:PWMUDB:db_cnt_1\));

\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((not \TEST:PWMUDB:db_cnt_1\ and not \TEST:PWMUDB:db_cnt_0\));

\TEST:PWMUDB:dith_count_1\\D\ <= ((not \TEST:PWMUDB:dith_count_1\ and \TEST:PWMUDB:tc_i\ and \TEST:PWMUDB:dith_count_0\)
	OR (not \TEST:PWMUDB:dith_count_0\ and \TEST:PWMUDB:dith_count_1\)
	OR (not \TEST:PWMUDB:tc_i\ and \TEST:PWMUDB:dith_count_1\));

\TEST:PWMUDB:dith_count_0\\D\ <= ((not \TEST:PWMUDB:dith_count_0\ and \TEST:PWMUDB:tc_i\)
	OR (not \TEST:PWMUDB:tc_i\ and \TEST:PWMUDB:dith_count_0\));

\TEST:PWMUDB:status_2\ <= ((\TEST:PWMUDB:runmode_enable\ and \TEST:PWMUDB:tc_i\));

Net_11576 <= (not Net_11575);

\SPIM_MEMS:BSPIM:load_rx_data\ <= ((not \SPIM_MEMS:BSPIM:count_4\ and not \SPIM_MEMS:BSPIM:count_3\ and not \SPIM_MEMS:BSPIM:count_2\ and not \SPIM_MEMS:BSPIM:count_1\ and \SPIM_MEMS:BSPIM:count_0\));

\SPIM_MEMS:BSPIM:load_cond\\D\ <= ((not \SPIM_MEMS:BSPIM:state_1\ and not \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:state_2\)
	OR (\SPIM_MEMS:BSPIM:count_0\ and \SPIM_MEMS:BSPIM:load_cond\)
	OR (\SPIM_MEMS:BSPIM:count_1\ and \SPIM_MEMS:BSPIM:load_cond\)
	OR (\SPIM_MEMS:BSPIM:count_2\ and \SPIM_MEMS:BSPIM:load_cond\)
	OR (\SPIM_MEMS:BSPIM:count_3\ and \SPIM_MEMS:BSPIM:load_cond\)
	OR (\SPIM_MEMS:BSPIM:count_4\ and \SPIM_MEMS:BSPIM:load_cond\));

\SPIM_MEMS:BSPIM:tx_status_0\ <= ((not \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:state_0\));

\SPIM_MEMS:BSPIM:tx_status_4\ <= ((not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_1\ and not \SPIM_MEMS:BSPIM:state_0\));

\SPIM_MEMS:BSPIM:rx_status_6\ <= ((not \SPIM_MEMS:BSPIM:count_4\ and not \SPIM_MEMS:BSPIM:count_3\ and not \SPIM_MEMS:BSPIM:count_2\ and not \SPIM_MEMS:BSPIM:count_1\ and \SPIM_MEMS:BSPIM:count_0\ and \SPIM_MEMS:BSPIM:rx_status_4\));

\SPIM_MEMS:BSPIM:state_2\\D\ <= ((not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_0\ and not \SPIM_MEMS:BSPIM:count_4\ and not \SPIM_MEMS:BSPIM:count_3\ and not \SPIM_MEMS:BSPIM:count_2\ and not \SPIM_MEMS:BSPIM:count_0\ and not \SPIM_MEMS:BSPIM:tx_status_1\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:count_1\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:count_4\ and not \SPIM_MEMS:BSPIM:count_3\ and not \SPIM_MEMS:BSPIM:count_2\ and not \SPIM_MEMS:BSPIM:count_1\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:count_0\));

\SPIM_MEMS:BSPIM:state_1\\D\ <= ((not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:count_1\ and not \SPIM_MEMS:BSPIM:count_0\ and \SPIM_MEMS:BSPIM:state_1\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:count_0\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:count_1\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:count_0\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:tx_status_1\)
	OR (not \SPIM_MEMS:BSPIM:state_1\ and not \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:state_2\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:state_0\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:count_2\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:count_3\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:count_4\));

\SPIM_MEMS:BSPIM:state_0\\D\ <= ((not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_0\ and not \SPIM_MEMS:BSPIM:tx_status_1\ and \SPIM_MEMS:BSPIM:count_4\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_0\ and not \SPIM_MEMS:BSPIM:tx_status_1\ and \SPIM_MEMS:BSPIM:count_3\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_0\ and not \SPIM_MEMS:BSPIM:tx_status_1\ and \SPIM_MEMS:BSPIM:count_2\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_0\ and not \SPIM_MEMS:BSPIM:count_1\ and not \SPIM_MEMS:BSPIM:tx_status_1\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_0\ and not \SPIM_MEMS:BSPIM:tx_status_1\ and \SPIM_MEMS:BSPIM:count_0\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:count_4\ and not \SPIM_MEMS:BSPIM:count_3\ and not \SPIM_MEMS:BSPIM:count_2\ and not \SPIM_MEMS:BSPIM:count_1\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:count_0\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:tx_status_1\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_1\ and not \SPIM_MEMS:BSPIM:state_0\ and not \SPIM_MEMS:BSPIM:tx_status_1\));

Net_11884D <= ((not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_1\ and not \SPIM_MEMS:BSPIM:state_0\)
	OR (\SPIM_MEMS:BSPIM:state_1\ and Net_11884)
	OR (\SPIM_MEMS:BSPIM:state_2\ and Net_11884)
	OR (\SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:state_1\));

\SPIM_MEMS:BSPIM:cnt_enable\\D\ <= ((not \SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:count_4\ and \SPIM_MEMS:BSPIM:cnt_enable\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:count_3\ and \SPIM_MEMS:BSPIM:cnt_enable\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:count_2\ and \SPIM_MEMS:BSPIM:cnt_enable\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:count_1\ and \SPIM_MEMS:BSPIM:cnt_enable\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:count_0\ and \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:cnt_enable\)
	OR (not \SPIM_MEMS:BSPIM:state_1\ and not \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:state_2\ and \SPIM_MEMS:BSPIM:cnt_enable\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:cnt_enable\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:state_0\));

\SPIM_MEMS:BSPIM:mosi_reg\\D\ <= ((not \SPIM_MEMS:BSPIM:state_2\ and not \SPIM_MEMS:BSPIM:state_0\ and \SPIM_MEMS:BSPIM:state_1\ and \SPIM_MEMS:BSPIM:mosi_from_dp\)
	OR (not \SPIM_MEMS:BSPIM:state_1\ and not \SPIM_MEMS:BSPIM:state_0\ and Net_11882 and \SPIM_MEMS:BSPIM:state_2\)
	OR (not \SPIM_MEMS:BSPIM:state_2\ and Net_11882 and \SPIM_MEMS:BSPIM:state_0\));

Net_11883D <= (\SPIM_MEMS:BSPIM:state_0\
	OR not \SPIM_MEMS:BSPIM:state_1\
	OR \SPIM_MEMS:BSPIM:state_2\);

Net_12035_15D <= ((not Net_12035_15 and Net_12035_14 and Net_12035_13 and Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_15)
	OR (not Net_12035_8 and Net_12035_15)
	OR (not Net_12035_9 and Net_12035_15)
	OR (not Net_12035_10 and Net_12035_15)
	OR (not Net_12035_11 and Net_12035_15)
	OR (not Net_12035_12 and Net_12035_15)
	OR (not Net_12035_13 and Net_12035_15)
	OR (not Net_12035_14 and Net_12035_15));

Net_12035_14D <= ((not Net_12035_14 and Net_12035_13 and Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_14)
	OR (not Net_12035_8 and Net_12035_14)
	OR (not Net_12035_9 and Net_12035_14)
	OR (not Net_12035_10 and Net_12035_14)
	OR (not Net_12035_11 and Net_12035_14)
	OR (not Net_12035_12 and Net_12035_14)
	OR (not Net_12035_13 and Net_12035_14));

Net_12035_13D <= ((not Net_12035_13 and Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_13)
	OR (not Net_12035_8 and Net_12035_13)
	OR (not Net_12035_9 and Net_12035_13)
	OR (not Net_12035_10 and Net_12035_13)
	OR (not Net_12035_11 and Net_12035_13)
	OR (not Net_12035_12 and Net_12035_13));

Net_12035_12D <= ((not Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_12)
	OR (not Net_12035_8 and Net_12035_12)
	OR (not Net_12035_9 and Net_12035_12)
	OR (not Net_12035_10 and Net_12035_12)
	OR (not Net_12035_11 and Net_12035_12));

Net_12035_11D <= ((not Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_11)
	OR (not Net_12035_8 and Net_12035_11)
	OR (not Net_12035_9 and Net_12035_11)
	OR (not Net_12035_10 and Net_12035_11));

Net_12035_10D <= ((not Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_10)
	OR (not Net_12035_8 and Net_12035_10)
	OR (not Net_12035_9 and Net_12035_10));

Net_12035_9D <= ((not Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_9)
	OR (not Net_12035_8 and Net_12035_9));

Net_12035_8D <= ((not \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_12035_8)
	OR (not Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Net_12035_7D <= ((not Net_12035_7 and Net_12035_6 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0)
	OR (not Net_12035_0 and Net_12035_7)
	OR (not Net_12035_1 and Net_12035_7)
	OR (not Net_12035_2 and Net_12035_7)
	OR (not Net_12035_3 and Net_12035_7)
	OR (not Net_12035_4 and Net_12035_7)
	OR (not Net_12035_5 and Net_12035_7)
	OR (not Net_12035_6 and Net_12035_7));

Net_12035_6D <= ((not Net_12035_6 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0)
	OR (not Net_12035_0 and Net_12035_6)
	OR (not Net_12035_1 and Net_12035_6)
	OR (not Net_12035_2 and Net_12035_6)
	OR (not Net_12035_3 and Net_12035_6)
	OR (not Net_12035_4 and Net_12035_6)
	OR (not Net_12035_5 and Net_12035_6));

Net_12035_5D <= ((not Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0)
	OR (not Net_12035_0 and Net_12035_5)
	OR (not Net_12035_1 and Net_12035_5)
	OR (not Net_12035_2 and Net_12035_5)
	OR (not Net_12035_3 and Net_12035_5)
	OR (not Net_12035_4 and Net_12035_5));

Net_12035_4D <= ((not Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0)
	OR (not Net_12035_0 and Net_12035_4)
	OR (not Net_12035_1 and Net_12035_4)
	OR (not Net_12035_2 and Net_12035_4)
	OR (not Net_12035_3 and Net_12035_4));

Net_12035_3D <= ((not Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0)
	OR (not Net_12035_0 and Net_12035_3)
	OR (not Net_12035_1 and Net_12035_3)
	OR (not Net_12035_2 and Net_12035_3));

Net_12035_2D <= ((not Net_12035_2 and Net_12035_1 and Net_12035_0)
	OR (not Net_12035_0 and Net_12035_2)
	OR (not Net_12035_1 and Net_12035_2));

Net_12035_1D <= ((not Net_12035_0 and Net_12035_1)
	OR (not Net_12035_1 and Net_12035_0));

Net_12035_0D <= (not Net_12035_0);

\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ <= ((Net_12035_15 and Net_12035_14 and Net_12035_13 and Net_12035_12 and Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and \usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_12035_7 and Net_12035_6 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0));

Net_11964 <= ((not Net_12035_11 and not Net_12035_10 and not Net_12035_9 and not Net_12035_8 and not mywire_2_11 and not mywire_2_10 and not mywire_2_9 and not mywire_2_8 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_10 and not Net_12035_9 and not Net_12035_8 and not mywire_2_10 and not mywire_2_9 and not mywire_2_8 and Net_12035_11 and mywire_2_11 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_11 and not Net_12035_9 and not Net_12035_8 and not mywire_2_11 and not mywire_2_9 and not mywire_2_8 and Net_12035_10 and mywire_2_10 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_9 and not Net_12035_8 and not mywire_2_9 and not mywire_2_8 and Net_12035_11 and Net_12035_10 and mywire_2_11 and mywire_2_10 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_11 and not Net_12035_10 and not Net_12035_8 and not mywire_2_11 and not mywire_2_10 and not mywire_2_8 and Net_12035_9 and mywire_2_9 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_10 and not Net_12035_8 and not mywire_2_10 and not mywire_2_8 and Net_12035_11 and Net_12035_9 and mywire_2_11 and mywire_2_9 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_11 and not Net_12035_8 and not mywire_2_11 and not mywire_2_8 and Net_12035_10 and Net_12035_9 and mywire_2_10 and mywire_2_9 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_8 and not mywire_2_8 and Net_12035_11 and Net_12035_10 and Net_12035_9 and mywire_2_11 and mywire_2_10 and mywire_2_9 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_11 and not Net_12035_10 and not Net_12035_9 and not mywire_2_11 and not mywire_2_10 and not mywire_2_9 and Net_12035_8 and mywire_2_8 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_10 and not Net_12035_9 and not mywire_2_10 and not mywire_2_9 and Net_12035_11 and Net_12035_8 and mywire_2_11 and mywire_2_8 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_11 and not Net_12035_9 and not mywire_2_11 and not mywire_2_9 and Net_12035_10 and Net_12035_8 and mywire_2_10 and mywire_2_8 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_9 and not mywire_2_9 and Net_12035_11 and Net_12035_10 and Net_12035_8 and mywire_2_11 and mywire_2_10 and mywire_2_8 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_11 and not Net_12035_10 and not mywire_2_11 and not mywire_2_10 and Net_12035_9 and Net_12035_8 and mywire_2_9 and mywire_2_8 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_10 and not mywire_2_10 and Net_12035_11 and Net_12035_9 and Net_12035_8 and mywire_2_11 and mywire_2_9 and mywire_2_8 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (not Net_12035_11 and not mywire_2_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and mywire_2_10 and mywire_2_9 and mywire_2_8 and \MODULE_4:g1:a0:gx:u0:eqi_0\)
	OR (Net_12035_11 and Net_12035_10 and Net_12035_9 and Net_12035_8 and mywire_2_11 and mywire_2_10 and mywire_2_9 and mywire_2_8 and \MODULE_4:g1:a0:gx:u0:eqi_0\));

Net_12099 <= (not Mhz4_096);

\Period:bSR:status_0\ <= ((not \Period:bSR:load_reg\ and cydff_10));

Net_11444 <= ((not Net_7248 and not Frame_clear_1)
	OR (Net_7248 and Frame_clear_1));

\MODULE_4:g1:a0:gx:u0:eq_5\ <= ((not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and mywire_2_5)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and mywire_2_4)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and mywire_2_5 and mywire_2_4)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_3 and mywire_2_3)
	OR (not Net_12035_4 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_3 and mywire_2_5 and mywire_2_3)
	OR (not Net_12035_5 and not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and mywire_2_4 and mywire_2_3)
	OR (not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_3 and mywire_2_5 and mywire_2_4 and mywire_2_3)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_2 and mywire_2_2)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_2 and mywire_2_5 and mywire_2_2)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and Net_12035_2 and mywire_2_4 and mywire_2_2)
	OR (not Net_12035_3 and not Net_12035_1 and not Net_12035_0 and not mywire_2_3 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_2 and mywire_2_5 and mywire_2_4 and mywire_2_2)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_1 and not mywire_2_0 and Net_12035_3 and Net_12035_2 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_4 and not Net_12035_1 and not Net_12035_0 and not mywire_2_4 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_3 and Net_12035_2 and mywire_2_5 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_5 and not Net_12035_1 and not Net_12035_0 and not mywire_2_5 and not mywire_2_1 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and Net_12035_2 and mywire_2_4 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_1 and not Net_12035_0 and not mywire_2_1 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_2)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_1 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_5 and Net_12035_1 and mywire_2_5 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_5 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_4 and Net_12035_1 and mywire_2_4 and mywire_2_1)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_0 and not mywire_2_3 and not mywire_2_2 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_1 and mywire_2_5 and mywire_2_4 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_2 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_2 and not mywire_2_0 and Net_12035_3 and Net_12035_1 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_2 and not Net_12035_0 and not mywire_2_4 and not mywire_2_2 and not mywire_2_0 and Net_12035_5 and Net_12035_3 and Net_12035_1 and mywire_2_5 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_2 and not Net_12035_0 and not mywire_2_5 and not mywire_2_2 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and Net_12035_1 and mywire_2_4 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_2 and not Net_12035_0 and not mywire_2_2 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_1 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_0 and Net_12035_2 and Net_12035_1 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_0 and not mywire_2_4 and not mywire_2_3 and not mywire_2_0 and Net_12035_5 and Net_12035_2 and Net_12035_1 and mywire_2_5 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_0 and not mywire_2_5 and not mywire_2_3 and not mywire_2_0 and Net_12035_4 and Net_12035_2 and Net_12035_1 and mywire_2_4 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_3 and not Net_12035_0 and not mywire_2_3 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_2 and Net_12035_1 and mywire_2_5 and mywire_2_4 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_0 and not mywire_2_5 and not mywire_2_4 and not mywire_2_0 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_4 and not Net_12035_0 and not mywire_2_4 and not mywire_2_0 and Net_12035_5 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_5 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_0 and not mywire_2_5 and not mywire_2_0 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_0 and not mywire_2_0 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_0 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_5 and Net_12035_0 and mywire_2_5 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_5 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_4 and Net_12035_0 and mywire_2_4 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_2 and not Net_12035_1 and not mywire_2_3 and not mywire_2_2 and not mywire_2_1 and Net_12035_5 and Net_12035_4 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_2 and not Net_12035_1 and not mywire_2_5 and not mywire_2_4 and not mywire_2_2 and not mywire_2_1 and Net_12035_3 and Net_12035_0 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_2 and not Net_12035_1 and not mywire_2_4 and not mywire_2_2 and not mywire_2_1 and Net_12035_5 and Net_12035_3 and Net_12035_0 and mywire_2_5 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_2 and not Net_12035_1 and not mywire_2_5 and not mywire_2_2 and not mywire_2_1 and Net_12035_4 and Net_12035_3 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_2 and not Net_12035_1 and not mywire_2_2 and not mywire_2_1 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_1 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_1 and Net_12035_2 and Net_12035_0 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_1 and not mywire_2_4 and not mywire_2_3 and not mywire_2_1 and Net_12035_5 and Net_12035_2 and Net_12035_0 and mywire_2_5 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_1 and not mywire_2_5 and not mywire_2_3 and not mywire_2_1 and Net_12035_4 and Net_12035_2 and Net_12035_0 and mywire_2_4 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_1 and not mywire_2_3 and not mywire_2_1 and Net_12035_5 and Net_12035_4 and Net_12035_2 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_1 and not mywire_2_5 and not mywire_2_4 and not mywire_2_1 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_1 and not mywire_2_4 and not mywire_2_1 and Net_12035_5 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_5 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_1 and not mywire_2_5 and not mywire_2_1 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_1 and not mywire_2_1 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and Net_12035_1 and Net_12035_0 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not Net_12035_2 and not mywire_2_4 and not mywire_2_3 and not mywire_2_2 and Net_12035_5 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_3 and not Net_12035_2 and not mywire_2_5 and not mywire_2_3 and not mywire_2_2 and Net_12035_4 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_3 and not Net_12035_2 and not mywire_2_3 and not mywire_2_2 and Net_12035_5 and Net_12035_4 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_2 and not mywire_2_5 and not mywire_2_4 and not mywire_2_2 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_2 and not mywire_2_4 and not mywire_2_2 and Net_12035_5 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_2 and not mywire_2_5 and not mywire_2_2 and Net_12035_4 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_2 and not mywire_2_2 and Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not Net_12035_3 and not mywire_2_4 and not mywire_2_3 and Net_12035_5 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_3 and not mywire_2_5 and not mywire_2_3 and Net_12035_4 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_3 and not mywire_2_3 and Net_12035_5 and Net_12035_4 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not Net_12035_4 and not mywire_2_5 and not mywire_2_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_4 and not mywire_2_4 and Net_12035_5 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_5 and not mywire_2_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (Net_12035_5 and Net_12035_4 and Net_12035_3 and Net_12035_2 and Net_12035_1 and Net_12035_0 and mywire_2_5 and mywire_2_4 and mywire_2_3 and mywire_2_2 and mywire_2_1 and mywire_2_0));

\MODULE_4:g1:a0:gx:u0:eq_7\ <= ((not Net_12035_7 and not Net_12035_6 and not mywire_2_7 and not mywire_2_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_12035_6 and not mywire_2_6 and Net_12035_7 and mywire_2_7 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_12035_7 and not mywire_2_7 and Net_12035_6 and mywire_2_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (Net_12035_7 and Net_12035_6 and mywire_2_7 and mywire_2_6 and \MODULE_4:g1:a0:gx:u0:eq_5\));

\MODULE_4:g1:a0:gx:u0:lt_11\ <= ((not Net_12035_9 and mywire_2_11 and mywire_2_10 and mywire_2_9)
	OR (not Net_12035_11 and not Net_12035_9 and mywire_2_10 and mywire_2_9)
	OR (not Net_12035_10 and not Net_12035_9 and mywire_2_11 and mywire_2_9)
	OR (not Net_12035_11 and not Net_12035_10 and not Net_12035_9 and mywire_2_9)
	OR (not Net_12035_10 and mywire_2_11 and mywire_2_10)
	OR (not Net_12035_11 and not Net_12035_10 and mywire_2_10)
	OR (not Net_12035_11 and mywire_2_11));

\MODULE_4:g1:a0:gx:u0:gt_11\ <= ((not mywire_2_11 and not mywire_2_10 and not mywire_2_9 and Net_12035_9)
	OR (not mywire_2_10 and not mywire_2_9 and Net_12035_11 and Net_12035_9)
	OR (not mywire_2_11 and not mywire_2_9 and Net_12035_10 and Net_12035_9)
	OR (not mywire_2_9 and Net_12035_11 and Net_12035_10 and Net_12035_9)
	OR (not mywire_2_11 and not mywire_2_10 and Net_12035_10)
	OR (not mywire_2_10 and Net_12035_11 and Net_12035_10)
	OR (not mywire_2_11 and Net_12035_11));

\MODULE_4:g1:a0:gx:u0:lt_8\ <= ((not Net_12035_6 and mywire_2_7 and mywire_2_6 and mywire_2_8)
	OR (not Net_12035_7 and not Net_12035_6 and mywire_2_6 and mywire_2_8)
	OR (not Net_12035_8 and not Net_12035_6 and mywire_2_7 and mywire_2_6)
	OR (not Net_12035_8 and not Net_12035_7 and not Net_12035_6 and mywire_2_6)
	OR (not Net_12035_7 and mywire_2_7 and mywire_2_8)
	OR (not Net_12035_8 and not Net_12035_7 and mywire_2_7)
	OR (not Net_12035_8 and mywire_2_8));

\MODULE_4:g1:a0:gx:u0:gt_8\ <= ((not mywire_2_7 and not mywire_2_6 and not mywire_2_8 and Net_12035_6)
	OR (not mywire_2_6 and not mywire_2_8 and Net_12035_7 and Net_12035_6)
	OR (not mywire_2_7 and not mywire_2_6 and Net_12035_8 and Net_12035_6)
	OR (not mywire_2_6 and Net_12035_8 and Net_12035_7 and Net_12035_6)
	OR (not mywire_2_7 and not mywire_2_8 and Net_12035_7)
	OR (not mywire_2_7 and Net_12035_8 and Net_12035_7)
	OR (not mywire_2_8 and Net_12035_8));

\MODULE_4:g1:a0:gx:u0:lt_5\ <= ((not Net_12035_3 and mywire_2_5 and mywire_2_4 and mywire_2_3)
	OR (not Net_12035_5 and not Net_12035_3 and mywire_2_4 and mywire_2_3)
	OR (not Net_12035_4 and not Net_12035_3 and mywire_2_5 and mywire_2_3)
	OR (not Net_12035_5 and not Net_12035_4 and not Net_12035_3 and mywire_2_3)
	OR (not Net_12035_4 and mywire_2_5 and mywire_2_4)
	OR (not Net_12035_5 and not Net_12035_4 and mywire_2_4)
	OR (not Net_12035_5 and mywire_2_5));

\MODULE_4:g1:a0:gx:u0:gt_5\ <= ((not mywire_2_5 and not mywire_2_4 and not mywire_2_3 and Net_12035_3)
	OR (not mywire_2_4 and not mywire_2_3 and Net_12035_5 and Net_12035_3)
	OR (not mywire_2_5 and not mywire_2_3 and Net_12035_4 and Net_12035_3)
	OR (not mywire_2_3 and Net_12035_5 and Net_12035_4 and Net_12035_3)
	OR (not mywire_2_5 and not mywire_2_4 and Net_12035_4)
	OR (not mywire_2_4 and Net_12035_5 and Net_12035_4)
	OR (not mywire_2_5 and Net_12035_5));

\MODULE_4:g1:a0:gx:u0:lt_2\ <= ((not Net_12035_0 and mywire_2_2 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_2 and not Net_12035_0 and mywire_2_1 and mywire_2_0)
	OR (not Net_12035_1 and not Net_12035_0 and mywire_2_2 and mywire_2_0)
	OR (not Net_12035_2 and not Net_12035_1 and not Net_12035_0 and mywire_2_0)
	OR (not Net_12035_1 and mywire_2_2 and mywire_2_1)
	OR (not Net_12035_2 and not Net_12035_1 and mywire_2_1)
	OR (not Net_12035_2 and mywire_2_2));

\MODULE_4:g1:a0:gx:u0:gt_2\ <= ((not mywire_2_2 and not mywire_2_1 and not mywire_2_0 and Net_12035_0)
	OR (not mywire_2_1 and not mywire_2_0 and Net_12035_2 and Net_12035_0)
	OR (not mywire_2_2 and not mywire_2_0 and Net_12035_1 and Net_12035_0)
	OR (not mywire_2_0 and Net_12035_2 and Net_12035_1 and Net_12035_0)
	OR (not mywire_2_2 and not mywire_2_1 and Net_12035_1)
	OR (not mywire_2_1 and Net_12035_2 and Net_12035_1)
	OR (not mywire_2_2 and Net_12035_2));

DInN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ad216d65-d721-47ad-b390-994c64fc41b7",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DInN_net_0),
		analog=>Net_58,
		io=>(tmpIO_0__DInN_net_0),
		siovref=>(tmpSIOVREF__DInN_net_0),
		annotation=>Net_53,
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DInN_net_0);
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_53, Net_54));
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_43);
\Comp_2:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_73,
		vminus=>Net_10739,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>n124);
Vout_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vout_1_net_0),
		analog=>Net_63,
		io=>(tmpIO_0__Vout_1_net_0),
		siovref=>(tmpSIOVREF__Vout_1_net_0),
		annotation=>Net_70,
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vout_1_net_0);
DInP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dc289d35-d461-4f36-aec1-f6608f41166c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DInP_net_0),
		analog=>Net_10739,
		io=>(tmpIO_0__DInP_net_0),
		siovref=>(tmpSIOVREF__DInP_net_0),
		annotation=>Net_54,
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DInP_net_0);
\Comp_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_73,
		vminus=>Net_58,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>n123);
T_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Transformer_v1_0",
		port_names=>"P1, P2, PCT, S1, S2, SCT",
		width=>6)
	PORT MAP(connect=>(Net_54, Net_53, Net_70, Net_7061,
			Net_7062, Net_7063));
\VDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_73,
		iout=>\VDAC8_1:Net_77\);
\VDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_1:Net_77\);
\Opamp_1:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_43,
		vminus=>\Opamp_1:Net_29\,
		vout=>Net_63);
\Opamp_1:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Opamp_1:Net_29\,
		signal2=>Net_63);
\GlitchFilter_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_7070,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\GlitchFilter_1:op_clk\);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"92638c71-d3ee-4bf8-af13-ac4852464d3e",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_9581,
		dig_domain_out=>open);
\FrameAllow:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\FrameAllow:control_7\, \FrameAllow:control_6\, \FrameAllow:control_5\, \FrameAllow:control_4\,
			\FrameAllow:control_3\, \FrameAllow:control_2\, \FrameAllow:control_1\, Net_7248));
\Waiter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10842,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\Waiter:CounterUDB:ClockOutFromEnBlock\);
\Waiter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_10779,
		clock=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Waiter:CounterUDB:status_6\, \Waiter:CounterUDB:status_5\, \Waiter:CounterUDB:hwCapture\, zero,
			\Waiter:CounterUDB:status_2\, \Waiter:CounterUDB:status_1\, \Waiter:CounterUDB:status_0\),
		interrupt=>\Waiter:Net_43\);
\Waiter:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__DInN_net_0, \Waiter:CounterUDB:count_enable\, \Waiter:CounterUDB:hwCapture\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Waiter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Waiter:CounterUDB:per_equal\,
		cl0=>\Waiter:CounterUDB:nc42\,
		z0=>\Waiter:CounterUDB:status_1\,
		ff0=>\Waiter:CounterUDB:per_FF\,
		ce1=>\Waiter:CounterUDB:cmp_equal\,
		cl1=>\Waiter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Waiter:CounterUDB:status_6\,
		f0_blk_stat=>\Waiter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0feb943a-bf8d-457b-8b44-ba0833106cbd",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"20833333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4484,
		dig_domain_out=>open);
\BitCounterDec:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10862,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\);
\BitCounterDec:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10862,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\BitCounterDec:CounterUDB:Clk_Ctl_i\);
\BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BitCounterDec:CounterUDB:Clk_Ctl_i\,
		control=>(\BitCounterDec:CounterUDB:control_7\, \BitCounterDec:CounterUDB:control_6\, \BitCounterDec:CounterUDB:control_5\, \BitCounterDec:CounterUDB:control_4\,
			\BitCounterDec:CounterUDB:control_3\, \BitCounterDec:CounterUDB:control_2\, \BitCounterDec:CounterUDB:control_1\, \BitCounterDec:CounterUDB:control_0\));
\BitCounterDec:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_10779,
		clock=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		status=>(\BitCounterDec:CounterUDB:status_6\, \BitCounterDec:CounterUDB:status_5\, zero, zero,
			\BitCounterDec:CounterUDB:status_2\, \BitCounterDec:CounterUDB:status_1\, \BitCounterDec:CounterUDB:status_0\),
		interrupt=>\BitCounterDec:Net_43\);
\BitCounterDec:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__DInN_net_0, \BitCounterDec:CounterUDB:count_enable\, \BitCounterDec:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BitCounterDec:CounterUDB:reload\,
		cl0=>\BitCounterDec:CounterUDB:nc42\,
		z0=>\BitCounterDec:CounterUDB:status_1\,
		ff0=>\BitCounterDec:CounterUDB:per_FF\,
		ce1=>\BitCounterDec:CounterUDB:cmp_equal\,
		cl1=>\BitCounterDec:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\BitCounterDec:CounterUDB:status_6\,
		f0_blk_stat=>\BitCounterDec:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RecieveShiftReg:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10771,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\RecieveShiftReg:bSR:clk_fin\);
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RecieveShiftReg:bSR:clk_fin\,
		control=>(\RecieveShiftReg:bSR:control_7\, \RecieveShiftReg:bSR:control_6\, \RecieveShiftReg:bSR:control_5\, \RecieveShiftReg:bSR:control_4\,
			\RecieveShiftReg:bSR:control_3\, \RecieveShiftReg:bSR:control_2\, \RecieveShiftReg:bSR:control_1\, \RecieveShiftReg:bSR:ctrl_clk_enable\));
\RecieveShiftReg:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\RecieveShiftReg:bSR:clk_fin\,
		status=>(\RecieveShiftReg:bSR:status_6\, \RecieveShiftReg:bSR:status_5\, \RecieveShiftReg:bSR:status_4\, \RecieveShiftReg:bSR:status_3\,
			zero, Net_7164, zero),
		interrupt=>Net_7168);
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RecieveShiftReg:bSR:clk_fin\,
		cs_addr=>(\RecieveShiftReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>cydff_2,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_7164,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RecieveShiftReg:bSR:so_32_0\,
		f0_bus_stat=>\RecieveShiftReg:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\RecieveShiftReg:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\RecieveShiftReg:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\RecieveShiftReg:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RecieveShiftReg:bSR:clk_fin\,
		cs_addr=>(\RecieveShiftReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>cydff_2,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_7164,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RecieveShiftReg:bSR:so_32_1\,
		f0_bus_stat=>\RecieveShiftReg:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\RecieveShiftReg:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\RecieveShiftReg:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\RecieveShiftReg:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		co=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RecieveShiftReg:bSR:clk_fin\,
		cs_addr=>(\RecieveShiftReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>cydff_2,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_7164,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RecieveShiftReg:bSR:so_32_2\,
		f0_bus_stat=>\RecieveShiftReg:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\RecieveShiftReg:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\RecieveShiftReg:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\RecieveShiftReg:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		co=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RecieveShiftReg:bSR:clk_fin\,
		cs_addr=>(\RecieveShiftReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>cydff_2,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_7164,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RecieveShiftReg:bSR:so_32_3\,
		f0_bus_stat=>\RecieveShiftReg:bSR:status_4\,
		f0_blk_stat=>\RecieveShiftReg:bSR:status_3\,
		f1_bus_stat=>\RecieveShiftReg:bSR:status_6\,
		f1_blk_stat=>\RecieveShiftReg:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
WordShifted:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_7168);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3de63e2f-009e-4e0a-b688-6e2dad875b28",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3360,
		dig_domain_out=>open);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"808fc21e-de41-4a06-8312-4eecff54ccf8",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_7070,
		dig_domain_out=>open);
DOut1P:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d1a92a4-f694-40aa-9a5a-76a2fc7a20a0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>My_wire_1,
		fb=>(tmpFB_0__DOut1P_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut1P_net_0),
		siovref=>(tmpSIOVREF__DOut1P_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut1P_net_0);
\GlitchFilter_6:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3004,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\GlitchFilter_6:op_clk\);
\GlitchFilter_6:genblk2:Counter0:DP:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
		d0_init=>"00001001",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\GlitchFilter_6:op_clk\,
		cs_addr=>(zero, FrameRX_1, Frame_clear_1),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\GlitchFilter_6:counter_done_0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\GlitchFilter_3:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3360,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\GlitchFilter_3:op_clk\);
EN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6847f2fc-d5fa-4910-8f3d-8d45b5ceb563",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>My_wire_2,
		fb=>(tmpFB_0__EN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__EN1_net_0),
		siovref=>(tmpSIOVREF__EN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EN1_net_0);
DOut1N:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ebc02dd0-519d-4a8e-a3ed-8da7309e851f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>My_wire_0,
		fb=>(tmpFB_0__DOut1N_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut1N_net_0),
		siovref=>(tmpSIOVREF__DOut1N_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut1N_net_0);
\TransmitShiftReg:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10749,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\TransmitShiftReg:bSR:clk_fin\);
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TransmitShiftReg:bSR:clk_fin\,
		control=>(\TransmitShiftReg:bSR:control_7\, \TransmitShiftReg:bSR:control_6\, \TransmitShiftReg:bSR:control_5\, \TransmitShiftReg:bSR:control_4\,
			\TransmitShiftReg:bSR:control_3\, \TransmitShiftReg:bSR:control_2\, \TransmitShiftReg:bSR:control_1\, \TransmitShiftReg:bSR:ctrl_clk_enable\));
\TransmitShiftReg:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\TransmitShiftReg:bSR:clk_fin\,
		status=>(\TransmitShiftReg:bSR:status_6\, \TransmitShiftReg:bSR:status_5\, \TransmitShiftReg:bSR:status_4\, \TransmitShiftReg:bSR:status_3\,
			zero, zero, \TransmitShiftReg:bSR:status_0\),
		interrupt=>Net_10480);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__DInN_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_0\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__DInN_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_1\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__DInN_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_2\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__DInN_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_10649,
		f0_bus_stat=>\TransmitShiftReg:bSR:status_4\,
		f0_blk_stat=>\TransmitShiftReg:bSR:status_3\,
		f1_bus_stat=>\TransmitShiftReg:bSR:status_6\,
		f1_blk_stat=>\TransmitShiftReg:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_TransmitWordShift:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10110);
isr_Load_TrShReg:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10480);
\StartTransmit:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\StartTransmit:control_7\, \StartTransmit:control_6\, \StartTransmit:control_5\, \StartTransmit:control_4\,
			\StartTransmit:control_3\, \StartTransmit:control_2\, \StartTransmit:control_1\, Net_11447));
\BitCounterEnc:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_9581,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\);
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		status=>(\BitCounterEnc:CounterUDB:status_6\, \BitCounterEnc:CounterUDB:status_5\, zero, zero,
			\BitCounterEnc:CounterUDB:status_2\, \BitCounterEnc:CounterUDB:status_1\, \BitCounterEnc:CounterUDB:status_0\),
		interrupt=>Net_10110);
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__DInN_net_0, \BitCounterEnc:CounterUDB:count_enable\, \BitCounterEnc:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BitCounterEnc:CounterUDB:reload\,
		cl0=>\BitCounterEnc:CounterUDB:nc42\,
		z0=>\BitCounterEnc:CounterUDB:status_1\,
		ff0=>\BitCounterEnc:CounterUDB:per_FF\,
		ce1=>\BitCounterEnc:CounterUDB:cmp_equal\,
		cl1=>\BitCounterEnc:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\BitCounterEnc:CounterUDB:status_6\,
		f0_blk_stat=>\BitCounterEnc:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_8:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3692bd59-6fb6-474d-981b-2cc328245c19",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10862,
		dig_domain_out=>open);
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2f72d279-4171-419e-b129-d0f04a61a626",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10842,
		dig_domain_out=>open);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ef9d0457-9a44-46b2-ab48-40a996c03758",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3004,
		dig_domain_out=>open);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"dcf6f238-b9df-475c-abec-17f8532a3239",
		source_clock_id=>"",
		divisor=>0,
		period=>"20833333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10896,
		dig_domain_out=>open);
EndFrame:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10779);
\StartButton_1:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_10779));
MC:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fc4436e9-87a7-46fb-ac68-45995e9db523",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_12290,
		dig_domain_out=>open);
\Boundary8bit:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_12290,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_12456,
		compare=>\Boundary8bit:Net_47\,
		interrupt=>\Boundary8bit:Net_42\);
Pin_test11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"1",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11735,
		fb=>(tmpFB_0__Pin_test11_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_test11_net_0),
		siovref=>(tmpSIOVREF__Pin_test11_net_0),
		annotation=>Net_11868,
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_test11_net_0);
Out_TikTak:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"733fd33f-9bf8-4fb4-a4d2-bfe695ba0761",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11292,
		fb=>(tmpFB_0__Out_TikTak_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_TikTak_net_0),
		siovref=>(tmpSIOVREF__Out_TikTak_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_TikTak_net_0);
\SigmaReg:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_12515,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\SigmaReg:bSR:clk_fin\);
\SigmaReg:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SigmaReg:bSR:clk_fin\,
		control=>(\SigmaReg:bSR:control_7\, \SigmaReg:bSR:control_6\, \SigmaReg:bSR:control_5\, \SigmaReg:bSR:control_4\,
			\SigmaReg:bSR:control_3\, \SigmaReg:bSR:control_2\, \SigmaReg:bSR:control_1\, \SigmaReg:bSR:ctrl_clk_enable\));
\SigmaReg:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\SigmaReg:bSR:clk_fin\,
		status=>(\SigmaReg:bSR:status_6\, \SigmaReg:bSR:status_5\, \SigmaReg:bSR:status_4\, \SigmaReg:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_11599);
\SigmaReg:bSR:sC8:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		cs_addr=>(\SigmaReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_12420,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_698,
		f0_bus_stat=>\SigmaReg:bSR:status_4\,
		f0_blk_stat=>\SigmaReg:bSR:status_3\,
		f1_bus_stat=>\SigmaReg:bSR:status_6\,
		f1_blk_stat=>\SigmaReg:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Control_Period:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Period:control_7\, \Control_Period:control_6\, \Control_Period:control_5\, \Control_Period:control_4\,
			\Control_Period:control_3\, \Control_Period:control_2\, Net_12461, Net_12462));
Pin_test22:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d0c91aad-77e6-4c61-b4f5-8f20880a67c1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"1",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11701,
		fb=>(tmpFB_0__Pin_test22_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_test22_net_0),
		siovref=>(tmpSIOVREF__Pin_test22_net_0),
		annotation=>Net_11870,
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_test22_net_0);
Pin_test21:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7cfa5c3d-4b41-45d8-bd20-ad70a24c2bcc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"1",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11701,
		fb=>(tmpFB_0__Pin_test21_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_test21_net_0),
		siovref=>(tmpSIOVREF__Pin_test21_net_0),
		annotation=>Net_11870,
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_test21_net_0);
Pin_test12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e41a941-f208-481a-a98e-95446f0c9187",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"1",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11735,
		fb=>(tmpFB_0__Pin_test12_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_test12_net_0),
		siovref=>(tmpSIOVREF__Pin_test12_net_0),
		annotation=>Net_11868,
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_test12_net_0);
DOUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>Net_19,
		analog=>(open),
		io=>(tmpIO_0__DOUT_net_0),
		siovref=>(tmpSIOVREF__DOUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOUT_net_0);
DIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_23,
		fb=>(tmpFB_0__DIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__DIN_net_0),
		siovref=>(tmpSIOVREF__DIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIN_net_0);
SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_25,
		fb=>(tmpFB_0__SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_net_0),
		siovref=>(tmpSIOVREF__SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_net_0);
\SPI_ADC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPI_ADC:Net_276\,
		dig_domain_out=>open);
\SPI_ADC:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_11488);
\SPI_ADC:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPI_ADC:Net_276\,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\SPI_ADC:BSPIM:clk_fin\);
\SPI_ADC:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPI_ADC:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPI_ADC:BSPIM:cnt_enable\,
		count=>(\SPI_ADC:BSPIM:count_6\, \SPI_ADC:BSPIM:count_5\, \SPI_ADC:BSPIM:count_4\, \SPI_ADC:BSPIM:count_3\,
			\SPI_ADC:BSPIM:count_2\, \SPI_ADC:BSPIM:count_1\, \SPI_ADC:BSPIM:count_0\),
		tc=>\SPI_ADC:BSPIM:cnt_tc\);
\SPI_ADC:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI_ADC:BSPIM:clk_fin\,
		status=>(zero, zero, \SPI_ADC:BSPIM:tx_status_4\, \SPI_ADC:BSPIM:load_rx_data\,
			\SPI_ADC:BSPIM:tx_status_2\, \SPI_ADC:BSPIM:tx_status_1\, \SPI_ADC:BSPIM:tx_status_0\),
		interrupt=>Net_11490);
\SPI_ADC:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI_ADC:BSPIM:clk_fin\,
		status=>(\SPI_ADC:BSPIM:rx_status_6\, \SPI_ADC:BSPIM:rx_status_5\, \SPI_ADC:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_11488);
\SPI_ADC:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		cs_addr=>(\SPI_ADC:BSPIM:state_2\, \SPI_ADC:BSPIM:state_1\, \SPI_ADC:BSPIM:state_0\),
		route_si=>Net_19,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPI_ADC:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPI_ADC:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPI_ADC:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPI_ADC:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPI_ADC:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPI_ADC:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPI_ADC:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_11490);
Clock_9:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0f135dfa-279e-4c52-bc31-a8b80a6333a5",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_11506,
		dig_domain_out=>open);
\GlitchFilter_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11506,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\GlitchFilter_2:op_clk\);
\GlitchFilter_2:genblk2:Counter0:DP:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
		d0_init=>"10001111",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\GlitchFilter_2:op_clk\,
		cs_addr=>(zero, Net_11504, Net_11503),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\GlitchFilter_2:counter_done_0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
CSn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"66dccd7f-de45-4f3c-bfb7-a367ee8c09fe",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11503,
		fb=>(tmpFB_0__CSn_net_0),
		analog=>(open),
		io=>(tmpIO_0__CSn_net_0),
		siovref=>(tmpSIOVREF__CSn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CSn_net_0);
\TEST:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Mhz4_096,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\TEST:PWMUDB:ClockOutFromEnBlock\);
\TEST:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		control=>(\TEST:PWMUDB:control_7\, \TEST:PWMUDB:control_6\, \TEST:PWMUDB:control_5\, \TEST:PWMUDB:control_4\,
			\TEST:PWMUDB:control_3\, \TEST:PWMUDB:control_2\, \TEST:PWMUDB:control_1\, \TEST:PWMUDB:control_0\));
\TEST:PWMUDB:genblk7:dbctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		control=>(\TEST:PWMUDB:dbcontrol_7\, \TEST:PWMUDB:dbcontrol_6\, \TEST:PWMUDB:dbcontrol_5\, \TEST:PWMUDB:dbcontrol_4\,
			\TEST:PWMUDB:dbcontrol_3\, \TEST:PWMUDB:dbcontrol_2\, \TEST:PWMUDB:dbcontrol_1\, \TEST:PWMUDB:dbcontrol_0\));
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\,
		y=>\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\);
\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\TEST:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\);
\TEST:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \TEST:PWMUDB:status_5\, zero, \TEST:PWMUDB:status_3\,
			\TEST:PWMUDB:status_2\, \TEST:PWMUDB:status_1\, \TEST:PWMUDB:status_0\),
		interrupt=>\TEST:Net_55\);
\TEST:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\TEST:PWMUDB:tc_i\, \TEST:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\TEST:PWMUDB:nc2\,
		cl0=>\TEST:PWMUDB:nc3\,
		z0=>\TEST:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\TEST:PWMUDB:nc4\,
		cl1=>\TEST:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\TEST:PWMUDB:nc6\,
		f1_blk_stat=>\TEST:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TEST:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\TEST:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\TEST:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\TEST:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TEST:PWMUDB:sP16:pwmdp:cmp_eq_1\, \TEST:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\TEST:PWMUDB:sP16:pwmdp:cmp_lt_1\, \TEST:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\TEST:PWMUDB:sP16:pwmdp:cmp_zero_1\, \TEST:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\TEST:PWMUDB:sP16:pwmdp:cmp_ff_1\, \TEST:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\TEST:PWMUDB:sP16:pwmdp:cap_1\, \TEST:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\TEST:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TEST:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\TEST:PWMUDB:tc_i\, \TEST:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\TEST:PWMUDB:cmp1_eq\,
		cl0=>\TEST:PWMUDB:cmp1_less\,
		z0=>\TEST:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\TEST:PWMUDB:cmp2_eq\,
		cl1=>\TEST:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\TEST:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\TEST:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TEST:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\TEST:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\TEST:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TEST:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\TEST:PWMUDB:sP16:pwmdp:cmp_eq_1\, \TEST:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\TEST:PWMUDB:sP16:pwmdp:cmp_lt_1\, \TEST:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\TEST:PWMUDB:sP16:pwmdp:cmp_zero_1\, \TEST:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\TEST:PWMUDB:sP16:pwmdp:cmp_ff_1\, \TEST:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\TEST:PWMUDB:sP16:pwmdp:cap_1\, \TEST:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\TEST:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\TEST:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Capture_high:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>tmpOE__DInN_net_0,
		status=>(captured_15, captured_14, captured_13, captured_12,
			captured_11, captured_10, captured_9, captured_8));
\Control_Capture_3:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Capture_3:control_7\, \Control_Capture_3:control_6\, \Control_Capture_3:control_5\, \Control_Capture_3:control_4\,
			\Control_Capture_3:control_3\, \Control_Capture_3:control_2\, Net_11566, Net_11565));
isr_DRDY:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_11576);
DRDYn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f4d5da4-5bdb-4e3e-b756-bc65445f8256",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>Net_11575,
		analog=>(open),
		io=>(tmpIO_0__DRDYn_net_0),
		siovref=>(tmpSIOVREF__DRDYn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DRDYn_net_0);
START_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e92471ad-6952-4332-b0b1-db5c45ee5fa2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>cydff_18,
		fb=>(tmpFB_0__START_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__START_PIN_net_0),
		siovref=>(tmpSIOVREF__START_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__START_PIN_net_0);
C_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_11868, Net_11873));
C_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_11870, Net_11873));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_11873);
L_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Inductor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_11868, Net_11870));
SDO2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2ee3473f-9499-40e0-ba20-47a21187f0d4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>Net_11881,
		analog=>(open),
		io=>(tmpIO_0__SDO2_net_0),
		siovref=>(tmpSIOVREF__SDO2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDO2_net_0);
SDI2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c73073c5-73bd-415c-880b-7dd26b5a2687",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11882,
		fb=>(tmpFB_0__SDI2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SDI2_net_0),
		siovref=>(tmpSIOVREF__SDI2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDI2_net_0);
SCL2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b334e85b-a379-46e4-9890-7d21989c1e2c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11883,
		fb=>(tmpFB_0__SCL2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCL2_net_0),
		siovref=>(tmpSIOVREF__SCL2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL2_net_0);
\SPIM_MEMS:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"65fdd4ea-9e90-48d7-94f8-8e3492ad728e/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_MEMS:Net_276\,
		dig_domain_out=>open);
\SPIM_MEMS:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_MEMS:Net_276\,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\SPIM_MEMS:BSPIM:clk_fin\);
\SPIM_MEMS:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_MEMS:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM_MEMS:BSPIM:cnt_enable\,
		count=>(\SPIM_MEMS:BSPIM:count_6\, \SPIM_MEMS:BSPIM:count_5\, \SPIM_MEMS:BSPIM:count_4\, \SPIM_MEMS:BSPIM:count_3\,
			\SPIM_MEMS:BSPIM:count_2\, \SPIM_MEMS:BSPIM:count_1\, \SPIM_MEMS:BSPIM:count_0\),
		tc=>\SPIM_MEMS:BSPIM:cnt_tc\);
\SPIM_MEMS:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_MEMS:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM_MEMS:BSPIM:tx_status_4\, \SPIM_MEMS:BSPIM:load_rx_data\,
			\SPIM_MEMS:BSPIM:tx_status_2\, \SPIM_MEMS:BSPIM:tx_status_1\, \SPIM_MEMS:BSPIM:tx_status_0\),
		interrupt=>Net_11889);
\SPIM_MEMS:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_MEMS:BSPIM:clk_fin\,
		status=>(\SPIM_MEMS:BSPIM:rx_status_6\, \SPIM_MEMS:BSPIM:rx_status_5\, \SPIM_MEMS:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_11887);
\SPIM_MEMS:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_MEMS:BSPIM:state_2\, \SPIM_MEMS:BSPIM:state_1\, \SPIM_MEMS:BSPIM:state_0\),
		route_si=>Net_11881,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_MEMS:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_MEMS:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_MEMS:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_MEMS:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_MEMS:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_MEMS:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
CS2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"57071bdc-96c6-4c5c-8b16-59711583ddd0",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11884,
		fb=>(tmpFB_0__CS2_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS2_net_0),
		siovref=>(tmpSIOVREF__CS2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS2_net_0);
INT1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11887,
		fb=>(tmpFB_0__INT1_net_0),
		analog=>(open),
		io=>(tmpIO_0__INT1_net_0),
		siovref=>(tmpSIOVREF__INT1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__INT1_net_0);
INT2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"426426d3-a28c-4241-8fb6-728927dc6d9d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11889,
		fb=>(tmpFB_0__INT2_net_0),
		analog=>(open),
		io=>(tmpIO_0__INT2_net_0),
		siovref=>(tmpSIOVREF__INT2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__INT2_net_0);
CH32kHZ_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"75c1712f-a25c-4049-8187-966f97c47af7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>Net_11934,
		analog=>(open),
		io=>(tmpIO_0__CH32kHZ_IN_net_0),
		siovref=>(tmpSIOVREF__CH32kHZ_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CH32kHZ_IN_net_0);
CH32kHZ_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c54ccfbc-4a73-4566-8ad2-91c0a891e513",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>Net_11935,
		analog=>(open),
		io=>(tmpIO_0__CH32kHZ_OUT_net_0),
		siovref=>(tmpSIOVREF__CH32kHZ_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CH32kHZ_OUT_net_0);
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\usecCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Capture_low:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>tmpOE__DInN_net_0,
		status=>(captured_7, captured_6, captured_5, captured_4,
			captured_3, captured_2, captured_1, captured_0));
\Comp_low:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(mywire_2_7, mywire_2_6, mywire_2_5, mywire_2_4,
			mywire_2_3, mywire_2_2, mywire_2_1, mywire_2_0));
CLK_ADJ:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c30988e0-df77-41a0-928c-c02b719bb7b3",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Net_11964,
		fb=>(tmpFB_0__CLK_ADJ_net_0),
		analog=>(open),
		io=>(tmpIO_0__CLK_ADJ_net_0),
		siovref=>(tmpSIOVREF__CLK_ADJ_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CLK_ADJ_net_0);
cap_comp_tc:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Frame_clear_1);
\Comp_high:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Comp_high:control_7\, \Comp_high:control_6\, \Comp_high:control_5\, \Comp_high:control_4\,
			mywire_2_11, mywire_2_10, mywire_2_9, mywire_2_8));
TEST_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c36f646-2ddc-4588-bae8-6113824c30a8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Frame_clear_1,
		fb=>(tmpFB_0__TEST_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__TEST_2_net_0),
		siovref=>(tmpSIOVREF__TEST_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TEST_2_net_0);
\Period:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_12515,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\Period:bSR:clk_fin\);
\Period:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Period:bSR:clk_fin\,
		control=>(\Period:bSR:control_7\, \Period:bSR:control_6\, \Period:bSR:control_5\, \Period:bSR:control_4\,
			\Period:bSR:control_3\, \Period:bSR:control_2\, \Period:bSR:control_1\, \Period:bSR:ctrl_clk_enable\));
\Period:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\Period:bSR:clk_fin\,
		status=>(\Period:bSR:status_6\, \Period:bSR:status_5\, \Period:bSR:status_4\, \Period:bSR:status_3\,
			zero, zero, \Period:bSR:status_0\),
		interrupt=>Net_12205);
\Period:bSR:sC8:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Period:bSR:clk_fin\,
		cs_addr=>(\Period:bSR:ctrl_clk_enable\, \Period:bSR:status_0\, zero),
		route_si=>Net_10925,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_11393,
		f0_bus_stat=>\Period:bSR:status_4\,
		f0_blk_stat=>\Period:bSR:status_3\,
		f1_bus_stat=>\Period:bSR:status_6\,
		f1_blk_stat=>\Period:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d669e303-f01b-48d6-95b7-e6a58aa01b56",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>Net_12154,
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
\MODULE_4:g1:a0:gx:u0:geq(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:eq_7\,
		y=>\MODULE_4:g1:a0:gx:u0:eqi_0\);
\MODULE_4:g1:a0:gx:u0:gne(3):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_11\,
		y=>\MODULE_4:g1:a0:gx:u0:lti_3\);
\MODULE_4:g1:a0:gx:u0:gne(3):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:gt_11\,
		y=>\MODULE_4:g1:a0:gx:u0:gti_3\);
\MODULE_4:g1:a0:gx:u0:gne(2):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_8\,
		y=>\MODULE_4:g1:a0:gx:u0:lti_2\);
\MODULE_4:g1:a0:gx:u0:gne(2):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:gt_8\,
		y=>\MODULE_4:g1:a0:gx:u0:gti_2\);
\MODULE_4:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_4:g1:a0:gx:u0:lti_1\);
\MODULE_4:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_4:g1:a0:gx:u0:gti_1\);
\MODULE_4:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_4:g1:a0:gx:u0:lti_0\);
\MODULE_4:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_4:g1:a0:gx:u0:gti_0\);
cydff_1:cy_dff
	PORT MAP(d=>n124,
		clk=>Net_10449,
		q=>Net_110);
\GlitchFilter_1:genblk1[0]:sample\:cy_dff
	PORT MAP(d=>Data_0,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:sample\);
\GlitchFilter_1:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>Data_sync_0);
\Waiter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_1485,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:prevCapture\);
\Waiter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Waiter:CounterUDB:per_equal\,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:overflow_reg_i\);
\Waiter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:underflow_reg_i\);
\Waiter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Waiter:CounterUDB:per_equal\,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:tc_reg_i\);
\Waiter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Waiter:CounterUDB:cmp_out_i\,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:prevCompare\);
\Waiter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Waiter:CounterUDB:cmp_out_i\,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_3003);
\Waiter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_4484,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:count_stored_i\);
cydff_2:cy_dsrff
	PORT MAP(d=>Net_5249,
		s=>Net_10779,
		r=>zero,
		clk=>Net_3003,
		q=>cydff_2);
\BitCounterDec:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:prevCapture\);
\BitCounterDec:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterDec:CounterUDB:reload\,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:overflow_reg_i\);
\BitCounterDec:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:underflow_reg_i\);
\BitCounterDec:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterDec:CounterUDB:reload\,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:tc_reg_i\);
\BitCounterDec:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\BitCounterDec:CounterUDB:cmp_out_i\,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:prevCompare\);
\BitCounterDec:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterDec:CounterUDB:cmp_out_i\,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_7164);
\BitCounterDec:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_10771,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:count_stored_i\);
\RecieveShiftReg:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RecieveShiftReg:bSR:clk_fin\,
		q=>\RecieveShiftReg:bSR:load_reg\);
\GlitchFilter_6:state_0\:cy_dff
	PORT MAP(d=>\GlitchFilter_6:state_0\\D\,
		clk=>\GlitchFilter_6:op_clk\,
		q=>Frame_clear_1);
\GlitchFilter_3:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:samples_0\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:samples_1\);
\GlitchFilter_3:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>preouts_0,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:samples_0\);
\GlitchFilter_3:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_0);
\GlitchFilter_3:genblk1[1]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[1]:samples_0\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[1]:samples_1\);
\GlitchFilter_3:genblk1[1]:samples_0\:cy_dff
	PORT MAP(d=>preouts_1,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[1]:samples_0\);
\GlitchFilter_3:genblk1[1]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[1]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_1);
\GlitchFilter_3:genblk1[2]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[2]:samples_0\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[2]:samples_1\);
\GlitchFilter_3:genblk1[2]:samples_0\:cy_dff
	PORT MAP(d=>preouts_2,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[2]:samples_0\);
\GlitchFilter_3:genblk1[2]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[2]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_2);
\TransmitShiftReg:bSR:load_reg\:cy_dff
	PORT MAP(d=>Net_10625,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		q=>\TransmitShiftReg:bSR:load_reg\);
cydff_12:cy_dsrff
	PORT MAP(d=>Net_7248,
		s=>zero,
		r=>Net_1463,
		clk=>Net_10749,
		q=>preouts_2);
\BitCounterEnc:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:prevCapture\);
\BitCounterEnc:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:reload\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:overflow_reg_i\);
\BitCounterEnc:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:underflow_reg_i\);
\BitCounterEnc:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:reload\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_10667);
\BitCounterEnc:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:cmp_out_i\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:prevCompare\);
\BitCounterEnc:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:cmp_out_i\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_10679);
\BitCounterEnc:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_10749,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:count_stored_i\);
cydff_11:cy_dsrff
	PORT MAP(d=>zero,
		s=>Net_10457,
		r=>zero,
		clk=>Net_10667,
		q=>Net_10511);
cydff_5:cy_dsrff
	PORT MAP(d=>Net_1037,
		s=>Net_1463,
		r=>zero,
		clk=>Net_10896,
		q=>cydff_5);
cydff_6:cy_dsrff
	PORT MAP(d=>Net_10720,
		s=>Net_1463,
		r=>zero,
		clk=>Net_10896,
		q=>Net_1037);
cydff_8:cy_dsrff
	PORT MAP(d=>Net_10731,
		s=>Net_1463,
		r=>zero,
		clk=>Net_1037,
		q=>cydff_8);
cydff_3:cy_dsrff
	PORT MAP(d=>Net_10746,
		s=>Net_1463,
		r=>zero,
		clk=>cydff_8,
		q=>Net_10749);
cydff_4:cy_dsrff
	PORT MAP(d=>Net_12462,
		s=>zero,
		r=>Net_12205,
		clk=>Net_12461,
		q=>cydff_4);
cydff_7:cy_dff
	PORT MAP(d=>Net_11293,
		clk=>Mhz4_096,
		q=>Net_11292);
\SigmaReg:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		q=>\SigmaReg:bSR:load_reg\);
cydff_10:cy_dff
	PORT MAP(d=>cydff_4,
		clk=>Net_12456,
		q=>cydff_10);
\Sigma:tmp__Sigma_reg_2\:cy_dff
	PORT MAP(d=>\Sigma:tmp__Sigma_reg_2\\D\,
		clk=>Net_12290,
		q=>Net_686);
\Sigma:tmp__Sigma_reg_1\:cy_dff
	PORT MAP(d=>\Sigma:tmp__Sigma_reg_1\\D\,
		clk=>Net_12290,
		q=>Net_12420);
\Sigma:tmp__Sigma_reg_0\:cy_dff
	PORT MAP(d=>Net_11393,
		clk=>Net_12290,
		q=>Net_10925);
cydff_9:cy_dff
	PORT MAP(d=>Net_686,
		clk=>Net_11403,
		q=>Mhz4_096);
cydff_16:cy_dsrff
	PORT MAP(d=>tmpOE__DInN_net_0,
		s=>zero,
		r=>Net_11446,
		clk=>Net_11444,
		q=>Net_10457);
Net_25:cy_dff
	PORT MAP(d=>Net_25D,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>Net_25);
\SPI_ADC:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>\SPI_ADC:BSPIM:so_send_reg\);
\SPI_ADC:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPI_ADC:BSPIM:mosi_reg\\D\,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>Net_23);
\SPI_ADC:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPI_ADC:BSPIM:state_2\\D\,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>\SPI_ADC:BSPIM:state_2\);
\SPI_ADC:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPI_ADC:BSPIM:state_1\\D\,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>\SPI_ADC:BSPIM:state_1\);
\SPI_ADC:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPI_ADC:BSPIM:state_0\\D\,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>\SPI_ADC:BSPIM:state_0\);
Net_11504:cy_dff
	PORT MAP(d=>Net_11504D,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>Net_11504);
\SPI_ADC:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>\SPI_ADC:BSPIM:mosi_pre_reg\);
\SPI_ADC:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPI_ADC:BSPIM:load_cond\\D\,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>\SPI_ADC:BSPIM:load_cond\);
\SPI_ADC:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPI_ADC:BSPIM:load_rx_data\,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>\SPI_ADC:BSPIM:dpcounter_one_reg\);
\SPI_ADC:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPI_ADC:BSPIM:mosi_from_dp\,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>\SPI_ADC:BSPIM:mosi_from_dp_reg\);
\SPI_ADC:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>\SPI_ADC:BSPIM:ld_ident\);
\SPI_ADC:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPI_ADC:BSPIM:cnt_enable\\D\,
		clk=>\SPI_ADC:BSPIM:clk_fin\,
		q=>\SPI_ADC:BSPIM:cnt_enable\);
\GlitchFilter_2:state_0\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:state_0\\D\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>Net_11503);
\TEST:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__DInN_net_0,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:min_kill_reg\);
\TEST:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:prevCapture\);
\TEST:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:trig_last\);
\TEST:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\TEST:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:runmode_enable\);
\TEST:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\TEST:PWMUDB:sc_kill_tmp\\D\,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:sc_kill_tmp\);
\TEST:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__DInN_net_0,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:ltch_kill_reg\);
\TEST:PWMUDB:pwm_db_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:pwm_db_reg\);
\TEST:PWMUDB:ph1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_11735);
\TEST:PWMUDB:ph2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_11701);
\TEST:PWMUDB:db_ph1_run_temp\:cy_dsrff
	PORT MAP(d=>\TEST:PWMUDB:db_ph1_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:db_ph1_run_temp\);
\TEST:PWMUDB:db_ph2_run_temp\:cy_dsrff
	PORT MAP(d=>\TEST:PWMUDB:db_ph2_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:db_ph2_run_temp\);
\TEST:PWMUDB:db_cnt_1\:cy_dsrff
	PORT MAP(d=>\TEST:PWMUDB:db_cnt_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:db_cnt_1\);
\TEST:PWMUDB:db_cnt_0\:cy_dsrff
	PORT MAP(d=>\TEST:PWMUDB:db_cnt_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:db_cnt_0\);
\TEST:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\TEST:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:dith_count_1\);
\TEST:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\TEST:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:dith_count_0\);
\TEST:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:prevCompare1\);
\TEST:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:prevCompare2\);
\TEST:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:status_0\);
\TEST:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:status_1\);
\TEST:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__DInN_net_0,
		s=>zero,
		r=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:status_5\);
\TEST:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:pwm_i_reg\);
\TEST:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:pwm1_i_reg\);
\TEST:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:pwm2_i_reg\);
\TEST:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\TEST:PWMUDB:status_2\,
		clk=>\TEST:PWMUDB:ClockOutFromEnBlock\,
		q=>\TEST:PWMUDB:tc_i_reg\);
cydff_18:cy_dsrff
	PORT MAP(d=>Net_11565,
		s=>zero,
		r=>Net_11566,
		clk=>Net_11964,
		q=>cydff_18);
Net_11883:cy_dff
	PORT MAP(d=>Net_11883D,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>Net_11883);
\SPIM_MEMS:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>\SPIM_MEMS:BSPIM:so_send_reg\);
\SPIM_MEMS:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_MEMS:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>Net_11882);
\SPIM_MEMS:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_MEMS:BSPIM:state_2\\D\,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>\SPIM_MEMS:BSPIM:state_2\);
\SPIM_MEMS:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_MEMS:BSPIM:state_1\\D\,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>\SPIM_MEMS:BSPIM:state_1\);
\SPIM_MEMS:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_MEMS:BSPIM:state_0\\D\,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>\SPIM_MEMS:BSPIM:state_0\);
Net_11884:cy_dff
	PORT MAP(d=>Net_11884D,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>Net_11884);
\SPIM_MEMS:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>\SPIM_MEMS:BSPIM:mosi_pre_reg\);
\SPIM_MEMS:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_MEMS:BSPIM:load_cond\\D\,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>\SPIM_MEMS:BSPIM:load_cond\);
\SPIM_MEMS:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_MEMS:BSPIM:load_rx_data\,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>\SPIM_MEMS:BSPIM:dpcounter_one_reg\);
\SPIM_MEMS:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_MEMS:BSPIM:mosi_from_dp\,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>\SPIM_MEMS:BSPIM:mosi_from_dp_reg\);
\SPIM_MEMS:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>\SPIM_MEMS:BSPIM:ld_ident\);
\SPIM_MEMS:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_MEMS:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_MEMS:BSPIM:clk_fin\,
		q=>\SPIM_MEMS:BSPIM:cnt_enable\);
Net_12035_15:cy_dff
	PORT MAP(d=>Net_12035_15D,
		clk=>Mhz4_096,
		q=>Net_12035_15);
Net_12035_14:cy_dff
	PORT MAP(d=>Net_12035_14D,
		clk=>Mhz4_096,
		q=>Net_12035_14);
Net_12035_13:cy_dff
	PORT MAP(d=>Net_12035_13D,
		clk=>Mhz4_096,
		q=>Net_12035_13);
Net_12035_12:cy_dff
	PORT MAP(d=>Net_12035_12D,
		clk=>Mhz4_096,
		q=>Net_12035_12);
Net_12035_11:cy_dff
	PORT MAP(d=>Net_12035_11D,
		clk=>Mhz4_096,
		q=>Net_12035_11);
Net_12035_10:cy_dff
	PORT MAP(d=>Net_12035_10D,
		clk=>Mhz4_096,
		q=>Net_12035_10);
Net_12035_9:cy_dff
	PORT MAP(d=>Net_12035_9D,
		clk=>Mhz4_096,
		q=>Net_12035_9);
Net_12035_8:cy_dff
	PORT MAP(d=>Net_12035_8D,
		clk=>Mhz4_096,
		q=>Net_12035_8);
Net_12035_7:cy_dff
	PORT MAP(d=>Net_12035_7D,
		clk=>Mhz4_096,
		q=>Net_12035_7);
Net_12035_6:cy_dff
	PORT MAP(d=>Net_12035_6D,
		clk=>Mhz4_096,
		q=>Net_12035_6);
Net_12035_5:cy_dff
	PORT MAP(d=>Net_12035_5D,
		clk=>Mhz4_096,
		q=>Net_12035_5);
Net_12035_4:cy_dff
	PORT MAP(d=>Net_12035_4D,
		clk=>Mhz4_096,
		q=>Net_12035_4);
Net_12035_3:cy_dff
	PORT MAP(d=>Net_12035_3D,
		clk=>Mhz4_096,
		q=>Net_12035_3);
Net_12035_2:cy_dff
	PORT MAP(d=>Net_12035_2D,
		clk=>Mhz4_096,
		q=>Net_12035_2);
Net_12035_1:cy_dff
	PORT MAP(d=>Net_12035_1D,
		clk=>Mhz4_096,
		q=>Net_12035_1);
Net_12035_0:cy_dff
	PORT MAP(d=>Net_12035_0D,
		clk=>Mhz4_096,
		q=>Net_12035_0);
cydff_13:cy_dff
	PORT MAP(d=>Frame_clear_1,
		clk=>Net_12099,
		q=>cydff_13);
cydff_14_15:cy_dff
	PORT MAP(d=>Net_12035_15,
		clk=>cydff_13,
		q=>captured_15);
cydff_14_14:cy_dff
	PORT MAP(d=>Net_12035_14,
		clk=>cydff_13,
		q=>captured_14);
cydff_14_13:cy_dff
	PORT MAP(d=>Net_12035_13,
		clk=>cydff_13,
		q=>captured_13);
cydff_14_12:cy_dff
	PORT MAP(d=>Net_12035_12,
		clk=>cydff_13,
		q=>captured_12);
cydff_14_11:cy_dff
	PORT MAP(d=>Net_12035_11,
		clk=>cydff_13,
		q=>captured_11);
cydff_14_10:cy_dff
	PORT MAP(d=>Net_12035_10,
		clk=>cydff_13,
		q=>captured_10);
cydff_14_9:cy_dff
	PORT MAP(d=>Net_12035_9,
		clk=>cydff_13,
		q=>captured_9);
cydff_14_8:cy_dff
	PORT MAP(d=>Net_12035_8,
		clk=>cydff_13,
		q=>captured_8);
cydff_14_7:cy_dff
	PORT MAP(d=>Net_12035_7,
		clk=>cydff_13,
		q=>captured_7);
cydff_14_6:cy_dff
	PORT MAP(d=>Net_12035_6,
		clk=>cydff_13,
		q=>captured_6);
cydff_14_5:cy_dff
	PORT MAP(d=>Net_12035_5,
		clk=>cydff_13,
		q=>captured_5);
cydff_14_4:cy_dff
	PORT MAP(d=>Net_12035_4,
		clk=>cydff_13,
		q=>captured_4);
cydff_14_3:cy_dff
	PORT MAP(d=>Net_12035_3,
		clk=>cydff_13,
		q=>captured_3);
cydff_14_2:cy_dff
	PORT MAP(d=>Net_12035_2,
		clk=>cydff_13,
		q=>captured_2);
cydff_14_1:cy_dff
	PORT MAP(d=>Net_12035_1,
		clk=>cydff_13,
		q=>captured_1);
cydff_14_0:cy_dff
	PORT MAP(d=>Net_12035_0,
		clk=>cydff_13,
		q=>captured_0);
\Period:bSR:load_reg\:cy_dff
	PORT MAP(d=>cydff_10,
		clk=>\Period:bSR:clk_fin\,
		q=>\Period:bSR:load_reg\);

END R_T_L;
