digraph "CFG for '_ZL92p_ZN2xf3LUTILi0ELi256ELi256ELi1EEER3MatILi0ELi256ELi256ELi1EER3MatILi0ELi256ELi256ELi1EEPh_1R19xf_Mat_0_256_256_1_S0_Ph' function" {
	label="CFG for '_ZL92p_ZN2xf3LUTILi0ELi256ELi256ELi1EEER3MatILi0ELi256ELi256ELi1EER3MatILi0ELi256ELi256ELi1EEPh_1R19xf_Mat_0_256_256_1_S0_Ph' function";

	Node0x24f4580 [shape=record,label="{%0:\l  %1 = alloca %struct.xf_Mat_0_256_256_1_*, align 8\l  %2 = alloca %struct.xf_Mat_0_256_256_1_*, align 8\l  %3 = alloca i8*, align 8\l  %_src_stream = alloca %\"class.hls::stream.1\", align 1\l  %_dst_stream = alloca %\"class.hls::stream.1\", align 1\l  %_lut_stream = alloca %\"class.hls::stream.2\", align 1\l  %src_rows = alloca i32, align 4\l  %src_cols = alloca i32, align 4\l  %dst_rows = alloca i32, align 4\l  %dst_cols = alloca i32, align 4\l  %i = alloca i32, align 4\l  %j = alloca i32, align 4\l  %4 = alloca %class.ap_uint.0, align 1\l  %i1 = alloca i32, align 4\l  %i2 = alloca i32, align 4\l  %j3 = alloca i32, align 4\l  %5 = alloca %class.ap_uint.0, align 1\l  store %struct.xf_Mat_0_256_256_1_* %_src, %struct.xf_Mat_0_256_256_1_** %1, align 8\l  store %struct.xf_Mat_0_256_256_1_* %_dst, %struct.xf_Mat_0_256_256_1_** %2, align 8\l  store i8* %_lut, i8** %3, align 8\l  call void @_ZN3hls6streamI7ap_uintILi8EEEC1Ev(%\"class.hls::stream.1\"* %_src_stream)\l  call void @_ZN3hls6streamI7ap_uintILi8EEEC1Ev(%\"class.hls::stream.1\"* %_dst_stream)\l  call void @_ZN3hls6streamIhEC1Ev(%\"class.hls::stream.2\"* %_lut_stream)\l  %6 = load %struct.xf_Mat_0_256_256_1_** %1, align 8\l  %7 = getelementptr inbounds %struct.xf_Mat_0_256_256_1_* %6, i32 0, i32 1\l  %8 = load i32* %7, align 4\l  store i32 %8, i32* %src_rows, align 4\l  %9 = load %struct.xf_Mat_0_256_256_1_** %1, align 8\l  %10 = getelementptr inbounds %struct.xf_Mat_0_256_256_1_* %9, i32 0, i32 2\l  %11 = load i32* %10, align 4\l  store i32 %11, i32* %src_cols, align 4\l  %12 = load %struct.xf_Mat_0_256_256_1_** %2, align 8\l  %13 = getelementptr inbounds %struct.xf_Mat_0_256_256_1_* %12, i32 0, i32 1\l  %14 = load i32* %13, align 4\l  store i32 %14, i32* %dst_rows, align 4\l  %15 = load %struct.xf_Mat_0_256_256_1_** %2, align 8\l  %16 = getelementptr inbounds %struct.xf_Mat_0_256_256_1_* %15, i32 0, i32 2\l  %17 = load i32* %16, align 4\l  store i32 %17, i32* %dst_cols, align 4\l  br label %18\l}"];
	Node0x24f4580 -> Node0x24f60b0;
	Node0x24f60b0 [shape=record,label="{%18:\l\l  store i32 0, i32* %i, align 4\l  br label %19\l}"];
	Node0x24f60b0 -> Node0x24f6220;
	Node0x24f6220 [shape=record,label="{%19:\l\l  %20 = load i32* %i, align 4\l  %21 = load i32* %src_rows, align 4\l  %22 = icmp slt i32 %20, %21\l  br i1 %22, label %23, label %47\l|{<s0>T|<s1>F}}"];
	Node0x24f6220:s0 -> Node0x24f6490;
	Node0x24f6220:s1 -> Node0x24f64f0;
	Node0x24f6490 [shape=record,label="{%23:\l\l  store i32 0, i32* %j, align 4\l  br label %24\l}"];
	Node0x24f6490 -> Node0x24f66d0;
	Node0x24f66d0 [shape=record,label="{%24:\l\l  %25 = load i32* %j, align 4\l  %26 = load i32* %src_cols, align 4\l  %27 = ashr i32 %26, 0\l  %28 = icmp slt i32 %25, %27\l  br i1 %28, label %29, label %43\l|{<s0>T|<s1>F}}"];
	Node0x24f66d0:s0 -> Node0x24f69d0;
	Node0x24f66d0:s1 -> Node0x24f6a30;
	Node0x24f69d0 [shape=record,label="{%29:\l\l  %30 = load %struct.xf_Mat_0_256_256_1_** %1, align 8\l  %31 = load i32* %i, align 4\l  %32 = load i32* %src_cols, align 4\l  %33 = ashr i32 %32, 0\l  %34 = mul nsw i32 %31, %33\l  %35 = load i32* %j, align 4\l  %36 = add nsw i32 %34, %35\l  %37 = call i8 @_ZL36p_ZN2xf16Mat_0_256_256_1_4readIEEi_1P19xf_Mat_0_256_256_1_i(%struct.xf_Mat_0_256_256_1_* %30, i32 %36)\l  %38 = getelementptr %class.ap_uint.0* %4, i32 0, i32 0\l  %39 = bitcast [1 x i8]* %38 to i8*\l  store i8 %37, i8* %39, align 1\l  call void @_ZN3hls6streamI7ap_uintILi8EEE5writeERKS2_(%\"class.hls::stream.1\"* %_src_stream, %class.ap_uint.0* %4)\l  br label %40\l}"];
	Node0x24f69d0 -> Node0x24f7570;
	Node0x24f7570 [shape=record,label="{%40:\l\l  %41 = load i32* %j, align 4\l  %42 = add nsw i32 %41, 1\l  store i32 %42, i32* %j, align 4\l  br label %24\l}"];
	Node0x24f7570 -> Node0x24f66d0;
	Node0x24f6a30 [shape=record,label="{%43:\l\l  br label %44\l}"];
	Node0x24f6a30 -> Node0x24f78b0;
	Node0x24f78b0 [shape=record,label="{%44:\l\l  %45 = load i32* %i, align 4\l  %46 = add nsw i32 %45, 1\l  store i32 %46, i32* %i, align 4\l  br label %19\l}"];
	Node0x24f78b0 -> Node0x24f6220;
	Node0x24f64f0 [shape=record,label="{%47:\l\l  br label %48\l}"];
	Node0x24f64f0 -> Node0x24f7bb0;
	Node0x24f7bb0 [shape=record,label="{%48:\l\l  store i32 0, i32* %i1, align 4\l  br label %49\l}"];
	Node0x24f7bb0 -> Node0x24f7d20;
	Node0x24f7d20 [shape=record,label="{%49:\l\l  %50 = load i32* %i1, align 4\l  %51 = icmp slt i32 %50, 256\l  br i1 %51, label %52, label %60\l|{<s0>T|<s1>F}}"];
	Node0x24f7d20:s0 -> Node0x24f7f10;
	Node0x24f7d20:s1 -> Node0x24f7f70;
	Node0x24f7f10 [shape=record,label="{%52:\l\l  %53 = load i8** %3, align 8\l  %54 = load i32* %i1, align 4\l  %55 = sext i32 %54 to i64\l  %56 = getelementptr inbounds i8* %53, i64 %55\l  call void @_ZN3hls6streamIhE5writeERKh(%\"class.hls::stream.2\"* %_lut_stream, i8* %56)\l  br label %57\l}"];
	Node0x24f7f10 -> Node0x24f8400;
	Node0x24f8400 [shape=record,label="{%57:\l\l  %58 = load i32* %i1, align 4\l  %59 = add nsw i32 %58, 1\l  store i32 %59, i32* %i1, align 4\l  br label %49\l}"];
	Node0x24f8400 -> Node0x24f7d20;
	Node0x24f7f70 [shape=record,label="{%60:\l\l  %61 = load i32* %src_rows, align 4\l  %62 = trunc i32 %61 to i16\l  %63 = load i32* %src_cols, align 4\l  %64 = trunc i32 %63 to i16\l  call void @_ZL117p_ZN2xf10LUT_kernelILi256ELi256ELi1ELi0ELi1ELi1ELi1EEER6streamI7ap_uintILi8EEER6streamI7ap_uintILi8EEER6streamIhEtt_1RN3hls6streamI7ap_uintILi8EEEES4_RNS0_IhEEtt(%\"class.hls::stream.1\"* %_src_stream, %\"class.hls::stream.1\"* %_dst_stream, %\"class.hls::stream.2\"* %_lut_stream, i16 zeroext %62, i16 zeroext %64)\l  store i32 0, i32* %i2, align 4\l  br label %65\l}"];
	Node0x24f7f70 -> Node0x24f9130;
	Node0x24f9130 [shape=record,label="{%65:\l\l  %66 = load i32* %i2, align 4\l  %67 = load i32* %dst_rows, align 4\l  %68 = icmp slt i32 %66, %67\l  br i1 %68, label %69, label %96\l|{<s0>T|<s1>F}}"];
	Node0x24f9130:s0 -> Node0x24f93a0;
	Node0x24f9130:s1 -> Node0x24f9400;
	Node0x24f93a0 [shape=record,label="{%69:\l\l  store i32 0, i32* %j3, align 4\l  br label %70\l}"];
	Node0x24f93a0 -> Node0x24f95e0;
	Node0x24f95e0 [shape=record,label="{%70:\l\l  %71 = load i32* %j3, align 4\l  %72 = load i32* %dst_cols, align 4\l  %73 = ashr i32 %72, 0\l  %74 = icmp slt i32 %71, %73\l  br i1 %74, label %75, label %92\l|{<s0>T|<s1>F}}"];
	Node0x24f95e0:s0 -> Node0x24f98e0;
	Node0x24f95e0:s1 -> Node0x24f9940;
	Node0x24f98e0 [shape=record,label="{%75:\l\l  %76 = load %struct.xf_Mat_0_256_256_1_** %2, align 8\l  %77 = load i32* %i2, align 4\l  %78 = load i32* %dst_cols, align 4\l  %79 = ashr i32 %78, 0\l  %80 = mul nsw i32 %77, %79\l  %81 = load i32* %j3, align 4\l  %82 = add nsw i32 %80, %81\l  %83 = call i8 @_ZN3hls6streamI7ap_uintILi8EEE4readEv(%\"class.hls::stream.1\"* %_dst_stream)\l  %84 = getelementptr %class.ap_uint.0* %5, i32 0, i32 0\l  %85 = bitcast [1 x i8]* %84 to i8*\l  store i8 %83, i8* %85, align 1\l  %86 = getelementptr %class.ap_uint.0* %5, i32 0, i32 0\l  %87 = bitcast [1 x i8]* %86 to i8*\l  %88 = load i8* %87, align 1\l  call void @_ZL51p_ZN2xf16Mat_0_256_256_1_5writeIEEi7ap_uintILi8EE_1P19xf_Mat_0_256_256_1_i7ap_uintILi8EE(%struct.xf_Mat_0_256_256_1_* %76, i32 %82, i8 %88)\l  br label %89\l}"];
	Node0x24f98e0 -> Node0x24fa620;
	Node0x24fa620 [shape=record,label="{%89:\l\l  %90 = load i32* %j3, align 4\l  %91 = add nsw i32 %90, 1\l  store i32 %91, i32* %j3, align 4\l  br label %70\l}"];
	Node0x24fa620 -> Node0x24f95e0;
	Node0x24f9940 [shape=record,label="{%92:\l\l  br label %93\l}"];
	Node0x24f9940 -> Node0x24fa960;
	Node0x24fa960 [shape=record,label="{%93:\l\l  %94 = load i32* %i2, align 4\l  %95 = add nsw i32 %94, 1\l  store i32 %95, i32* %i2, align 4\l  br label %65\l}"];
	Node0x24fa960 -> Node0x24f9130;
	Node0x24f9400 [shape=record,label="{%96:\l\l  ret void\l}"];
}
