// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _createRoundKey_HH_
#define _createRoundKey_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct createRoundKey : public sc_module {
    // Port declarations 30
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_out< sc_lv<8> > expandedKey_address0;
    sc_out< sc_logic > expandedKey_ce0;
    sc_in< sc_lv<8> > expandedKey_q0;
    sc_out< sc_lv<8> > expandedKey_address1;
    sc_out< sc_logic > expandedKey_ce1;
    sc_in< sc_lv<8> > expandedKey_q1;
    sc_in< sc_lv<9> > ptr;
    sc_out< sc_lv<8> > ap_return_0;
    sc_out< sc_lv<8> > ap_return_1;
    sc_out< sc_lv<8> > ap_return_2;
    sc_out< sc_lv<8> > ap_return_3;
    sc_out< sc_lv<8> > ap_return_4;
    sc_out< sc_lv<8> > ap_return_5;
    sc_out< sc_lv<8> > ap_return_6;
    sc_out< sc_lv<8> > ap_return_7;
    sc_out< sc_lv<8> > ap_return_8;
    sc_out< sc_lv<8> > ap_return_9;
    sc_out< sc_lv<8> > ap_return_10;
    sc_out< sc_lv<8> > ap_return_11;
    sc_out< sc_lv<8> > ap_return_12;
    sc_out< sc_lv<8> > ap_return_13;
    sc_out< sc_lv<8> > ap_return_14;
    sc_out< sc_lv<8> > ap_return_15;


    // Module declarations
    createRoundKey(sc_module_name name);
    SC_HAS_PROCESS(createRoundKey);

    ~createRoundKey();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > trunc_ln318_fu_188_p1;
    sc_signal< sc_lv<8> > trunc_ln318_reg_430;
    sc_signal< sc_lv<8> > expandedKey_load_reg_453;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > expandedKey_load_1_reg_458;
    sc_signal< sc_lv<8> > expandedKey_load_2_reg_473;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<8> > expandedKey_load_3_reg_478;
    sc_signal< sc_lv<8> > expandedKey_load_4_reg_493;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<8> > expandedKey_load_5_reg_498;
    sc_signal< sc_lv<8> > expandedKey_load_6_reg_513;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<8> > expandedKey_load_7_reg_518;
    sc_signal< sc_lv<8> > expandedKey_load_8_reg_533;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<8> > expandedKey_load_9_reg_538;
    sc_signal< sc_lv<8> > expandedKey_load_10_reg_553;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<8> > expandedKey_load_11_reg_558;
    sc_signal< sc_lv<8> > expandedKey_load_12_reg_573;
    sc_signal< sc_lv<8> > expandedKey_load_13_reg_578;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< sc_lv<64> > zext_ln318_fu_183_p1;
    sc_signal< sc_lv<64> > zext_ln318_1_fu_198_p1;
    sc_signal< sc_lv<64> > zext_ln318_2_fu_208_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln318_3_fu_218_p1;
    sc_signal< sc_lv<64> > zext_ln318_4_fu_228_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln318_5_fu_238_p1;
    sc_signal< sc_lv<64> > zext_ln318_6_fu_248_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln318_7_fu_258_p1;
    sc_signal< sc_lv<64> > zext_ln318_8_fu_268_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln318_9_fu_278_p1;
    sc_signal< sc_lv<64> > zext_ln318_10_fu_288_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln318_11_fu_298_p1;
    sc_signal< sc_lv<64> > zext_ln318_12_fu_308_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > zext_ln318_13_fu_318_p1;
    sc_signal< sc_lv<64> > zext_ln318_14_fu_328_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > zext_ln318_15_fu_338_p1;
    sc_signal< sc_lv<8> > add_ln318_fu_192_p2;
    sc_signal< sc_lv<8> > add_ln318_1_fu_203_p2;
    sc_signal< sc_lv<8> > add_ln318_2_fu_213_p2;
    sc_signal< sc_lv<8> > add_ln318_3_fu_223_p2;
    sc_signal< sc_lv<8> > add_ln318_4_fu_233_p2;
    sc_signal< sc_lv<8> > add_ln318_5_fu_243_p2;
    sc_signal< sc_lv<8> > add_ln318_6_fu_253_p2;
    sc_signal< sc_lv<8> > add_ln318_7_fu_263_p2;
    sc_signal< sc_lv<8> > add_ln318_8_fu_273_p2;
    sc_signal< sc_lv<8> > add_ln318_9_fu_283_p2;
    sc_signal< sc_lv<8> > add_ln318_10_fu_293_p2;
    sc_signal< sc_lv<8> > add_ln318_11_fu_303_p2;
    sc_signal< sc_lv<8> > add_ln318_12_fu_313_p2;
    sc_signal< sc_lv<8> > add_ln318_13_fu_323_p2;
    sc_signal< sc_lv<8> > add_ln318_14_fu_333_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_reset_start_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage3;
    static const sc_lv<8> ap_ST_fsm_pp0_stage4;
    static const sc_lv<8> ap_ST_fsm_pp0_stage5;
    static const sc_lv<8> ap_ST_fsm_pp0_stage6;
    static const sc_lv<8> ap_ST_fsm_pp0_stage7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<8> ap_const_lv8_9;
    static const sc_lv<8> ap_const_lv8_A;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<8> ap_const_lv8_C;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<8> ap_const_lv8_E;
    static const sc_lv<8> ap_const_lv8_F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln318_10_fu_293_p2();
    void thread_add_ln318_11_fu_303_p2();
    void thread_add_ln318_12_fu_313_p2();
    void thread_add_ln318_13_fu_323_p2();
    void thread_add_ln318_14_fu_333_p2();
    void thread_add_ln318_1_fu_203_p2();
    void thread_add_ln318_2_fu_213_p2();
    void thread_add_ln318_3_fu_223_p2();
    void thread_add_ln318_4_fu_233_p2();
    void thread_add_ln318_5_fu_243_p2();
    void thread_add_ln318_6_fu_253_p2();
    void thread_add_ln318_7_fu_263_p2();
    void thread_add_ln318_8_fu_273_p2();
    void thread_add_ln318_9_fu_283_p2();
    void thread_add_ln318_fu_192_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_reset_start_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_expandedKey_address0();
    void thread_expandedKey_address1();
    void thread_expandedKey_ce0();
    void thread_expandedKey_ce1();
    void thread_trunc_ln318_fu_188_p1();
    void thread_zext_ln318_10_fu_288_p1();
    void thread_zext_ln318_11_fu_298_p1();
    void thread_zext_ln318_12_fu_308_p1();
    void thread_zext_ln318_13_fu_318_p1();
    void thread_zext_ln318_14_fu_328_p1();
    void thread_zext_ln318_15_fu_338_p1();
    void thread_zext_ln318_1_fu_198_p1();
    void thread_zext_ln318_2_fu_208_p1();
    void thread_zext_ln318_3_fu_218_p1();
    void thread_zext_ln318_4_fu_228_p1();
    void thread_zext_ln318_5_fu_238_p1();
    void thread_zext_ln318_6_fu_248_p1();
    void thread_zext_ln318_7_fu_258_p1();
    void thread_zext_ln318_8_fu_268_p1();
    void thread_zext_ln318_9_fu_278_p1();
    void thread_zext_ln318_fu_183_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
