$date
	Mon Apr 13 13:55:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module or2_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module ior2 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#50
1!
1#
#150
0#
1"
#200
1#
#300
