
*** Running vivado
    with args -log io_block.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source io_block.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source io_block.tcl -notrace
Command: synth_design -top io_block -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 838.539 ; gain = 234.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'io_block' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_gen_100M' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/clk_gen_100M.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.runs/synth_1/.Xil/Vivado-3828-NoteKihyun/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.runs/synth_1/.Xil/Vivado-3828-NoteKihyun/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_100M' (2#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/clk_gen_100M.v:3]
INFO: [Synth 8-6157] synthesizing module 'hex2ssd' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:3]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:10]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:10]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:10]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:10]
INFO: [Synth 8-226] default block is never used [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hex2ssd' (3#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:3]
INFO: [Synth 8-6157] synthesizing module 'mips_counter' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'freq_div_100' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/freq_div_100.v:3]
INFO: [Synth 8-6155] done synthesizing module 'freq_div_100' (4#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/freq_div_100.v:3]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/synchronizer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (5#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/synchronizer.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/debouncer.v:4]
	Parameter N bound to: 10 - type: integer 
	Parameter K bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (6#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/debouncer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mips_counter' (7#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'mips_fsm' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_fsm.v:3]
	Parameter CHAR_O bound to: 4'b1010 
	Parameter CHAR_V bound to: 4'b1011 
	Parameter CHAR_F bound to: 4'b1100 
	Parameter CHAR_L bound to: 4'b1101 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_fsm.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_fsm.v:59]
INFO: [Synth 8-6155] done synthesizing module 'mips_fsm' (8#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_fsm.v:3]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'control' (9#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'register' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register' (10#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX_RtoA' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/MUX_RtoA.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MUX_RtoA' (11#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/MUX_RtoA.v:5]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'cla4' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cla4.v:3]
INFO: [Synth 8-6157] synthesizing module 'gpfa' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/gpfa.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gpfa' (12#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/gpfa.v:4]
INFO: [Synth 8-6157] synthesizing module 'cll4' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cll4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cll4' (13#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cll4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cla4' (14#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cla4.v:3]
INFO: [Synth 8-226] default block is never used [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/alu.v:39]
INFO: [Synth 8-6155] done synthesizing module 'alu' (15#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/alu.v:3]
WARNING: [Synth 8-3848] Net b in module/entity io_block does not have driver. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v:23]
WARNING: [Synth 8-3848] Net a in module/entity io_block does not have driver. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v:23]
WARNING: [Synth 8-3848] Net d in module/entity io_block does not have driver. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v:23]
WARNING: [Synth 8-3848] Net c in module/entity io_block does not have driver. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v:23]
WARNING: [Synth 8-3848] Net Rd2_out in module/entity io_block does not have driver. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v:64]
INFO: [Synth 8-6155] done synthesizing module 'io_block' (16#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v:3]
WARNING: [Synth 8-3331] design mips_fsm has unconnected port btn3
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 911.617 ; gain = 307.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 911.617 ; gain = 307.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 911.617 ; gain = 307.254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 911.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u0/clk_gen'
Finished Parsing XDC File [e:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u0/clk_gen'
Parsing XDC File [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_block_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_block_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1021.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u0/clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mips_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                             0000
                      s1 |                              001 |                             0001
                      s2 |                              010 |                             0010
                      s3 |                              011 |                             0011
                      s4 |                              100 |                             0100
                      s5 |                              101 |                             0101
                      s6 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mips_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 's0' (hex2ssd) to 's1'
INFO: [Synth 8-223] decloning instance 's0' (hex2ssd) to 's2'
INFO: [Synth 8-223] decloning instance 's0' (hex2ssd) to 's3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 31    
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 10    
	   7 Input      4 Bit        Muxes := 5     
	  17 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   7 Input      1 Bit        Muxes := 11    
	  16 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module io_block 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module freq_div_100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mips_counter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module mips_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 2     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	  17 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module MUX_RtoA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module gpfa 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     7|
|3     |LUT1      |     6|
|4     |LUT2      |     8|
|5     |LUT3      |    10|
|6     |LUT4      |     7|
|7     |LUT5      |     3|
|8     |LUT6      |    17|
|9     |FDCE      |    26|
|10    |FDRE      |    38|
|11    |IBUF      |     2|
|12    |OBUF      |    20|
+------+----------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   145|
|2     |  c0     |mips_counter   |    64|
|3     |    d0   |debouncer      |    14|
|4     |    s0   |synchronizer   |     3|
|5     |    u1   |freq_div_100   |    15|
|6     |    u2   |freq_div_100_0 |    15|
|7     |    u3   |freq_div_100_1 |    15|
|8     |  f0     |mips_fsm       |    58|
|9     |  u0     |clk_gen_100M   |     1|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.445 ; gain = 417.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1021.445 ; gain = 307.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.445 ; gain = 417.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1030.836 ; gain = 702.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.836 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.runs/synth_1/io_block.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file io_block_utilization_synth.rpt -pb io_block_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 15 16:25:30 2025...
