

================================================================
== Vivado HLS Report for 'FullSubtractor_process_sub'
================================================================
* Date:           Wed May 14 21:16:48 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        full_subtractor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.48|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 5.48ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %A), !map !37

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %B), !map !41

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %Bin), !map !45

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %D), !map !49

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %Bout), !map !53

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str2, i32 0, [7 x i8]* @p_str7, [2 x i8]* @p_str4, i32 0, i32 0, i1* %A) nounwind

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str2, i32 0, [7 x i8]* @p_str7, [2 x i8]* @p_str5, i32 0, i32 0, i1* %B) nounwind

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str2, i32 0, [7 x i8]* @p_str7, [4 x i8]* @p_str6, i32 0, i32 0, i1* %Bin) nounwind

ST_1: stg_10 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str2, i32 1, [7 x i8]* @p_str7, [2 x i8]* @p_str8, i32 0, i32 0, i1* %D) nounwind

ST_1: stg_11 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str2, i32 1, [7 x i8]* @p_str7, [5 x i8]* @p_str9, i32 0, i32 0, i1* %Bout) nounwind

ST_1: stg_12 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecProcessDef([15 x i8]* @p_str2, i32 0, [12 x i8]* @p_str3) nounwind

ST_1: tmp_1 [1/1] 0.00ns
:11  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str11)

ST_1: stg_14 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind

ST_1: tmp [1/1] 0.00ns
:13  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %A)

ST_1: tmp_6 [1/1] 0.00ns
:14  %tmp_6 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %B)

ST_1: tmp_7 [1/1] 0.00ns
:15  %tmp_7 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %Bin)

ST_1: tmp1 [1/1] 1.37ns
:16  %tmp1 = xor i1 %tmp_6, %tmp_7

ST_1: v [1/1] 1.37ns
:17  %v = xor i1 %tmp1, %tmp

ST_1: stg_20 [1/1] 0.00ns
:18  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %D, i1 %v)

ST_1: tmp_2 [1/1] 1.37ns
:19  %tmp_2 = xor i1 %tmp, true

ST_1: tmp_3 [1/1] 1.37ns
:20  %tmp_3 = and i1 %tmp_6, %tmp_2

ST_1: tmp_4 [1/1] 1.37ns
:21  %tmp_4 = or i1 %tmp_6, %tmp_2

ST_1: tmp_5 [1/1] 1.37ns
:22  %tmp_5 = and i1 %tmp_7, %tmp_4

ST_1: v_1 [1/1] 1.37ns
:23  %v_1 = or i1 %tmp_3, %tmp_5

ST_1: stg_26 [1/1] 0.00ns
:24  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %Bout, i1 %v_1)

ST_1: empty [1/1] 0.00ns
:25  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str11, i32 %tmp_1)

ST_1: stg_28 [1/1] 0.00ns
:26  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2b27c556b60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2b27c5572b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Bin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2b27c556d10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2b27c556e30; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Bout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2b27c556ec0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2  (specbitsmap    ) [ 00]
stg_3  (specbitsmap    ) [ 00]
stg_4  (specbitsmap    ) [ 00]
stg_5  (specbitsmap    ) [ 00]
stg_6  (specbitsmap    ) [ 00]
stg_7  (specport       ) [ 00]
stg_8  (specport       ) [ 00]
stg_9  (specport       ) [ 00]
stg_10 (specport       ) [ 00]
stg_11 (specport       ) [ 00]
stg_12 (specprocessdef ) [ 00]
tmp_1  (specregionbegin) [ 00]
stg_14 (specprotocol   ) [ 00]
tmp    (read           ) [ 00]
tmp_6  (read           ) [ 00]
tmp_7  (read           ) [ 00]
tmp1   (xor            ) [ 00]
v      (xor            ) [ 00]
stg_20 (write          ) [ 00]
tmp_2  (xor            ) [ 00]
tmp_3  (and            ) [ 00]
tmp_4  (or             ) [ 00]
tmp_5  (and            ) [ 00]
v_1    (or             ) [ 00]
stg_26 (write          ) [ 00]
empty  (specregionend  ) [ 00]
stg_28 (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Bin">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="D">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Bout">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bout"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_6_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_7_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="stg_20_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_20/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="stg_26_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="1" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_26/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_2_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_3_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_4_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_5_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="v_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="v_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="42" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="42" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="42" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="56" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="62" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="50" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="88" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="99"><net_src comp="50" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="56" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="95" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="56" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="95" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="62" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="107" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="101" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="113" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="2"/><net_sink comp="75" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D | {1 }
	Port: Bout | {1 }
  - Chain level:
	State 1
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |     tmp1_fu_82     |    0    |    1    |
|    xor   |       v_fu_88      |    0    |    1    |
|          |     tmp_2_fu_95    |    0    |    1    |
|----------|--------------------|---------|---------|
|    and   |    tmp_3_fu_101    |    0    |    1    |
|          |    tmp_5_fu_113    |    0    |    1    |
|----------|--------------------|---------|---------|
|    or    |    tmp_4_fu_107    |    0    |    1    |
|          |     v_1_fu_119     |    0    |    1    |
|----------|--------------------|---------|---------|
|          |   tmp_read_fu_50   |    0    |    0    |
|   read   |  tmp_6_read_fu_56  |    0    |    0    |
|          |  tmp_7_read_fu_62  |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  | stg_20_write_fu_68 |    0    |    0    |
|          | stg_26_write_fu_75 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    7    |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    7   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |    7   |
+-----------+--------+--------+
