0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,1574935087,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v,,design_1_util_vector_logic_0_0,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.v,1574935087,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v,,design_1_util_vector_logic_1_0,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v,1574935087,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_3_0/sim/design_1_util_vector_logic_3_0.v,,design_1_util_vector_logic_2_0,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_3_0/sim/design_1_util_vector_logic_3_0.v,1574935087,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v,,design_1_util_vector_logic_3_0,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v,1574935087,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_1/sim/design_1_util_vector_logic_4_1.v,,design_1_util_vector_logic_4_0,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_1/sim/design_1_util_vector_logic_4_1.v,1574935087,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_2/sim/design_1_util_vector_logic_4_2.v,,design_1_util_vector_logic_4_1,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_2/sim/design_1_util_vector_logic_4_2.v,1574935087,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_3/sim/design_1_util_vector_logic_4_3.v,,design_1_util_vector_logic_4_2,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_4_3/sim/design_1_util_vector_logic_4_3.v,1574935087,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_7_0/sim/design_1_util_vector_logic_7_0.v,,design_1_util_vector_logic_4_3,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_7_0/sim/design_1_util_vector_logic_7_0.v,1574935087,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/sim/design_1.v,,design_1_util_vector_logic_7_0,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.ip_user_files/bd/design_1/sim/design_1.v,1574935086,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sim_1/new/D_FF_tb.v,1574942920,verilog,,,,D_FF_tb,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sim_1/new/D_latch_tb.v,1574938094,verilog,,,,D_latch_tb,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sim_1/new/T_tb.v,1575033879,verilog,,,,T_tb,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1574935086,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sim_1/new/D_latch_tb.v,,design_1_wrapper,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sources_1/new/D_FF.v,1574942191,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sim_1/new/D_FF_tb.v,,D_FF,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sources_1/new/D_latch.v,1574938013,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sim_1/new/D_latch_tb.v,,D_latch,,,,,,,,
C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sources_1/new/T_FF.v,1575037074,verilog,,C:/Users/Lori/DigitalDesign/assignment4/assignment4.srcs/sim_1/new/T_tb.v,,T_FF,,,,,,,,
