<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.06.10.20:26:54"
 outputDirectory="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL016YU256C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="id_switch" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="id_switch_sw" direction="input" role="sw" width="4" />
   <port
       name="id_switch_debug_out1"
       direction="output"
       role="debug_out1"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="spi_bridge" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="spi_bridge_mosi_to_the_spislave_inst_for_spichain"
       direction="input"
       role="mosi_to_the_spislave_inst_for_spichain"
       width="1" />
   <port
       name="spi_bridge_nss_to_the_spislave_inst_for_spichain"
       direction="input"
       role="nss_to_the_spislave_inst_for_spichain"
       width="1" />
   <port
       name="spi_bridge_miso_to_and_from_the_spislave_inst_for_spichain"
       direction="bidir"
       role="miso_to_and_from_the_spislave_inst_for_spichain"
       width="1" />
   <port
       name="spi_bridge_sclk_to_the_spislave_inst_for_spichain"
       direction="input"
       role="sclk_to_the_spislave_inst_for_spichain"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="vidor_sys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10CL016YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1560191214,AUTO_UNIQUE_ID=(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(id_switch:1.0:)(spi_slave_to_avalon_mm_master_bridge:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,SYNC_DEPTH=5)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="vidor_sys"
   kind="vidor_sys"
   version="1.0"
   name="vidor_sys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1560191214" />
  <parameter name="AUTO_DEVICE" value="10CL016YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/vidor_sys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/ID_Switch.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spiphyslave.sdc"
       type="SDC" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/SPISlaveToAvalonMasterBridge.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/channel_adapter_btop_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/channel_adapter_ptob_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spislave_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/sausy/Projects/test2/VidorFPGA/ip/PTP/id_switch_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.sdc" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_packets_to_master_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_btop_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_ptob_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/spislave_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 0 starting:vidor_sys "vidor_sys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master spi_avalon_bridge.avalon_master and slave id_switch_0.avalon_slave because the master has address signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master spi_avalon_bridge.avalon_master and slave id_switch_0.avalon_slave because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master spi_avalon_bridge.avalon_master and slave id_switch_0.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces spi_avalon_bridge.avalon_master and spi_avalon_bridge_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0 and id_switch_0_avalon_slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces id_switch_0_avalon_slave_translator.avalon_anti_slave_0 and id_switch_0.avalon_slave</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>id_switch</b> "<b>submodules/id_switch</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>spi_slave_to_avalon_mm_master_bridge</b> "<b>submodules/SPISlaveToAvalonMasterBridge</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/vidor_sys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 3 starting:id_switch "submodules/id_switch"</message>
   <message level="Info" culprit="id_switch_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>id_switch</b> "<b>id_switch_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 2 starting:spi_slave_to_avalon_mm_master_bridge "submodules/SPISlaveToAvalonMasterBridge"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/sausy/intelFPGA_lite/18.1/quartus/linux64/quartus_sh -t /tmp/alt8057_4243826876682986971.dir/0101_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: /home/sausy/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8057_4243826876682986971.dir/0101_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.445s</message>
   <message level="Debug">Command took 0.749s</message>
   <message level="Info" culprit="spi_avalon_bridge"><![CDATA["<b>vidor_sys</b>" instantiated <b>spi_slave_to_avalon_mm_master_bridge</b> "<b>spi_avalon_bridge</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:altera_mm_interconnect "submodules/vidor_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_avalon_bridge_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>id_switch_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 2 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>vidor_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="id_switch:1.0:"
   instancePathKey="vidor_sys:.:id_switch_0"
   kind="id_switch"
   version="1.0"
   name="id_switch">
  <generatedFiles>
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/ID_Switch.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/sausy/Projects/test2/VidorFPGA/ip/PTP/id_switch_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="id_switch_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 3 starting:id_switch "submodules/id_switch"</message>
   <message level="Info" culprit="id_switch_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>id_switch</b> "<b>id_switch_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="spi_slave_to_avalon_mm_master_bridge:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,SYNC_DEPTH=5"
   instancePathKey="vidor_sys:.:spi_avalon_bridge"
   kind="spi_slave_to_avalon_mm_master_bridge"
   version="18.1"
   name="SPISlaveToAvalonMasterBridge">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spiphyslave.sdc"
       type="SDC" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/SPISlaveToAvalonMasterBridge.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/channel_adapter_btop_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/channel_adapter_ptob_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spislave_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.sdc" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_packets_to_master_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_btop_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_ptob_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/spislave_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="spi_avalon_bridge" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 2 starting:spi_slave_to_avalon_mm_master_bridge "submodules/SPISlaveToAvalonMasterBridge"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/sausy/intelFPGA_lite/18.1/quartus/linux64/quartus_sh -t /tmp/alt8057_4243826876682986971.dir/0101_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: /home/sausy/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8057_4243826876682986971.dir/0101_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.445s</message>
   <message level="Debug">Command took 0.749s</message>
   <message level="Info" culprit="spi_avalon_bridge"><![CDATA["<b>vidor_sys</b>" instantiated <b>spi_slave_to_avalon_mm_master_bridge</b> "<b>spi_avalon_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10CL016YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {spi_avalon_bridge_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {SYNC_RESET} {0};add_instance {id_switch_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {spi_avalon_bridge_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0} {id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {spi_avalon_bridge_avalon_master_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {id_switch_0_avalon_slave_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_avalon_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {id_switch_0_avalon_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_clk_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {spi_avalon_bridge_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {spi_avalon_bridge_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {spi_avalon_bridge_clk_reset_reset_bridge.in_reset};add_interface {spi_avalon_bridge_avalon_master} {avalon} {slave};set_interface_property {spi_avalon_bridge_avalon_master} {EXPORT_OF} {spi_avalon_bridge_avalon_master_translator.avalon_anti_master_0};add_interface {id_switch_0_avalon_slave} {avalon} {master};set_interface_property {id_switch_0_avalon_slave} {EXPORT_OF} {id_switch_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.id_switch_0.avalon_slave} {0};set_module_assignment {interconnect_id.spi_avalon_bridge.avalon_master} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="vidor_sys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="vidor_sys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10CL016YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {spi_avalon_bridge_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {SYNC_RESET} {0};add_instance {id_switch_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {spi_avalon_bridge_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0} {id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {spi_avalon_bridge_avalon_master_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {id_switch_0_avalon_slave_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_avalon_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {id_switch_0_avalon_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_clk_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {spi_avalon_bridge_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {spi_avalon_bridge_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {spi_avalon_bridge_clk_reset_reset_bridge.in_reset};add_interface {spi_avalon_bridge_avalon_master} {avalon} {slave};set_interface_property {spi_avalon_bridge_avalon_master} {EXPORT_OF} {spi_avalon_bridge_avalon_master_translator.avalon_anti_master_0};add_interface {id_switch_0_avalon_slave} {avalon} {master};set_interface_property {id_switch_0_avalon_slave} {EXPORT_OF} {id_switch_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.id_switch_0.avalon_slave} {0};set_module_assignment {interconnect_id.spi_avalon_bridge.avalon_master} {0};" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="vidor_sys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:altera_mm_interconnect "submodules/vidor_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_avalon_bridge_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>id_switch_0_avalon_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="vidor_sys:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 2 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>vidor_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:spi_avalon_bridge_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="spi_avalon_bridge_avalon_master_translator" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_avalon_bridge_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:id_switch_0_avalon_slave_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/sausy/Projects/test2/VidorFPGA/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="id_switch_0_avalon_slave_translator" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 0 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>id_switch_0_avalon_slave_translator</b>"]]></message>
  </messages>
 </entity>
</deploy>
