\BOOKMARK [1][-]{section.1}{Introdu\347\343o}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Contextualiza\347\343o}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Objetivos}{section.1}% 3
\BOOKMARK [3][-]{section*.4}{Objetivos Gerais}{subsection.1.2}% 4
\BOOKMARK [3][-]{section*.5}{Objetivos Especificos}{subsection.1.2}% 5
\BOOKMARK [1][-]{section.2}{Fundamenta\347\343o Te\363rica}{}% 6
\BOOKMARK [2][-]{subsection.2.1}{CPU}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.2}{Unidade de Processamento}{section.2}% 8
\BOOKMARK [2][-]{subsection.2.3}{Unidade de Controle \(UC\)}{section.2}% 9
\BOOKMARK [2][-]{subsection.2.4}{Unidade de Controle Hardwired e Microprogramada}{section.2}% 10
\BOOKMARK [2][-]{subsection.2.5}{Circuito Combinacionais e Sequenciais}{section.2}% 11
\BOOKMARK [2][-]{subsection.2.6}{M\341quina de Estados}{section.2}% 12
\BOOKMARK [3][-]{section*.6}{M\341quina de Estados Finitos de Moore}{subsection.2.6}% 13
\BOOKMARK [3][-]{section*.7}{M\341quina de Estados Finitos de Mealy}{subsection.2.6}% 14
\BOOKMARK [2][-]{subsection.2.7}{Conjunto de Instru\347\365es}{section.2}% 15
\BOOKMARK [2][-]{subsection.2.8}{RISC e CISC}{section.2}% 16
\BOOKMARK [2][-]{subsection.2.9}{Arquitetura LOAD/STORE}{section.2}% 17
\BOOKMARK [2][-]{subsection.2.10}{FPGA}{section.2}% 18
\BOOKMARK [2][-]{subsection.2.11}{Linguagem de Descri\347\343o de Hardware}{section.2}% 19
\BOOKMARK [2][-]{subsection.2.12}{Express\343o Regular}{section.2}% 20
\BOOKMARK [2][-]{subsection.2.13}{Gram\341tica Livre de Contexto}{section.2}% 21
\BOOKMARK [2][-]{subsection.2.14}{Compilador}{section.2}% 22
\BOOKMARK [2][-]{subsection.2.15}{Sistema Operacional}{section.2}% 23
\BOOKMARK [2][-]{subsection.2.16}{Processos}{section.2}% 24
\BOOKMARK [2][-]{subsection.2.17}{Escalonamento da CPU}{section.2}% 25
\BOOKMARK [3][-]{section*.8}{Principais Crit\351rios}{subsection.2.17}% 26
\BOOKMARK [3][-]{section*.9}{Preemp\347\343o}{subsection.2.17}% 27
\BOOKMARK [3][-]{section*.10}{Principais Algoritmos}{subsection.2.17}% 28
\BOOKMARK [2][-]{subsection.2.18}{Gerenciamento de Mem\363ria}{section.2}% 29
\BOOKMARK [3][-]{section*.11}{Monoprograma\347\343o sem Troca ou Pagina\347\343o}{subsection.2.18}% 30
\BOOKMARK [3][-]{section*.12}{Multiprograma\347\343o com Parti\347\365es Fixas}{subsection.2.18}% 31
\BOOKMARK [3][-]{section*.13}{Pagina\347\343o}{subsection.2.18}% 32
\BOOKMARK [3][-]{section*.14}{Segmenta\347\343o}{subsection.2.18}% 33
\BOOKMARK [2][-]{subsection.2.19}{Ger\352nciamento de Entrada e Sa\355da}{section.2}% 34
\BOOKMARK [3][-]{section*.15}{Dispositivos de Entrada e Sa\355da}{subsection.2.19}% 35
\BOOKMARK [3][-]{section*.16}{Acesso Direto a Mem\363ria \(DMA\)}{subsection.2.19}% 36
\BOOKMARK [3][-]{section*.17}{Software}{subsection.2.19}% 37
\BOOKMARK [1][-]{section.3}{Termos Utilizados}{}% 38
\BOOKMARK [1][-]{section.4}{O Processador}{}% 39
\BOOKMARK [2][-]{subsection.4.1}{Vis\343o Geral da Arquitetura}{section.4}% 40
\BOOKMARK [2][-]{subsection.4.2}{Elementos da Unidade de Processamento}{section.4}% 41
\BOOKMARK [2][-]{subsection.4.3}{Elementos da Unidade de Controle}{section.4}% 42
\BOOKMARK [2][-]{subsection.4.4}{Formato de Instru\347\365es}{section.4}% 43
\BOOKMARK [2][-]{subsection.4.5}{Conjunto de Instru\347\365es}{section.4}% 44
\BOOKMARK [1][-]{section.5}{O Compilador}{}% 45
\BOOKMARK [2][-]{subsection.5.1}{A linguagem C-}{section.5}% 46
\BOOKMARK [2][-]{subsection.5.2}{Tokens}{section.5}% 47
\BOOKMARK [2][-]{subsection.5.3}{Express\365es Regulares}{section.5}% 48
\BOOKMARK [2][-]{subsection.5.4}{Gram\341tica Livre de Contexto}{section.5}% 49
\BOOKMARK [2][-]{subsection.5.5}{Retorno de Erros}{section.5}% 50
\BOOKMARK [1][-]{section.6}{O Sistema Operacional}{}% 51
\BOOKMARK [2][-]{subsection.6.1}{O Sistema Operacional: Altera\347\365es no Hardware}{section.6}% 52
\BOOKMARK [2][-]{subsection.6.2}{O Sistema Operacional: Software}{section.6}% 53
\BOOKMARK [3][-]{section*.18}{Ger\352nciamento de Processos}{subsection.6.2}% 54
\BOOKMARK [3][-]{section*.19}{Ger\352nciamneto de Mem\363ria}{subsection.6.2}% 55
\BOOKMARK [3][-]{section*.20}{Ger\352nciamento de Entrada e Sa\355da}{subsection.6.2}% 56
\BOOKMARK [1][-]{section.7}{Etapas Futuras e Poss\355veis Melhorias}{}% 57
\BOOKMARK [1][-]{section.7}{Refer\352ncias}{}% 58
