command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4245419	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_mulo_0.c								
ANR	4245420	Function	gen_mulo	1:0:0:929							
ANR	4245421	FunctionDef	gen_mulo (DisasContext * ctx)		4245420	0					
ANR	4245422	CompoundStatement		3:0:41:929	4245420	0					
ANR	4245423	IdentifierDeclStatement	int l1 = gen_new_label ( ) ;	5:4:48:72	4245420	0	True				
ANR	4245424	IdentifierDecl	l1 = gen_new_label ( )		4245420	0					
ANR	4245425	IdentifierDeclType	int		4245420	0					
ANR	4245426	Identifier	l1		4245420	1					
ANR	4245427	AssignmentExpression	l1 = gen_new_label ( )		4245420	2		=			
ANR	4245428	Identifier	l1		4245420	0					
ANR	4245429	CallExpression	gen_new_label ( )		4245420	1					
ANR	4245430	Callee	gen_new_label		4245420	0					
ANR	4245431	Identifier	gen_new_label		4245420	0					
ANR	4245432	ArgumentList			4245420	1					
ANR	4245433	IdentifierDeclStatement	TCGv_i64 t0 = tcg_temp_new_i64 ( ) ;	7:4:79:111	4245420	1	True				
ANR	4245434	IdentifierDecl	t0 = tcg_temp_new_i64 ( )		4245420	0					
ANR	4245435	IdentifierDeclType	TCGv_i64		4245420	0					
ANR	4245436	Identifier	t0		4245420	1					
ANR	4245437	AssignmentExpression	t0 = tcg_temp_new_i64 ( )		4245420	2		=			
ANR	4245438	Identifier	t0		4245420	0					
ANR	4245439	CallExpression	tcg_temp_new_i64 ( )		4245420	1					
ANR	4245440	Callee	tcg_temp_new_i64		4245420	0					
ANR	4245441	Identifier	tcg_temp_new_i64		4245420	0					
ANR	4245442	ArgumentList			4245420	1					
ANR	4245443	IdentifierDeclStatement	TCGv_i64 t1 = tcg_temp_new_i64 ( ) ;	9:4:118:150	4245420	2	True				
ANR	4245444	IdentifierDecl	t1 = tcg_temp_new_i64 ( )		4245420	0					
ANR	4245445	IdentifierDeclType	TCGv_i64		4245420	0					
ANR	4245446	Identifier	t1		4245420	1					
ANR	4245447	AssignmentExpression	t1 = tcg_temp_new_i64 ( )		4245420	2		=			
ANR	4245448	Identifier	t1		4245420	0					
ANR	4245449	CallExpression	tcg_temp_new_i64 ( )		4245420	1					
ANR	4245450	Callee	tcg_temp_new_i64		4245420	0					
ANR	4245451	Identifier	tcg_temp_new_i64		4245420	0					
ANR	4245452	ArgumentList			4245420	1					
ANR	4245453	IdentifierDeclStatement	TCGv t2 = tcg_temp_new ( ) ;	11:4:157:181	4245420	3	True				
ANR	4245454	IdentifierDecl	t2 = tcg_temp_new ( )		4245420	0					
ANR	4245455	IdentifierDeclType	TCGv		4245420	0					
ANR	4245456	Identifier	t2		4245420	1					
ANR	4245457	AssignmentExpression	t2 = tcg_temp_new ( )		4245420	2		=			
ANR	4245458	Identifier	t2		4245420	0					
ANR	4245459	CallExpression	tcg_temp_new ( )		4245420	1					
ANR	4245460	Callee	tcg_temp_new		4245420	0					
ANR	4245461	Identifier	tcg_temp_new		4245420	0					
ANR	4245462	ArgumentList			4245420	1					
ANR	4245463	ExpressionStatement	"tcg_gen_movi_tl ( cpu_ov , 0 )"	15:4:248:274	4245420	4	True				
ANR	4245464	CallExpression	"tcg_gen_movi_tl ( cpu_ov , 0 )"		4245420	0					
ANR	4245465	Callee	tcg_gen_movi_tl		4245420	0					
ANR	4245466	Identifier	tcg_gen_movi_tl		4245420	0					
ANR	4245467	ArgumentList	cpu_ov		4245420	1					
ANR	4245468	Argument	cpu_ov		4245420	0					
ANR	4245469	Identifier	cpu_ov		4245420	0					
ANR	4245470	Argument	0		4245420	1					
ANR	4245471	PrimaryExpression	0		4245420	0					
ANR	4245472	ExpressionStatement	"tcg_gen_extu_tl_i64 ( t0 , cpu_gpr [ rA ( ctx -> opcode ) ] )"	17:4:281:330	4245420	5	True				
ANR	4245473	CallExpression	"tcg_gen_extu_tl_i64 ( t0 , cpu_gpr [ rA ( ctx -> opcode ) ] )"		4245420	0					
ANR	4245474	Callee	tcg_gen_extu_tl_i64		4245420	0					
ANR	4245475	Identifier	tcg_gen_extu_tl_i64		4245420	0					
ANR	4245476	ArgumentList	t0		4245420	1					
ANR	4245477	Argument	t0		4245420	0					
ANR	4245478	Identifier	t0		4245420	0					
ANR	4245479	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4245420	1					
ANR	4245480	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4245420	0					
ANR	4245481	Identifier	cpu_gpr		4245420	0					
ANR	4245482	CallExpression	rA ( ctx -> opcode )		4245420	1					
ANR	4245483	Callee	rA		4245420	0					
ANR	4245484	Identifier	rA		4245420	0					
ANR	4245485	ArgumentList	ctx -> opcode		4245420	1					
ANR	4245486	Argument	ctx -> opcode		4245420	0					
ANR	4245487	PtrMemberAccess	ctx -> opcode		4245420	0					
ANR	4245488	Identifier	ctx		4245420	0					
ANR	4245489	Identifier	opcode		4245420	1					
ANR	4245490	ExpressionStatement	"tcg_gen_extu_tl_i64 ( t1 , cpu_gpr [ rB ( ctx -> opcode ) ] )"	19:4:337:386	4245420	6	True				
ANR	4245491	CallExpression	"tcg_gen_extu_tl_i64 ( t1 , cpu_gpr [ rB ( ctx -> opcode ) ] )"		4245420	0					
ANR	4245492	Callee	tcg_gen_extu_tl_i64		4245420	0					
ANR	4245493	Identifier	tcg_gen_extu_tl_i64		4245420	0					
ANR	4245494	ArgumentList	t1		4245420	1					
ANR	4245495	Argument	t1		4245420	0					
ANR	4245496	Identifier	t1		4245420	0					
ANR	4245497	Argument	cpu_gpr [ rB ( ctx -> opcode ) ]		4245420	1					
ANR	4245498	ArrayIndexing	cpu_gpr [ rB ( ctx -> opcode ) ]		4245420	0					
ANR	4245499	Identifier	cpu_gpr		4245420	0					
ANR	4245500	CallExpression	rB ( ctx -> opcode )		4245420	1					
ANR	4245501	Callee	rB		4245420	0					
ANR	4245502	Identifier	rB		4245420	0					
ANR	4245503	ArgumentList	ctx -> opcode		4245420	1					
ANR	4245504	Argument	ctx -> opcode		4245420	0					
ANR	4245505	PtrMemberAccess	ctx -> opcode		4245420	0					
ANR	4245506	Identifier	ctx		4245420	0					
ANR	4245507	Identifier	opcode		4245420	1					
ANR	4245508	ExpressionStatement	"tcg_gen_mul_i64 ( t0 , t0 , t1 )"	21:4:393:420	4245420	7	True				
ANR	4245509	CallExpression	"tcg_gen_mul_i64 ( t0 , t0 , t1 )"		4245420	0					
ANR	4245510	Callee	tcg_gen_mul_i64		4245420	0					
ANR	4245511	Identifier	tcg_gen_mul_i64		4245420	0					
ANR	4245512	ArgumentList	t0		4245420	1					
ANR	4245513	Argument	t0		4245420	0					
ANR	4245514	Identifier	t0		4245420	0					
ANR	4245515	Argument	t0		4245420	1					
ANR	4245516	Identifier	t0		4245420	0					
ANR	4245517	Argument	t1		4245420	2					
ANR	4245518	Identifier	t1		4245420	0					
ANR	4245519	ExpressionStatement	"tcg_gen_trunc_i64_tl ( t2 , t0 )"	23:4:427:455	4245420	8	True				
ANR	4245520	CallExpression	"tcg_gen_trunc_i64_tl ( t2 , t0 )"		4245420	0					
ANR	4245521	Callee	tcg_gen_trunc_i64_tl		4245420	0					
ANR	4245522	Identifier	tcg_gen_trunc_i64_tl		4245420	0					
ANR	4245523	ArgumentList	t2		4245420	1					
ANR	4245524	Argument	t2		4245420	0					
ANR	4245525	Identifier	t2		4245420	0					
ANR	4245526	Argument	t0		4245420	1					
ANR	4245527	Identifier	t0		4245420	0					
ANR	4245528	ExpressionStatement	"gen_store_spr ( SPR_MQ , t2 )"	25:4:462:487	4245420	9	True				
ANR	4245529	CallExpression	"gen_store_spr ( SPR_MQ , t2 )"		4245420	0					
ANR	4245530	Callee	gen_store_spr		4245420	0					
ANR	4245531	Identifier	gen_store_spr		4245420	0					
ANR	4245532	ArgumentList	SPR_MQ		4245420	1					
ANR	4245533	Argument	SPR_MQ		4245420	0					
ANR	4245534	Identifier	SPR_MQ		4245420	0					
ANR	4245535	Argument	t2		4245420	1					
ANR	4245536	Identifier	t2		4245420	0					
ANR	4245537	ExpressionStatement	"tcg_gen_shri_i64 ( t1 , t0 , 32 )"	27:4:494:522	4245420	10	True				
ANR	4245538	CallExpression	"tcg_gen_shri_i64 ( t1 , t0 , 32 )"		4245420	0					
ANR	4245539	Callee	tcg_gen_shri_i64		4245420	0					
ANR	4245540	Identifier	tcg_gen_shri_i64		4245420	0					
ANR	4245541	ArgumentList	t1		4245420	1					
ANR	4245542	Argument	t1		4245420	0					
ANR	4245543	Identifier	t1		4245420	0					
ANR	4245544	Argument	t0		4245420	1					
ANR	4245545	Identifier	t0		4245420	0					
ANR	4245546	Argument	32		4245420	2					
ANR	4245547	PrimaryExpression	32		4245420	0					
ANR	4245548	ExpressionStatement	"tcg_gen_trunc_i64_tl ( cpu_gpr [ rD ( ctx -> opcode ) ] , t1 )"	29:4:529:579	4245420	11	True				
ANR	4245549	CallExpression	"tcg_gen_trunc_i64_tl ( cpu_gpr [ rD ( ctx -> opcode ) ] , t1 )"		4245420	0					
ANR	4245550	Callee	tcg_gen_trunc_i64_tl		4245420	0					
ANR	4245551	Identifier	tcg_gen_trunc_i64_tl		4245420	0					
ANR	4245552	ArgumentList	cpu_gpr [ rD ( ctx -> opcode ) ]		4245420	1					
ANR	4245553	Argument	cpu_gpr [ rD ( ctx -> opcode ) ]		4245420	0					
ANR	4245554	ArrayIndexing	cpu_gpr [ rD ( ctx -> opcode ) ]		4245420	0					
ANR	4245555	Identifier	cpu_gpr		4245420	0					
ANR	4245556	CallExpression	rD ( ctx -> opcode )		4245420	1					
ANR	4245557	Callee	rD		4245420	0					
ANR	4245558	Identifier	rD		4245420	0					
ANR	4245559	ArgumentList	ctx -> opcode		4245420	1					
ANR	4245560	Argument	ctx -> opcode		4245420	0					
ANR	4245561	PtrMemberAccess	ctx -> opcode		4245420	0					
ANR	4245562	Identifier	ctx		4245420	0					
ANR	4245563	Identifier	opcode		4245420	1					
ANR	4245564	Argument	t1		4245420	1					
ANR	4245565	Identifier	t1		4245420	0					
ANR	4245566	ExpressionStatement	"tcg_gen_ext32s_i64 ( t1 , t0 )"	31:4:586:612	4245420	12	True				
ANR	4245567	CallExpression	"tcg_gen_ext32s_i64 ( t1 , t0 )"		4245420	0					
ANR	4245568	Callee	tcg_gen_ext32s_i64		4245420	0					
ANR	4245569	Identifier	tcg_gen_ext32s_i64		4245420	0					
ANR	4245570	ArgumentList	t1		4245420	1					
ANR	4245571	Argument	t1		4245420	0					
ANR	4245572	Identifier	t1		4245420	0					
ANR	4245573	Argument	t0		4245420	1					
ANR	4245574	Identifier	t0		4245420	0					
ANR	4245575	ExpressionStatement	"tcg_gen_brcond_i64 ( TCG_COND_EQ , t0 , t1 , l1 )"	33:4:619:662	4245420	13	True				
ANR	4245576	CallExpression	"tcg_gen_brcond_i64 ( TCG_COND_EQ , t0 , t1 , l1 )"		4245420	0					
ANR	4245577	Callee	tcg_gen_brcond_i64		4245420	0					
ANR	4245578	Identifier	tcg_gen_brcond_i64		4245420	0					
ANR	4245579	ArgumentList	TCG_COND_EQ		4245420	1					
ANR	4245580	Argument	TCG_COND_EQ		4245420	0					
ANR	4245581	Identifier	TCG_COND_EQ		4245420	0					
ANR	4245582	Argument	t0		4245420	1					
ANR	4245583	Identifier	t0		4245420	0					
ANR	4245584	Argument	t1		4245420	2					
ANR	4245585	Identifier	t1		4245420	0					
ANR	4245586	Argument	l1		4245420	3					
ANR	4245587	Identifier	l1		4245420	0					
ANR	4245588	ExpressionStatement	"tcg_gen_movi_tl ( cpu_ov , 1 )"	35:4:669:695	4245420	14	True				
ANR	4245589	CallExpression	"tcg_gen_movi_tl ( cpu_ov , 1 )"		4245420	0					
ANR	4245590	Callee	tcg_gen_movi_tl		4245420	0					
ANR	4245591	Identifier	tcg_gen_movi_tl		4245420	0					
ANR	4245592	ArgumentList	cpu_ov		4245420	1					
ANR	4245593	Argument	cpu_ov		4245420	0					
ANR	4245594	Identifier	cpu_ov		4245420	0					
ANR	4245595	Argument	1		4245420	1					
ANR	4245596	PrimaryExpression	1		4245420	0					
ANR	4245597	ExpressionStatement	"tcg_gen_movi_tl ( cpu_so , 1 )"	37:4:702:728	4245420	15	True				
ANR	4245598	CallExpression	"tcg_gen_movi_tl ( cpu_so , 1 )"		4245420	0					
ANR	4245599	Callee	tcg_gen_movi_tl		4245420	0					
ANR	4245600	Identifier	tcg_gen_movi_tl		4245420	0					
ANR	4245601	ArgumentList	cpu_so		4245420	1					
ANR	4245602	Argument	cpu_so		4245420	0					
ANR	4245603	Identifier	cpu_so		4245420	0					
ANR	4245604	Argument	1		4245420	1					
ANR	4245605	PrimaryExpression	1		4245420	0					
ANR	4245606	ExpressionStatement	gen_set_label ( l1 )	39:4:735:752	4245420	16	True				
ANR	4245607	CallExpression	gen_set_label ( l1 )		4245420	0					
ANR	4245608	Callee	gen_set_label		4245420	0					
ANR	4245609	Identifier	gen_set_label		4245420	0					
ANR	4245610	ArgumentList	l1		4245420	1					
ANR	4245611	Argument	l1		4245420	0					
ANR	4245612	Identifier	l1		4245420	0					
ANR	4245613	ExpressionStatement	tcg_temp_free_i64 ( t0 )	41:4:759:780	4245420	17	True				
ANR	4245614	CallExpression	tcg_temp_free_i64 ( t0 )		4245420	0					
ANR	4245615	Callee	tcg_temp_free_i64		4245420	0					
ANR	4245616	Identifier	tcg_temp_free_i64		4245420	0					
ANR	4245617	ArgumentList	t0		4245420	1					
ANR	4245618	Argument	t0		4245420	0					
ANR	4245619	Identifier	t0		4245420	0					
ANR	4245620	ExpressionStatement	tcg_temp_free_i64 ( t1 )	43:4:787:808	4245420	18	True				
ANR	4245621	CallExpression	tcg_temp_free_i64 ( t1 )		4245420	0					
ANR	4245622	Callee	tcg_temp_free_i64		4245420	0					
ANR	4245623	Identifier	tcg_temp_free_i64		4245420	0					
ANR	4245624	ArgumentList	t1		4245420	1					
ANR	4245625	Argument	t1		4245420	0					
ANR	4245626	Identifier	t1		4245420	0					
ANR	4245627	ExpressionStatement	tcg_temp_free ( t2 )	45:4:815:832	4245420	19	True				
ANR	4245628	CallExpression	tcg_temp_free ( t2 )		4245420	0					
ANR	4245629	Callee	tcg_temp_free		4245420	0					
ANR	4245630	Identifier	tcg_temp_free		4245420	0					
ANR	4245631	ArgumentList	t2		4245420	1					
ANR	4245632	Argument	t2		4245420	0					
ANR	4245633	Identifier	t2		4245420	0					
ANR	4245634	IfStatement	if ( unlikely ( Rc ( ctx -> opcode ) != 0 ) )		4245420	20					
ANR	4245635	Condition	unlikely ( Rc ( ctx -> opcode ) != 0 )	47:8:843:872	4245420	0	True				
ANR	4245636	CallExpression	unlikely ( Rc ( ctx -> opcode ) != 0 )		4245420	0					
ANR	4245637	Callee	unlikely		4245420	0					
ANR	4245638	Identifier	unlikely		4245420	0					
ANR	4245639	ArgumentList	Rc ( ctx -> opcode ) != 0		4245420	1					
ANR	4245640	Argument	Rc ( ctx -> opcode ) != 0		4245420	0					
ANR	4245641	EqualityExpression	Rc ( ctx -> opcode ) != 0		4245420	0		!=			
ANR	4245642	CallExpression	Rc ( ctx -> opcode )		4245420	0					
ANR	4245643	Callee	Rc		4245420	0					
ANR	4245644	Identifier	Rc		4245420	0					
ANR	4245645	ArgumentList	ctx -> opcode		4245420	1					
ANR	4245646	Argument	ctx -> opcode		4245420	0					
ANR	4245647	PtrMemberAccess	ctx -> opcode		4245420	0					
ANR	4245648	Identifier	ctx		4245420	0					
ANR	4245649	Identifier	opcode		4245420	1					
ANR	4245650	PrimaryExpression	0		4245420	1					
ANR	4245651	ExpressionStatement	"gen_set_Rc0 ( ctx , cpu_gpr [ rD ( ctx -> opcode ) ] )"	49:8:884:926	4245420	1	True				
ANR	4245652	CallExpression	"gen_set_Rc0 ( ctx , cpu_gpr [ rD ( ctx -> opcode ) ] )"		4245420	0					
ANR	4245653	Callee	gen_set_Rc0		4245420	0					
ANR	4245654	Identifier	gen_set_Rc0		4245420	0					
ANR	4245655	ArgumentList	ctx		4245420	1					
ANR	4245656	Argument	ctx		4245420	0					
ANR	4245657	Identifier	ctx		4245420	0					
ANR	4245658	Argument	cpu_gpr [ rD ( ctx -> opcode ) ]		4245420	1					
ANR	4245659	ArrayIndexing	cpu_gpr [ rD ( ctx -> opcode ) ]		4245420	0					
ANR	4245660	Identifier	cpu_gpr		4245420	0					
ANR	4245661	CallExpression	rD ( ctx -> opcode )		4245420	1					
ANR	4245662	Callee	rD		4245420	0					
ANR	4245663	Identifier	rD		4245420	0					
ANR	4245664	ArgumentList	ctx -> opcode		4245420	1					
ANR	4245665	Argument	ctx -> opcode		4245420	0					
ANR	4245666	PtrMemberAccess	ctx -> opcode		4245420	0					
ANR	4245667	Identifier	ctx		4245420	0					
ANR	4245668	Identifier	opcode		4245420	1					
ANR	4245669	ReturnType	static void		4245420	1					
ANR	4245670	Identifier	gen_mulo		4245420	2					
ANR	4245671	ParameterList	DisasContext * ctx		4245420	3					
ANR	4245672	Parameter	DisasContext * ctx	1:21:21:37	4245420	0	True				
ANR	4245673	ParameterType	DisasContext *		4245420	0					
ANR	4245674	Identifier	ctx		4245420	1					
ANR	4245675	CFGEntryNode	ENTRY		4245420		True				
ANR	4245676	CFGExitNode	EXIT		4245420		True				
ANR	4245677	Symbol	unlikely		4245420						
ANR	4245678	Symbol	ctx -> opcode		4245420						
ANR	4245679	Symbol	cpu_so		4245420						
ANR	4245680	Symbol	l1		4245420						
ANR	4245681	Symbol	ctx		4245420						
ANR	4245682	Symbol	tcg_temp_new_i64		4245420						
ANR	4245683	Symbol	tcg_temp_new		4245420						
ANR	4245684	Symbol	TCG_COND_EQ		4245420						
ANR	4245685	Symbol	cpu_ov		4245420						
ANR	4245686	Symbol	* ctx		4245420						
ANR	4245687	Symbol	rA		4245420						
ANR	4245688	Symbol	rB		4245420						
ANR	4245689	Symbol	Rc		4245420						
ANR	4245690	Symbol	rD		4245420						
ANR	4245691	Symbol	gen_new_label		4245420						
ANR	4245692	Symbol	* rB		4245420						
ANR	4245693	Symbol	* rA		4245420						
ANR	4245694	Symbol	cpu_gpr		4245420						
ANR	4245695	Symbol	* cpu_gpr		4245420						
ANR	4245696	Symbol	* rD		4245420						
ANR	4245697	Symbol	t0		4245420						
ANR	4245698	Symbol	t1		4245420						
ANR	4245699	Symbol	t2		4245420						
ANR	4245700	Symbol	SPR_MQ		4245420						
