<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Second.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Second.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Second.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Second.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Second.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Second.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Second.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Second.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Second.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Second_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Second_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Second_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Second_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Second_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Second_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491311883" xil_pn:in_ck="3208525221630825065" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1491311882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="Second.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="tb_ALU.vhd"/>
      <outfile xil_pn:name="tb_IM.vhd"/>
      <outfile xil_pn:name="tb_MUX.vhd"/>
      <outfile xil_pn:name="tb_PC.vhd"/>
      <outfile xil_pn:name="tb_RegisterFile.vhd"/>
      <outfile xil_pn:name="tb_SEU.vhd"/>
      <outfile xil_pn:name="tb_Second.vhd"/>
      <outfile xil_pn:name="tb_Sumador.vhd"/>
      <outfile xil_pn:name="tb_UC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491311957" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3041330644139162937" xil_pn:start_ts="1491311957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491311957" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2803324201694368631" xil_pn:start_ts="1491311957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491311883" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-648438913894512889" xil_pn:start_ts="1491311883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491311883" xil_pn:in_ck="3208525221630825065" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1491311883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="Second.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="tb_ALU.vhd"/>
      <outfile xil_pn:name="tb_IM.vhd"/>
      <outfile xil_pn:name="tb_MUX.vhd"/>
      <outfile xil_pn:name="tb_PC.vhd"/>
      <outfile xil_pn:name="tb_RegisterFile.vhd"/>
      <outfile xil_pn:name="tb_SEU.vhd"/>
      <outfile xil_pn:name="tb_Second.vhd"/>
      <outfile xil_pn:name="tb_Sumador.vhd"/>
      <outfile xil_pn:name="tb_UC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491311966" xil_pn:in_ck="3208525221630825065" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2946781685753801264" xil_pn:start_ts="1491311957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Second_beh.prj"/>
      <outfile xil_pn:name="tb_Second_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1491311967" xil_pn:in_ck="3379777729591358098" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1211923214604290627" xil_pn:start_ts="1491311966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Second_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1491313107" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3012107880949108001" xil_pn:start_ts="1491313107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491313107" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-648438913894512889" xil_pn:start_ts="1491313107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491313107" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1491313107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491313107" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2666802749744382687" xil_pn:start_ts="1491313107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491313107" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1491313107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491313107" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1894134440220490991" xil_pn:start_ts="1491313107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491313147" xil_pn:in_ck="-1044713528281969048" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8518511903259032452" xil_pn:start_ts="1491313107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Second.lso"/>
      <outfile xil_pn:name="Second.ngc"/>
      <outfile xil_pn:name="Second.ngr"/>
      <outfile xil_pn:name="Second.prj"/>
      <outfile xil_pn:name="Second.stx"/>
      <outfile xil_pn:name="Second.syr"/>
      <outfile xil_pn:name="Second.xst"/>
      <outfile xil_pn:name="Second_vhdl.prj"/>
      <outfile xil_pn:name="Second_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
