

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4'
================================================================
* Date:           Wed Feb 26 23:19:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.924 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    517|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     234|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     234|    589|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln75_1_fu_272_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln75_fu_281_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln76_1_fu_300_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln76_fu_364_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln77_fu_399_p2       |         +|   0|  0|  10|           2|           1|
    |icmp_ln75_fu_267_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln76_fu_287_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln77_fu_336_p2      |      icmp|   0|  0|  39|          32|          32|
    |select_ln75_1_fu_351_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln75_2_fu_358_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln75_3_fu_292_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln75_fu_344_p3    |    select|   0|  0|  31|           1|           1|
    |select_ln76_1_fu_378_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln76_2_fu_306_p3  |    select|   0|  0|  64|           1|           1|
    |select_ln76_fu_370_p3    |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 517|         331|         206|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |i_fu_74                           |   9|          2|    2|          4|
    |indvar_flatten45_fu_78            |   9|          2|   64|        128|
    |indvar_flatten_fu_70              |   9|          2|   64|        128|
    |j_fu_66                           |   9|          2|   31|         62|
    |k_fu_62                           |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  72|         16|  166|        332|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_74                           |   2|   0|    2|          0|
    |icmp_ln75_reg_470                 |   1|   0|    1|          0|
    |icmp_ln76_reg_474                 |   1|   0|    1|          0|
    |indvar_flatten45_fu_78            |  64|   0|   64|          0|
    |indvar_flatten_fu_70              |  64|   0|   64|          0|
    |j_fu_66                           |  31|   0|   31|          0|
    |k_fu_62                           |   2|   0|    2|          0|
    |mul_ln58_cast_reg_465             |  62|   0|   64|          2|
    |select_ln75_3_reg_481             |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 234|   0|  236|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|channels                |   in|   32|     ap_none|                                                                 channels|        scalar|
|mul_ln58_1              |   in|   64|     ap_none|                                                               mul_ln58_1|        scalar|
|mul_ln58                |   in|   62|     ap_none|                                                                 mul_ln58|        scalar|
|cmp2538                 |   in|    1|     ap_none|                                                                  cmp2538|        scalar|
|line_buffer_address0    |  out|   11|   ap_memory|                                                              line_buffer|         array|
|line_buffer_ce0         |  out|    1|   ap_memory|                                                              line_buffer|         array|
|line_buffer_we0         |  out|    1|   ap_memory|                                                              line_buffer|         array|
|line_buffer_d0          |  out|    8|   ap_memory|                                                              line_buffer|         array|
|line_buffer_1_address0  |  out|   11|   ap_memory|                                                            line_buffer_1|         array|
|line_buffer_1_ce0       |  out|    1|   ap_memory|                                                            line_buffer_1|         array|
|line_buffer_1_we0       |  out|    1|   ap_memory|                                                            line_buffer_1|         array|
|line_buffer_1_d0        |  out|    8|   ap_memory|                                                            line_buffer_1|         array|
|line_buffer_2_address0  |  out|   11|   ap_memory|                                                            line_buffer_2|         array|
|line_buffer_2_ce0       |  out|    1|   ap_memory|                                                            line_buffer_2|         array|
|line_buffer_2_we0       |  out|    1|   ap_memory|                                                            line_buffer_2|         array|
|line_buffer_2_d0        |  out|    8|   ap_memory|                                                            line_buffer_2|         array|
|line_buffer_3_address0  |  out|   11|   ap_memory|                                                            line_buffer_3|         array|
|line_buffer_3_ce0       |  out|    1|   ap_memory|                                                            line_buffer_3|         array|
|line_buffer_3_we0       |  out|    1|   ap_memory|                                                            line_buffer_3|         array|
|line_buffer_3_d0        |  out|    8|   ap_memory|                                                            line_buffer_3|         array|
|line_buffer_4_address0  |  out|   11|   ap_memory|                                                            line_buffer_4|         array|
|line_buffer_4_ce0       |  out|    1|   ap_memory|                                                            line_buffer_4|         array|
|line_buffer_4_we0       |  out|    1|   ap_memory|                                                            line_buffer_4|         array|
|line_buffer_4_d0        |  out|    8|   ap_memory|                                                            line_buffer_4|         array|
|line_buffer_5_address0  |  out|   11|   ap_memory|                                                            line_buffer_5|         array|
|line_buffer_5_ce0       |  out|    1|   ap_memory|                                                            line_buffer_5|         array|
|line_buffer_5_we0       |  out|    1|   ap_memory|                                                            line_buffer_5|         array|
|line_buffer_5_d0        |  out|    8|   ap_memory|                                                            line_buffer_5|         array|
|line_buffer_6_address0  |  out|   11|   ap_memory|                                                            line_buffer_6|         array|
|line_buffer_6_ce0       |  out|    1|   ap_memory|                                                            line_buffer_6|         array|
|line_buffer_6_we0       |  out|    1|   ap_memory|                                                            line_buffer_6|         array|
|line_buffer_6_d0        |  out|    8|   ap_memory|                                                            line_buffer_6|         array|
|line_buffer_7_address0  |  out|   11|   ap_memory|                                                            line_buffer_7|         array|
|line_buffer_7_ce0       |  out|    1|   ap_memory|                                                            line_buffer_7|         array|
|line_buffer_7_we0       |  out|    1|   ap_memory|                                                            line_buffer_7|         array|
|line_buffer_7_d0        |  out|    8|   ap_memory|                                                            line_buffer_7|         array|
|line_buffer_8_address0  |  out|   11|   ap_memory|                                                            line_buffer_8|         array|
|line_buffer_8_ce0       |  out|    1|   ap_memory|                                                            line_buffer_8|         array|
|line_buffer_8_we0       |  out|    1|   ap_memory|                                                            line_buffer_8|         array|
|line_buffer_8_d0        |  out|    8|   ap_memory|                                                            line_buffer_8|         array|
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [filter_kernel.cpp:77]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [filter_kernel.cpp:76]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filter_kernel.cpp:75]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten45 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp2538_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2538"   --->   Operation 10 'read' 'cmp2538_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln58_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln58"   --->   Operation 11 'read' 'mul_ln58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul_ln58_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln58_1"   --->   Operation 12 'read' 'mul_ln58_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels"   --->   Operation 13 'read' 'channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul_ln58_cast = zext i62 %mul_ln58_read"   --->   Operation 14 'zext' 'mul_ln58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten45"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln75 = store i2 0, i2 %i" [filter_kernel.cpp:75]   --->   Operation 16 'store' 'store_ln75' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%store_ln76 = store i31 0, i31 %j" [filter_kernel.cpp:76]   --->   Operation 18 'store' 'store_ln76' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 19 [1/1] (1.14ns)   --->   "%store_ln77 = store i2 0, i2 %k" [filter_kernel.cpp:77]   --->   Operation 19 'store' 'store_ln77' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.93>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [filter_kernel.cpp:76]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten45_load = load i64 %indvar_flatten45" [filter_kernel.cpp:75]   --->   Operation 22 'load' 'indvar_flatten45_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.64ns)   --->   "%icmp_ln75 = icmp_eq  i64 %indvar_flatten45_load, i64 %mul_ln58_1_read" [filter_kernel.cpp:75]   --->   Operation 23 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.64ns)   --->   "%add_ln75_1 = add i64 %indvar_flatten45_load, i64 1" [filter_kernel.cpp:75]   --->   Operation 24 'add' 'add_ln75_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc40.loopexit, void %process_rows.exitStub" [filter_kernel.cpp:75]   --->   Operation 25 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [filter_kernel.cpp:75]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.14ns)   --->   "%add_ln75 = add i2 %i_load, i2 1" [filter_kernel.cpp:75]   --->   Operation 27 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.64ns)   --->   "%icmp_ln76 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln58_cast" [filter_kernel.cpp:76]   --->   Operation 28 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.72ns)   --->   "%select_ln75_3 = select i1 %icmp_ln76, i2 %add_ln75, i2 %i_load" [filter_kernel.cpp:75]   --->   Operation 29 'select' 'select_ln75_3' <Predicate = (!icmp_ln75)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%switch_ln79 = switch i2 %select_ln75_3, void %arrayidx3327.case.2, i2 0, void %arrayidx3327.case.0, i2 1, void %arrayidx3327.case.1" [filter_kernel.cpp:79]   --->   Operation 30 'switch' 'switch_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.14>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit" [filter_kernel.cpp:79]   --->   Operation 31 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit" [filter_kernel.cpp:79]   --->   Operation 32 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit" [filter_kernel.cpp:79]   --->   Operation 33 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 != 0 & select_ln75_3 != 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.64ns)   --->   "%add_ln76_1 = add i64 %indvar_flatten_load, i64 1" [filter_kernel.cpp:76]   --->   Operation 34 'add' 'add_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%select_ln76_2 = select i1 %icmp_ln76, i64 1, i64 %add_ln76_1" [filter_kernel.cpp:76]   --->   Operation 35 'select' 'select_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.14ns)   --->   "%store_ln75 = store i64 %add_ln75_1, i64 %indvar_flatten45" [filter_kernel.cpp:75]   --->   Operation 36 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.14>
ST_2 : Operation 37 [1/1] (1.14ns)   --->   "%store_ln75 = store i2 %select_ln75_3, i2 %i" [filter_kernel.cpp:75]   --->   Operation 37 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.14>
ST_2 : Operation 38 [1/1] (1.14ns)   --->   "%store_ln76 = store i64 %select_ln76_2, i64 %indvar_flatten" [filter_kernel.cpp:76]   --->   Operation 38 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 6.92>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%k_2 = load i2 %k" [filter_kernel.cpp:77]   --->   Operation 39 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i2 %k_2" [filter_kernel.cpp:77]   --->   Operation 40 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.91ns)   --->   "%icmp_ln77 = icmp_slt  i32 %zext_ln77, i32 %channels_read" [filter_kernel.cpp:77]   --->   Operation 41 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%j_load = load i31 %j" [filter_kernel.cpp:75]   --->   Operation 42 'load' 'j_load' <Predicate = (!icmp_ln75 & !icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.62ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i31 0, i31 %j_load" [filter_kernel.cpp:75]   --->   Operation 44 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i2 0, i2 %k_2" [filter_kernel.cpp:75]   --->   Operation 45 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.72ns)   --->   "%select_ln75_2 = select i1 %icmp_ln76, i1 %cmp2538_read, i1 %icmp_ln77" [filter_kernel.cpp:75]   --->   Operation 46 'select' 'select_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.89ns)   --->   "%add_ln76 = add i31 %select_ln75, i31 1" [filter_kernel.cpp:76]   --->   Operation 47 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.72ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %select_ln75_2, i2 %select_ln75_1, i2 0" [filter_kernel.cpp:76]   --->   Operation 48 'select' 'select_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.62ns)   --->   "%select_ln76_1 = select i1 %select_ln75_2, i31 %select_ln75, i31 %add_ln76" [filter_kernel.cpp:76]   --->   Operation 49 'select' 'select_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i31 %select_ln76_1" [filter_kernel.cpp:76]   --->   Operation 50 'zext' 'zext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln76" [filter_kernel.cpp:76]   --->   Operation 51 'getelementptr' 'line_buffer_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln76" [filter_kernel.cpp:76]   --->   Operation 52 'getelementptr' 'line_buffer_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln76" [filter_kernel.cpp:76]   --->   Operation 53 'getelementptr' 'line_buffer_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%line_buffer_3_addr = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln76" [filter_kernel.cpp:76]   --->   Operation 54 'getelementptr' 'line_buffer_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%line_buffer_4_addr = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln76" [filter_kernel.cpp:76]   --->   Operation 55 'getelementptr' 'line_buffer_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%line_buffer_5_addr = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln76" [filter_kernel.cpp:76]   --->   Operation 56 'getelementptr' 'line_buffer_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%line_buffer_6_addr = getelementptr i8 %line_buffer_6, i64 0, i64 %zext_ln76" [filter_kernel.cpp:76]   --->   Operation 57 'getelementptr' 'line_buffer_6_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%line_buffer_7_addr = getelementptr i8 %line_buffer_7, i64 0, i64 %zext_ln76" [filter_kernel.cpp:76]   --->   Operation 58 'getelementptr' 'line_buffer_7_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%line_buffer_8_addr = getelementptr i8 %line_buffer_8, i64 0, i64 %zext_ln76" [filter_kernel.cpp:76]   --->   Operation 59 'getelementptr' 'line_buffer_8_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:78]   --->   Operation 60 'specpipeline' 'specpipeline_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.14ns)   --->   "%switch_ln79 = switch i2 %select_ln76, void %arrayidx3327.case.2156, i2 0, void %arrayidx3327.case.0154, i2 1, void %arrayidx3327.case.1155" [filter_kernel.cpp:79]   --->   Operation 61 'switch' 'switch_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 1)> <Delay = 1.14>
ST_3 : Operation 62 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln79 = store i8 0, i11 %line_buffer_4_addr" [filter_kernel.cpp:79]   --->   Operation 62 'store' 'store_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 1 & select_ln76 == 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit153" [filter_kernel.cpp:79]   --->   Operation 63 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 1 & select_ln76 == 1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln79 = store i8 0, i11 %line_buffer_3_addr" [filter_kernel.cpp:79]   --->   Operation 64 'store' 'store_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 1 & select_ln76 == 0)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit153" [filter_kernel.cpp:79]   --->   Operation 65 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 1 & select_ln76 == 0)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln79 = store i8 0, i11 %line_buffer_5_addr" [filter_kernel.cpp:79]   --->   Operation 66 'store' 'store_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 1 & select_ln76 != 0 & select_ln76 != 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit153" [filter_kernel.cpp:79]   --->   Operation 67 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 1 & select_ln76 != 0 & select_ln76 != 1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.14ns)   --->   "%switch_ln79 = switch i2 %select_ln76, void %arrayidx3327.case.2151, i2 0, void %arrayidx3327.case.0149, i2 1, void %arrayidx3327.case.1150" [filter_kernel.cpp:79]   --->   Operation 68 'switch' 'switch_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 0)> <Delay = 1.14>
ST_3 : Operation 69 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln79 = store i8 0, i11 %line_buffer_1_addr" [filter_kernel.cpp:79]   --->   Operation 69 'store' 'store_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 0 & select_ln76 == 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit148" [filter_kernel.cpp:79]   --->   Operation 70 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 0 & select_ln76 == 1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln79 = store i8 0, i11 %line_buffer_addr" [filter_kernel.cpp:79]   --->   Operation 71 'store' 'store_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 0 & select_ln76 == 0)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit148" [filter_kernel.cpp:79]   --->   Operation 72 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 0 & select_ln76 == 0)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln79 = store i8 0, i11 %line_buffer_2_addr" [filter_kernel.cpp:79]   --->   Operation 73 'store' 'store_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 0 & select_ln76 != 0 & select_ln76 != 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit148" [filter_kernel.cpp:79]   --->   Operation 74 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 == 0 & select_ln76 != 0 & select_ln76 != 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.14ns)   --->   "%switch_ln79 = switch i2 %select_ln76, void %arrayidx3327.case.2161, i2 0, void %arrayidx3327.case.0159, i2 1, void %arrayidx3327.case.1160" [filter_kernel.cpp:79]   --->   Operation 75 'switch' 'switch_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 != 0 & select_ln75_3 != 1)> <Delay = 1.14>
ST_3 : Operation 76 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln79 = store i8 0, i11 %line_buffer_7_addr" [filter_kernel.cpp:79]   --->   Operation 76 'store' 'store_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 != 0 & select_ln75_3 != 1 & select_ln76 == 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit158" [filter_kernel.cpp:79]   --->   Operation 77 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 != 0 & select_ln75_3 != 1 & select_ln76 == 1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln79 = store i8 0, i11 %line_buffer_6_addr" [filter_kernel.cpp:79]   --->   Operation 78 'store' 'store_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 != 0 & select_ln75_3 != 1 & select_ln76 == 0)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit158" [filter_kernel.cpp:79]   --->   Operation 79 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 != 0 & select_ln75_3 != 1 & select_ln76 == 0)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln79 = store i8 0, i11 %line_buffer_8_addr" [filter_kernel.cpp:79]   --->   Operation 80 'store' 'store_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 != 0 & select_ln75_3 != 1 & select_ln76 != 0 & select_ln76 != 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx3327.exit158" [filter_kernel.cpp:79]   --->   Operation 81 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln75_3 != 0 & select_ln75_3 != 1 & select_ln76 != 0 & select_ln76 != 1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.14ns)   --->   "%add_ln77 = add i2 %select_ln76, i2 1" [filter_kernel.cpp:77]   --->   Operation 82 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.14ns)   --->   "%store_ln76 = store i31 %select_ln76_1, i31 %j" [filter_kernel.cpp:76]   --->   Operation 83 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.14>
ST_3 : Operation 84 [1/1] (1.14ns)   --->   "%store_ln77 = store i2 %add_ln77, i2 %k" [filter_kernel.cpp:77]   --->   Operation 84 'store' 'store_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.14>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc34" [filter_kernel.cpp:77]   --->   Operation 85 'br' 'br_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 1.14>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln58_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln58]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp2538]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca       ) [ 0111]
j                     (alloca       ) [ 0111]
indvar_flatten        (alloca       ) [ 0110]
i                     (alloca       ) [ 0110]
indvar_flatten45      (alloca       ) [ 0110]
cmp2538_read          (read         ) [ 0111]
mul_ln58_read         (read         ) [ 0000]
mul_ln58_1_read       (read         ) [ 0110]
channels_read         (read         ) [ 0111]
mul_ln58_cast         (zext         ) [ 0110]
store_ln0             (store        ) [ 0000]
store_ln75            (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln76            (store        ) [ 0000]
store_ln77            (store        ) [ 0000]
br_ln0                (br           ) [ 0000]
indvar_flatten_load   (load         ) [ 0000]
indvar_flatten45_load (load         ) [ 0000]
icmp_ln75             (icmp         ) [ 0111]
add_ln75_1            (add          ) [ 0000]
br_ln75               (br           ) [ 0000]
i_load                (load         ) [ 0000]
add_ln75              (add          ) [ 0000]
icmp_ln76             (icmp         ) [ 0101]
select_ln75_3         (select       ) [ 0111]
switch_ln79           (switch       ) [ 0000]
br_ln79               (br           ) [ 0000]
br_ln79               (br           ) [ 0000]
br_ln79               (br           ) [ 0000]
add_ln76_1            (add          ) [ 0000]
select_ln76_2         (select       ) [ 0000]
store_ln75            (store        ) [ 0000]
store_ln75            (store        ) [ 0000]
store_ln76            (store        ) [ 0000]
k_2                   (load         ) [ 0000]
zext_ln77             (zext         ) [ 0000]
icmp_ln77             (icmp         ) [ 0000]
j_load                (load         ) [ 0000]
specloopname_ln0      (specloopname ) [ 0000]
select_ln75           (select       ) [ 0000]
select_ln75_1         (select       ) [ 0000]
select_ln75_2         (select       ) [ 0000]
add_ln76              (add          ) [ 0000]
select_ln76           (select       ) [ 0101]
select_ln76_1         (select       ) [ 0000]
zext_ln76             (zext         ) [ 0000]
line_buffer_addr      (getelementptr) [ 0000]
line_buffer_1_addr    (getelementptr) [ 0000]
line_buffer_2_addr    (getelementptr) [ 0000]
line_buffer_3_addr    (getelementptr) [ 0000]
line_buffer_4_addr    (getelementptr) [ 0000]
line_buffer_5_addr    (getelementptr) [ 0000]
line_buffer_6_addr    (getelementptr) [ 0000]
line_buffer_7_addr    (getelementptr) [ 0000]
line_buffer_8_addr    (getelementptr) [ 0000]
specpipeline_ln78     (specpipeline ) [ 0000]
switch_ln79           (switch       ) [ 0000]
store_ln79            (store        ) [ 0000]
br_ln79               (br           ) [ 0000]
store_ln79            (store        ) [ 0000]
br_ln79               (br           ) [ 0000]
store_ln79            (store        ) [ 0000]
br_ln79               (br           ) [ 0000]
switch_ln79           (switch       ) [ 0000]
store_ln79            (store        ) [ 0000]
br_ln79               (br           ) [ 0000]
store_ln79            (store        ) [ 0000]
br_ln79               (br           ) [ 0000]
store_ln79            (store        ) [ 0000]
br_ln79               (br           ) [ 0000]
switch_ln79           (switch       ) [ 0000]
store_ln79            (store        ) [ 0000]
br_ln79               (br           ) [ 0000]
store_ln79            (store        ) [ 0000]
br_ln79               (br           ) [ 0000]
store_ln79            (store        ) [ 0000]
br_ln79               (br           ) [ 0000]
add_ln77              (add          ) [ 0000]
store_ln76            (store        ) [ 0000]
store_ln77            (store        ) [ 0000]
br_ln77               (br           ) [ 0000]
ret_ln0               (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="channels">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln58_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln58_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln58">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln58"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmp2538">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp2538"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_buffer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_buffer_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="line_buffer_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="line_buffer_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="line_buffer_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="line_buffer_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="line_buffer_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="line_buffer_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="k_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="j_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten45_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten45/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="cmp2538_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp2538_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mul_ln58_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="62" slack="0"/>
<pin id="90" dir="0" index="1" bw="62" slack="0"/>
<pin id="91" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln58_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mul_ln58_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln58_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="channels_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="line_buffer_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="31" slack="0"/>
<pin id="110" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="line_buffer_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="31" slack="0"/>
<pin id="117" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="line_buffer_2_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="31" slack="0"/>
<pin id="124" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="line_buffer_3_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="31" slack="0"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="line_buffer_4_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="31" slack="0"/>
<pin id="138" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_4_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="line_buffer_5_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="31" slack="0"/>
<pin id="145" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_5_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="line_buffer_6_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="31" slack="0"/>
<pin id="152" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_6_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="line_buffer_7_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="31" slack="0"/>
<pin id="159" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_7_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="line_buffer_8_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="31" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_8_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln79_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln79_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln79_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln79_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln79_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln79_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln79_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln79_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln79_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mul_ln58_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="62" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul_ln58_cast/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln75_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln76_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="31" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln77_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_flatten_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="indvar_flatten45_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten45_load/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln75_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="1"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln75_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="1"/>
<pin id="280" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln75_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln76_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="1"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln75_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="2" slack="0"/>
<pin id="295" dir="0" index="2" bw="2" slack="0"/>
<pin id="296" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_3/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln76_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln76_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="64" slack="0"/>
<pin id="310" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln75_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="1"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln75_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="1"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln76_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="1"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="k_2_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="2"/>
<pin id="331" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln77_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln77_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="31" slack="2"/>
<pin id="343" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln75_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="31" slack="0"/>
<pin id="347" dir="0" index="2" bw="31" slack="0"/>
<pin id="348" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln75_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="0" index="2" bw="2" slack="0"/>
<pin id="355" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="select_ln75_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="1" slack="2"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_2/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln76_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln76_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="2" slack="0"/>
<pin id="373" dir="0" index="2" bw="2" slack="0"/>
<pin id="374" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln76_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="31" slack="0"/>
<pin id="381" dir="0" index="2" bw="31" slack="0"/>
<pin id="382" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln76_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="31" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln77_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln76_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="0"/>
<pin id="407" dir="0" index="1" bw="31" slack="2"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln77_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="2"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="415" class="1005" name="k_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="422" class="1005" name="j_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="31" slack="0"/>
<pin id="424" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="429" class="1005" name="indvar_flatten_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="436" class="1005" name="i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="443" class="1005" name="indvar_flatten45_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten45 "/>
</bind>
</comp>

<comp id="450" class="1005" name="cmp2538_read_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="2"/>
<pin id="452" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp2538_read "/>
</bind>
</comp>

<comp id="455" class="1005" name="mul_ln58_1_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln58_1_read "/>
</bind>
</comp>

<comp id="460" class="1005" name="channels_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="2"/>
<pin id="462" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="channels_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="mul_ln58_cast_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="1"/>
<pin id="467" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln58_cast "/>
</bind>
</comp>

<comp id="470" class="1005" name="icmp_ln75_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="474" class="1005" name="icmp_ln76_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="481" class="1005" name="select_ln75_3_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="1"/>
<pin id="483" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln75_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="134" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="127" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="141" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="113" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="106" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="120" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="155" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="148" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="162" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="88" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="264" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="261" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="281" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="278" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="261" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="287" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="300" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="272" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="292" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="306" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="38" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="329" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="336" pin="2"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="344" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="358" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="351" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="38" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="358" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="344" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="364" pin="2"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="397"><net_src comp="386" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="398"><net_src comp="386" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="403"><net_src comp="370" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="44" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="378" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="399" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="62" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="425"><net_src comp="66" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="432"><net_src comp="70" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="439"><net_src comp="74" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="446"><net_src comp="78" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="453"><net_src comp="82" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="458"><net_src comp="94" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="463"><net_src comp="100" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="468"><net_src comp="232" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="473"><net_src comp="267" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="287" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="484"><net_src comp="292" pin="3"/><net_sink comp="481" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer | {3 }
	Port: line_buffer_1 | {3 }
	Port: line_buffer_2 | {3 }
	Port: line_buffer_3 | {3 }
	Port: line_buffer_4 | {3 }
	Port: line_buffer_5 | {3 }
	Port: line_buffer_6 | {3 }
	Port: line_buffer_7 | {3 }
	Port: line_buffer_8 | {3 }
 - Input state : 
	Port: filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 : channels | {1 }
	Port: filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 : mul_ln58_1 | {1 }
	Port: filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 : mul_ln58 | {1 }
	Port: filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 : cmp2538 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln75 : 1
		store_ln0 : 1
		store_ln76 : 1
		store_ln77 : 1
	State 2
		icmp_ln75 : 1
		add_ln75_1 : 1
		br_ln75 : 2
		add_ln75 : 1
		icmp_ln76 : 1
		select_ln75_3 : 2
		switch_ln79 : 3
		add_ln76_1 : 1
		select_ln76_2 : 2
		store_ln75 : 2
		store_ln75 : 3
		store_ln76 : 3
	State 3
		zext_ln77 : 1
		icmp_ln77 : 2
		select_ln75 : 1
		select_ln75_1 : 1
		select_ln75_2 : 3
		add_ln76 : 2
		select_ln76 : 4
		select_ln76_1 : 4
		zext_ln76 : 5
		line_buffer_addr : 6
		line_buffer_1_addr : 6
		line_buffer_2_addr : 6
		line_buffer_3_addr : 6
		line_buffer_4_addr : 6
		line_buffer_5_addr : 6
		line_buffer_6_addr : 6
		line_buffer_7_addr : 6
		line_buffer_8_addr : 6
		switch_ln79 : 5
		store_ln79 : 7
		store_ln79 : 7
		store_ln79 : 7
		switch_ln79 : 5
		store_ln79 : 7
		store_ln79 : 7
		store_ln79 : 7
		switch_ln79 : 5
		store_ln79 : 7
		store_ln79 : 7
		store_ln79 : 7
		add_ln77 : 5
		store_ln76 : 5
		store_ln77 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln75_1_fu_272     |    0    |    71   |
|          |       add_ln75_fu_281      |    0    |    10   |
|    add   |      add_ln76_1_fu_300     |    0    |    71   |
|          |       add_ln76_fu_364      |    0    |    38   |
|          |       add_ln77_fu_399      |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln75_fu_267      |    0    |    71   |
|   icmp   |      icmp_ln76_fu_287      |    0    |    71   |
|          |      icmp_ln77_fu_336      |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |    select_ln75_3_fu_292    |    0    |    2    |
|          |    select_ln76_2_fu_306    |    0    |    64   |
|          |     select_ln75_fu_344     |    0    |    31   |
|  select  |    select_ln75_1_fu_351    |    0    |    2    |
|          |    select_ln75_2_fu_358    |    0    |    2    |
|          |     select_ln76_fu_370     |    0    |    2    |
|          |    select_ln76_1_fu_378    |    0    |    31   |
|----------|----------------------------|---------|---------|
|          |   cmp2538_read_read_fu_82  |    0    |    0    |
|   read   |  mul_ln58_read_read_fu_88  |    0    |    0    |
|          | mul_ln58_1_read_read_fu_94 |    0    |    0    |
|          |  channels_read_read_fu_100 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    mul_ln58_cast_fu_232    |    0    |    0    |
|   zext   |      zext_ln77_fu_332      |    0    |    0    |
|          |      zext_ln76_fu_386      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   515   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  channels_read_reg_460 |   32   |
|  cmp2538_read_reg_450  |    1   |
|        i_reg_436       |    2   |
|    icmp_ln75_reg_470   |    1   |
|    icmp_ln76_reg_474   |    1   |
|indvar_flatten45_reg_443|   64   |
| indvar_flatten_reg_429 |   64   |
|        j_reg_422       |   31   |
|        k_reg_415       |    2   |
| mul_ln58_1_read_reg_455|   64   |
|  mul_ln58_cast_reg_465 |   64   |
|  select_ln75_3_reg_481 |    2   |
+------------------------+--------+
|          Total         |   328  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   515  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   328  |    -   |
+-----------+--------+--------+
|   Total   |   328  |   515  |
+-----------+--------+--------+
