#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul 16 18:34:12 2025
# Process ID         : 71075
# Current directory  : /home/abhishek-revoor/Desktop/VERILOG/XOR_gate/XOR_gate.runs/synth_1
# Command line       : vivado -log xor_gate.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xor_gate.tcl
# Log file           : /home/abhishek-revoor/Desktop/VERILOG/XOR_gate/XOR_gate.runs/synth_1/xor_gate.vds
# Journal file       : /home/abhishek-revoor/Desktop/VERILOG/XOR_gate/XOR_gate.runs/synth_1/vivado.jou
# Running On         : abhishek-revoor-PC
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
# CPU Frequency      : 3897.117 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 16703 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20998 MB
# Available Virtual  : 12991 MB
#-----------------------------------------------------------
source xor_gate.tcl -notrace
Command: synth_design -top xor_gate -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 71169
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1739.832 ; gain = 299.859 ; free physical = 3358 ; free virtual = 11461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xor_gate' [/home/abhishek-revoor/Desktop/VERILOG/XOR_gate/XOR_gate.srcs/sources_1/new/xor_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xor_gate' (0#1) [/home/abhishek-revoor/Desktop/VERILOG/XOR_gate/XOR_gate.srcs/sources_1/new/xor_gate.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.770 ; gain = 369.797 ; free physical = 3272 ; free virtual = 11375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.582 ; gain = 387.609 ; free physical = 3272 ; free virtual = 11375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1835.586 ; gain = 395.613 ; free physical = 3272 ; free virtual = 11375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1844.492 ; gain = 404.520 ; free physical = 3264 ; free virtual = 11369
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1920.430 ; gain = 480.457 ; free physical = 3138 ; free virtual = 11274
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1935.305 ; gain = 495.332 ; free physical = 3130 ; free virtual = 11266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1935.305 ; gain = 495.332 ; free physical = 3130 ; free virtual = 11266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2087.117 ; gain = 647.145 ; free physical = 3025 ; free virtual = 11162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2087.117 ; gain = 647.145 ; free physical = 3025 ; free virtual = 11162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2087.117 ; gain = 647.145 ; free physical = 3025 ; free virtual = 11162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2087.117 ; gain = 647.145 ; free physical = 3025 ; free virtual = 11162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2087.117 ; gain = 647.145 ; free physical = 3025 ; free virtual = 11162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2087.117 ; gain = 647.145 ; free physical = 3025 ; free virtual = 11162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2087.117 ; gain = 647.145 ; free physical = 3025 ; free virtual = 11162
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2087.117 ; gain = 647.145 ; free physical = 3025 ; free virtual = 11162
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2087.125 ; gain = 647.145 ; free physical = 3025 ; free virtual = 11162
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2101.992 ; gain = 0.000 ; free physical = 3126 ; free virtual = 11263
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.586 ; gain = 0.000 ; free physical = 3086 ; free virtual = 11236
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 481b67bd
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2193.586 ; gain = 753.617 ; free physical = 3086 ; free virtual = 11236
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1462.811; main = 1462.811; forked = 267.686
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2770.383; main = 2193.590; forked = 916.980
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.598 ; gain = 0.000 ; free physical = 3086 ; free virtual = 11236
INFO: [Common 17-1381] The checkpoint '/home/abhishek-revoor/Desktop/VERILOG/XOR_gate/XOR_gate.runs/synth_1/xor_gate.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file xor_gate_utilization_synth.rpt -pb xor_gate_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 18:34:33 2025...
