synthesis:  version Diamond (64-bit) 3.1.0.96

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jun 08 13:55:00 2018


Command Line:  synthesis -f Cout7Dez_Cout7Dez_lattice.synproj -gui 

-- all messages logged in file synthesis.log
INFO:                                                           
INFO: ##########################################################
INFO: ### Lattice Family : MachXO2
INFO: ### Device  : LCMXO2-256HC
INFO: ### Package : TQFP100
INFO: ### Speed   : 4
INFO: ##########################################################
INFO:                                                           
INFO: fix_gated_clocks = 1
-- Technology check ok...
e:/dt/ampel/cout7dez/count7seg.v(3): INFO: compiling module count7seg (VERI-1018)
C:/lscc/diamond/3.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): INFO: compiling module VLO (VERI-1018)
C:/lscc/diamond/3.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): INFO: compiling module OSCH(NOM_FREQ="2.08") (VERI-1018)
C:/lscc/diamond/3.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): INFO: compiling module VHI (VERI-1018)
C:/lscc/diamond/3.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1800): INFO: compiling module EFB_renamed_due_excessive_length_1 (VERI-1018)


INFO: Applying 200.000000 MHz constraint to all clocks (LSE-5000)

################### Begin Area Report (count7seg)######################
Number of register bits => 30 of 192 (15 % )
CCU2D => 5
EFB => 1
FD1S3AX => 8
FD1S3IX => 22
GSR => 1
IB => 8
LUT4 => 45
OB => 11
OSCH => 1
PFUMX => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : Clk200Hz, loads : 26
  Net : D14_c, loads : 4
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : LEDBUS_0, loads : 11
  Net : LEDBUS_1, loads : 10
  Net : n139, loads : 10
  Net : LEDBUS_2, loads : 9
  Net : LEDBUS_3, loads : 8
  Net : n140, loads : 8
  Net : n138, loads : 7
  Net : Counter.Counter3Hz_1, loads : 6
  Net : n6_adj_1, loads : 6
  Net : n7, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets D14_c]                   |  200.000 MHz|  193.761 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \I2/Clock/Clk200Hz]      |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 129.828  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.094  secs
--------------------------------------------------------------
