Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  8 15:01:58 2022
| Host         : micro09 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             282 |           82 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                               Enable Signal                                                              |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                               |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                          | design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int                                                                                          |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/dataGen_0/inst/FSM_onehot_state[2]_i_2_n_0                                                                                    | design_1_i/dataGen_0/inst/FSM_onehot_state[2]_i_1_n_0                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_148M/U0/SEQ/seq_cnt_en                                                                                          | design_1_i/rst_clk_wiz_0_148M/U0/SEQ/SEQ_COUNTER/clear                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0] |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                               |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                       |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/dataGen_0/inst/linePixelCounter[31]_i_1_n_0                                                                                   | design_1_i/dataGen_0/inst/FSM_onehot_state[2]_i_1_n_0                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/dataGen_0/inst/dataCounter[31]_i_1_n_0                                                                                        | design_1_i/dataGen_0/inst/FSM_onehot_state[2]_i_1_n_0                                                                                     |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                          |                                                                                                                                           |               18 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                   |               18 |             52 |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


