HelpInfo,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||HandshakeSynchronizer.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/68||sinkFSM.v(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\sinkFSM.v'/linenumber/26
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||HandshakeSynchronizer.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/75||sourceFSM.v(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\sourceFSM.v'/linenumber/26
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist HandshakeSynchronizer ||HandshakeSynchronizer.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/187||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||HandshakeSynchronizer.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/217||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\B\HandshakeSynchronizer\synthesis\HandshakeSynchronizer_cck.rpt" .||HandshakeSynchronizer.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/236||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.HandshakeSynchronizer(verilog) instance count[7:0] ||HandshakeSynchronizer.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/297||handshakesynchronizer.v(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\HandshakeSynchronizer.v'/linenumber/32
Implementation;Synthesis||FP130||@N: Promoting Net reset_c on CLKINT  I_11 ||HandshakeSynchronizer.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/341||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clkB_c on CLKINT  I_12 ||HandshakeSynchronizer.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/342||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clkA_c on CLKINT  I_13 ||HandshakeSynchronizer.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/343||null;null
Implementation;Synthesis||MT615||@N: Found clock clkA with period 26.67ns ||HandshakeSynchronizer.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/393||null;null
Implementation;Synthesis||MT615||@N: Found clock clkB with period 50.00ns ||HandshakeSynchronizer.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/394||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (clkB:r) to clock (clkA:r) are overconstrained because the required time of 3.33 ns is too small.  ||HandshakeSynchronizer.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/425||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (clkA:r) to clock (clkB:r) are overconstrained because the required time of 3.33 ns is too small.  ||HandshakeSynchronizer.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HandshakeSynchronizer.srr'/linenumber/426||null;null
Implementation;Place and Route;RootName:HandshakeSynchronizer
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||HandshakeSynchronizer_layout_log.log;liberoaction://open_report/file/HandshakeSynchronizer_layout_log.log||(null);(null)
