{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417143357357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417143357357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 20:55:57 2014 " "Processing started: Thu Nov 27 20:55:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417143357357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417143357357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controllerTesting -c controllerTesting " "Command: quartus_map --read_settings_files=on --write_settings_files=off controllerTesting -c controllerTesting" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417143357357 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417143357966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertesting.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controllertesting.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTesting " "Found entity 1: controllerTesting" {  } { { "controllerTesting.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerTesting.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417143358044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417143358044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controllerTesting " "Elaborating entity \"controllerTesting\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417143358075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controllerv2.v 1 1 " "Using design file controllerv2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controllerV2 " "Found entity 1: controllerV2" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417143358106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(18) " "Verilog HDL or VHDL warning at controllerv2.v(18): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 18 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(24) " "Verilog HDL or VHDL warning at controllerv2.v(24): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(30) " "Verilog HDL or VHDL warning at controllerv2.v(30): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 30 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(36) " "Verilog HDL or VHDL warning at controllerv2.v(36): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 36 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(62) " "Verilog HDL or VHDL warning at controllerv2.v(62): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 62 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(68) " "Verilog HDL or VHDL warning at controllerv2.v(68): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 68 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(87) " "Verilog HDL or VHDL warning at controllerv2.v(87): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 87 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(93) " "Verilog HDL or VHDL warning at controllerv2.v(93): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 93 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(99) " "Verilog HDL or VHDL warning at controllerv2.v(99): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 99 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(105) " "Verilog HDL or VHDL warning at controllerv2.v(105): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(111) " "Verilog HDL or VHDL warning at controllerv2.v(111): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 111 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(117) " "Verilog HDL or VHDL warning at controllerv2.v(117): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 117 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(123) " "Verilog HDL or VHDL warning at controllerv2.v(123): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 123 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(129) " "Verilog HDL or VHDL warning at controllerv2.v(129): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 129 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerV2 controllerV2:inst " "Elaborating entity \"controllerV2\" for hierarchy \"controllerV2:inst\"" {  } { { "controllerTesting.bdf" "inst" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerTesting.bdf" { { 232 464 616 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417143358106 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controllerv2.v(140) " "Verilog HDL Case Statement warning at controllerv2.v(140): incomplete case statement has no default case item" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 140 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controllerv2.v(140) " "Verilog HDL Case Statement information at controllerv2.v(140): all case item expressions in this case statement are onehot" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C0 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C0\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C2 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C2\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C3 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C3\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C4 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C4\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C42 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C42\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C7 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C7\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C8 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C8\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C9 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C9\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C1 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C1\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C5 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C5\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C6 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C6\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C10 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C10\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C11 controllerv2.v(139) " "Verilog HDL Always Construct warning at controllerv2.v(139): inferring latch(es) for variable \"C11\", which holds its previous value in one or more paths through the always construct" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11 controllerv2.v(139) " "Inferred latch for \"C11\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10 controllerv2.v(139) " "Inferred latch for \"C10\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6 controllerv2.v(139) " "Inferred latch for \"C6\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5 controllerv2.v(139) " "Inferred latch for \"C5\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1 controllerv2.v(139) " "Inferred latch for \"C1\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9 controllerv2.v(139) " "Inferred latch for \"C9\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8 controllerv2.v(139) " "Inferred latch for \"C8\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7 controllerv2.v(139) " "Inferred latch for \"C7\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C42 controllerv2.v(139) " "Inferred latch for \"C42\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4 controllerv2.v(139) " "Inferred latch for \"C4\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3 controllerv2.v(139) " "Inferred latch for \"C3\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2 controllerv2.v(139) " "Inferred latch for \"C2\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0 controllerv2.v(139) " "Inferred latch for \"C0\" at controllerv2.v(139)" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417143358122 "|controllerTesting|controllerV2:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "opcodedecoder.v 1 1 " "Using design file opcodedecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 opCodeDecoder " "Found entity 1: opCodeDecoder" {  } { { "opcodedecoder.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/opcodedecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417143358137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417143358137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opCodeDecoder opCodeDecoder:inst2 " "Elaborating entity \"opCodeDecoder\" for hierarchy \"opCodeDecoder:inst2\"" {  } { { "controllerTesting.bdf" "inst2" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerTesting.bdf" { { 232 216 352 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417143358137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C0 " "LATCH primitive \"controllerV2:inst\|C0\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C2 " "LATCH primitive \"controllerV2:inst\|C2\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C3 " "LATCH primitive \"controllerV2:inst\|C3\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C4 " "LATCH primitive \"controllerV2:inst\|C4\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C42 " "LATCH primitive \"controllerV2:inst\|C42\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C7 " "LATCH primitive \"controllerV2:inst\|C7\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C8 " "LATCH primitive \"controllerV2:inst\|C8\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C9 " "LATCH primitive \"controllerV2:inst\|C9\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C5 " "LATCH primitive \"controllerV2:inst\|C5\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C10 " "LATCH primitive \"controllerV2:inst\|C10\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controllerV2:inst\|C11 " "LATCH primitive \"controllerV2:inst\|C11\" is permanently enabled" {  } { { "controllerv2.v" "" { Text "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerv2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1417143358262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C1 GND " "Pin \"C1\" is stuck at GND" {  } { { "controllerTesting.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerTesting.bdf" { { 384 664 840 400 "C1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417143358481 "|controllerTesting|C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "C6 GND " "Pin \"C6\" is stuck at GND" {  } { { "controllerTesting.bdf" "" { Schematic "C:/Users/ScottN/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartB/topLevelTesting/controllerTesting.bdf" { { 416 664 840 432 "C6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417143358481 "|controllerTesting|C6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417143358481 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417143358559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417143358683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417143358683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417143358715 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417143358715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417143358715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417143358715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417143358746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 20:55:58 2014 " "Processing ended: Thu Nov 27 20:55:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417143358746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417143358746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417143358746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417143358746 ""}
