$date
	Sun Sep 18 12:22:48 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0046 $end
$var wire 1 ! clk $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 " p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#3
1"
#6
0"
#9
1"
#12
0"
1!
#15
1"
#18
0"
#21
1"
#24
0"
0!
#27
1"
#30
0"
#33
1"
#36
0"
1!
#39
1"
#42
0"
#45
1"
#48
0"
0!
#51
1"
#54
0"
#57
1"
#60
0"
1!
#63
1"
#66
0"
#69
1"
#72
0"
0!
#75
1"
#78
0"
#81
1"
#84
0"
1!
#87
1"
#90
0"
#93
1"
#96
0"
0!
#99
1"
#102
0"
#105
1"
#108
0"
1!
#111
1"
#114
0"
#117
1"
#120
0"
0!
