INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
