Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun May 18 19:09:40 2025
| Host         : DESKTOP-H1FHSNK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_Module_control_sets_placed.rpt
| Design       : Top_Level_Module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             210 |           67 |
| Yes          | No                    | No                     |              20 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              89 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                       |                                       |                1 |              2 |         2.00 |
|  clk_d_BUFG    | pg_gs/S2_stable_i_1_n_0               |                                       |                1 |              3 |         3.00 |
|  clk_d_BUFG    |                                       | pg_es/digit_blue[3]_i_1__0_n_0        |                1 |              4 |         4.00 |
|  clk_d_BUFG    |                                       | pg_es/digit_green[3]_i_1_n_0          |                2 |              4 |         2.00 |
|  clk_d_BUFG    |                                       | hc/SS[0]                              |                1 |              4 |         4.00 |
|  clk_d_BUFG    |                                       | pg_gs/digit_blue                      |                1 |              4 |         4.00 |
|  clk_d_BUFG    |                                       | pg_gs/digit_red[3]_i_1_n_0            |                2 |              4 |         2.00 |
|  clk_d_BUFG    |                                       | pg_es/digit_red[3]_i_1__0_n_0         |                2 |              4 |         2.00 |
|  clk_d_BUFG    | FSM_onehot_countdown_state[3]_i_2_n_0 | FSM_onehot_countdown_state[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_d_BUFG    | pg_gs/score[14]_i_2_n_0               | pg_gs/score[14]_i_1_n_0               |                3 |              7 |         2.33 |
|  clk_d_BUFG    |                                       | pg_gs/red[3]_i_1_n_0                  |                3 |              8 |         2.67 |
|  clk_d_BUFG    |                                       | hc/v_count_reg[5][0]                  |                1 |              8 |         8.00 |
|  clk_d_BUFG    | pg_gs/seconds                         | pg_gs/score[16]_i_1_n_0               |                3 |              8 |         2.67 |
|  clk_d_BUFG    | hc/E[0]                               | hc/SR[0]                              |                3 |             10 |         3.33 |
|  clk_d_BUFG    | pg_gs/score[16]_i_2_n_0               | pg_gs/score[16]_i_1_n_0               |                3 |             10 |         3.33 |
|  clk_d_BUFG    |                                       |                                       |               13 |             17 |         1.31 |
|  clk_d_BUFG    | pg_gs/E[0]                            |                                       |                3 |             17 |         5.67 |
|  clk_d_BUFG    |                                       | hc/h_count[9]_i_1_n_0                 |               12 |             19 |         1.58 |
|  clk_d_BUFG    |                                       | pg_gs/S2_stable_i_1_n_0               |                5 |             20 |         4.00 |
|  clk_d_BUFG    |                                       | pg_gs/cycle_counter[0]_i_1_n_0        |                7 |             25 |         3.57 |
|  clk_d_BUFG    | countdown_active_reg_n_0              | FSM_onehot_countdown_state[3]_i_1_n_0 |               10 |             25 |         2.50 |
|  clk_d_BUFG    | pg_gs/multiplier_counter[0]_i_2_n_0   | pg_gs/multiplier_counter[0]_i_1_n_0   |                7 |             25 |         3.57 |
|  clk_d_BUFG    |                                       | pg_es/blink_i_1_n_0                   |                8 |             26 |         3.25 |
|  clk_d_BUFG    |                                       | pg_ss/clear                           |                8 |             26 |         3.25 |
|  clk_d_BUFG    |                                       | pg_es/clear                           |                7 |             27 |         3.86 |
|  clk_d_BUFG    |                                       | pg_gs/clear                           |                7 |             27 |         3.86 |
+----------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+


