
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123791                       # Number of seconds simulated
sim_ticks                                123791290000                       # Number of ticks simulated
final_tick                               123791290000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 268585                       # Simulator instruction rate (inst/s)
host_op_rate                                   311396                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              167649159                       # Simulator tick rate (ticks/s)
host_mem_usage                                 689912                       # Number of bytes of host memory used
host_seconds                                   738.40                       # Real time elapsed on the host
sim_insts                                   198322026                       # Number of instructions simulated
sim_ops                                     229933355                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          277440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          352192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       846272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1475904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       277440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        277440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           131                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                131                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2241192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2845047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       6836281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11922519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2241192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2241192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           67727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                67727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           67727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2241192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2845047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      6836281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11990246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       23061                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        131                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23061                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      131                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1473408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1475904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  123791218500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23061                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  131                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.459230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.407875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.751622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3398     56.66%     56.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1123     18.73%     75.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          313      5.22%     80.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          136      2.27%     82.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          123      2.05%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           74      1.23%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      0.90%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           49      0.82%     87.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          727     12.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5997                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3795.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    893.412118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6413.805319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             3     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1855111918                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2286774418                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  115110000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     80579.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                99329.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        11.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     11.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17056                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      61                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    5337668.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 24390240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12944745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                92448720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 542880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2978545440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            695731740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            189388320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5963349690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4711680480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      23932016160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            38601771525                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            311.829457                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         121770667016                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    389941000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1268606000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  96423210750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12270009316                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     362036234                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13077486700                       # Time in different power states
system.mem_ctrls_1.actEnergy                 18514020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9813870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71928360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1982828640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            466081020                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            122050080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4156416630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3112638240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      25755375945                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35696414805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            288.359664                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         122449386135                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    248166000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     844226000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 105228849750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   8105805659                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     249384615                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9114857976                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                76960822                       # Number of BP lookups
system.cpu.branchPred.condPredicted          41286764                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           9246632                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             53166470                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                39245725                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.816684                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                16583946                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            1595258                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4743749                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3829264                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           914485                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       105938                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        247582581                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10713287                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      394361997                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    76960822                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           59658935                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     226943863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                18516288                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4675                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5000                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         8602                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 149030603                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 76608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          246933571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.914819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.059454                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24363133      9.87%      9.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 76907897     31.15%     41.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 41062434     16.63%     57.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                104600107     42.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            246933571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.310849                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.592850                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21699421                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16192635                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 197230942                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2618617                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                9191956                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32143001                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 73993                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              405596393                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              37709782                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                9191956                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 49410141                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                12704670                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         482646                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 171911572                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3232586                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              365374857                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              19005569                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1035742                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  77584                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 212918                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1260465                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           493759094                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1715824791                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        469285995                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748822                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                188010272                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9731                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6731                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4384677                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47392467                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28681181                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1327280                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6504372                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  346718787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12384                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 292298012                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           8023648                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       116797815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    331177386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            869                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     246933571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.183711                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.083012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            90698285     36.73%     36.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54135703     21.92%     58.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            69775340     28.26%     86.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30685821     12.43%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1637944      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 478      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       246933571                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                35699223     68.21%     68.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   6944      0.01%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11269124     21.53%     89.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5361653     10.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             223811977     76.57%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1773595      0.61%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             41937188     14.35%     91.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24772280      8.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              292298012                       # Type of FU issued
system.cpu.iq.rate                           1.180608                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    52336958                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.179053                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          891890155                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         463541607                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    268594189                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              344634940                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1824870                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     21781327                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       626100                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12850                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      6879910                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1310428                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         58563                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                9191956                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7493708                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                172034                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           346731567                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47392467                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             28681181                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6631                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  10561                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                149704                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12850                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        7538428                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2423535                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9961963                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             274979308                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35597979                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          17318704                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           396                       # number of nop insts executed
system.cpu.iew.exec_refs                     58935894                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 39952454                       # Number of branches executed
system.cpu.iew.exec_stores                   23337915                       # Number of stores executed
system.cpu.iew.exec_rate                     1.110657                       # Inst execution rate
system.cpu.iew.wb_sent                      269056316                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     268594205                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 163415540                       # num instructions producing a value
system.cpu.iew.wb_consumers                 363711953                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.084867                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.449299                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        96709092                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           9180444                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    230509433                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.997501                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.499847                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    119850407     51.99%     51.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     53924502     23.39%     75.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29254881     12.69%     88.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13314857      5.78%     93.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5347905      2.32%     96.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3167529      1.37%     97.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1925717      0.84%     98.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1018127      0.44%     98.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2705508      1.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    230509433                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322026                       # Number of instructions committed
system.cpu.commit.committedOps              229933355                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412411                       # Number of memory references committed
system.cpu.commit.loads                      25611140                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642991                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035027                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180896978     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611140     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801255      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933355                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2705508                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    554445410                       # The number of ROB reads
system.cpu.rob.rob_writes                   669749000                       # The number of ROB writes
system.cpu.timesIdled                           11629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          649010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322026                       # Number of Instructions Simulated
system.cpu.committedOps                     229933355                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.248387                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.248387                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.801034                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.801034                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                334282777                       # number of integer regfile reads
system.cpu.int_regfile_writes               191466951                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 934230462                       # number of cc regfile reads
system.cpu.cc_regfile_writes                165798171                       # number of cc regfile writes
system.cpu.misc_regfile_reads                52223314                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            691851                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.350216                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51827994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692875                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.801362                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         126009000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.350216                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          630                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         107057615                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        107057615                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     31070706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31070706                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20745652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20745652                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5919                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5919                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      51816358                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51816358                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     51816358                       # number of overall hits
system.cpu.dcache.overall_hits::total        51816358                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       687557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        687557                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       666642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       666642                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          205                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1354199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1354199                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1354199                       # number of overall misses
system.cpu.dcache.overall_misses::total       1354199                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7054360000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7054360000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5839970329                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5839970329                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1148000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1148000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  12894330329                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12894330329                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  12894330329                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12894330329                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     31758263                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31758263                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     53170557                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     53170557                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     53170557                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     53170557                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.021650                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021650                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031134                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.033475                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.033475                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025469                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025469                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025469                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025469                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10260.036622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10260.036622                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8760.279624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8760.279624                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data         5600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5600                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9521.739662                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9521.739662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9521.739662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9521.739662                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          642                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       438971                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               155                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           54158                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.141935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.105377                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       691851                       # number of writebacks
system.cpu.dcache.writebacks::total            691851                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       181034                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       181034                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       480277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       480277                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          205                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          205                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       661311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       661311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       661311                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       661311                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       506523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       506523                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186365                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       692888                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       692888                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       692888                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692888                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5140953500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5140953500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1776160463                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1776160463                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6917113963                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6917113963                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6917113963                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6917113963                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008704                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008704                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013031                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10149.496666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10149.496666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9530.547383                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9530.547383                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9983.018847                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9983.018847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9983.018847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9983.018847                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            147840                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.664179                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           148871295                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            148352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1003.500425                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1841044500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.664179                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         298209430                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        298209430                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    148871295                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       148871295                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     148871295                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        148871295                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    148871295                       # number of overall hits
system.cpu.icache.overall_hits::total       148871295                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       159239                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        159239                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       159239                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         159239                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       159239                       # number of overall misses
system.cpu.icache.overall_misses::total        159239                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1836637361                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1836637361                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1836637361                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1836637361                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1836637361                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1836637361                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    149030534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    149030534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    149030534                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    149030534                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    149030534                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    149030534                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001068                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001068                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11533.841339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11533.841339                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11533.841339                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11533.841339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11533.841339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11533.841339                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       163764                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         4187                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8244                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.864629                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   209.350000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       147840                       # number of writebacks
system.cpu.icache.writebacks::total            147840                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        10876                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10876                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        10876                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10876                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        10876                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10876                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       148363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       148363                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       148363                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       148363                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       148363                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       148363                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1598959377                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1598959377                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1598959377                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1598959377                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1598959377                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1598959377                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000996                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000996                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000996                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000996                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 10777.345949                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10777.345949                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 10777.345949                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10777.345949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 10777.345949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10777.345949                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1444707                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1444911                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  170                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                176001                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       206                       # number of replacements
system.l2.tags.tagsinuse                 14658.748772                       # Cycle average of tags in use
system.l2.tags.total_refs                      756860                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18103                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.808540                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14215.902688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   442.846084                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.433835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.447350                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           492                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          471                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10285                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015015                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531158                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14269205                       # Number of tag accesses
system.l2.tags.data_accesses                 14269205                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       679846                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           679846                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       156386                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           156386                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             183900                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                183900                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          144009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144009                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         503210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            503210                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                144009                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                687110                       # number of demand (read+write) hits
system.l2.demand_hits::total                   831119                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               144009                       # number of overall hits
system.l2.overall_hits::cpu.data               687110                       # number of overall hits
system.l2.overall_hits::total                  831119                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 13                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             2467                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2467                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4340                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4340                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3298                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4340                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5765                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10105                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4340                       # number of overall misses
system.l2.overall_misses::cpu.data               5765                       # number of overall misses
system.l2.overall_misses::total                 10105                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    277289000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     277289000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    506231500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    506231500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1087477500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1087477500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     506231500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1364766500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1870998000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    506231500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1364766500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1870998000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       679846                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       679846                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       156386                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       156386                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       148349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         148349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       506508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        506508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            148349                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            692875                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               841224                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           148349                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           692875                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              841224                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.013237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013237                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.029255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.029255                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006511                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.029255                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.008320                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012012                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.029255                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.008320                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012012                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 112399.270369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112399.270369                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 116643.202765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116643.202765                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 329738.477865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 329738.477865                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 116643.202765                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 236733.130963                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 185155.665512                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 116643.202765                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 236733.130963                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 185155.665512                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         2                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  131                       # number of writebacks
system.l2.writebacks::total                       131                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data           227                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              227                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           34                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           34                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data              261                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 266                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data             261                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                266                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       199630                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         199630                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            13                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2240                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4335                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3264                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9839                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       199630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           209469                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1268203610                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1268203610                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       201500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       201500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    254213000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    254213000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    479898500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    479898500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1065342000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1065342000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    479898500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1319555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1799453500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    479898500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1319555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1268203610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3067657110                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.012019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.029222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.029222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006444                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.029222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011696                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.029222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.249005                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6352.770676                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6352.770676                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        15500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 113487.946429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113487.946429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 110703.229527                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 110703.229527                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 326391.544118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 326391.544118                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 110703.229527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 239744.731105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 182889.877020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 110703.229527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 239744.731105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6352.770676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14644.921731                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20822                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          131                       # Transaction distribution
system.membus.trans_dist::CleanEvict               75                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2239                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20822                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1484288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1484288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23075                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33769137                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          121600584                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1680942                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       839719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3480                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         186407                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       186407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 123791290000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            654870                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       679977                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       159845                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              75                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           202529                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        148363                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       506508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       444551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2077627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2522178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     18956032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88622464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107578496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          202749                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1043986                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.181910                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.385771                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 854074     81.81%     81.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 189912     18.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1043986                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1680162000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         222616852                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1039343950                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
