<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3611" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3611{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3611{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3611{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3611{left:70px;bottom:1083px;letter-spacing:0.15px;}
#t5_3611{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:-0.02px;}
#t6_3611{left:238px;bottom:1039px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_3611{left:333px;bottom:1039px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t8_3611{left:74px;bottom:1019px;letter-spacing:-0.13px;}
#t9_3611{left:204px;bottom:1019px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#ta_3611{left:258px;bottom:1019px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tb_3611{left:420px;bottom:1019px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tc_3611{left:74px;bottom:996px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#td_3611{left:74px;bottom:979px;letter-spacing:-0.14px;}
#te_3611{left:109px;bottom:986px;}
#tf_3611{left:204px;bottom:996px;letter-spacing:-0.11px;}
#tg_3611{left:258px;bottom:996px;letter-spacing:-0.14px;}
#th_3611{left:74px;bottom:956px;letter-spacing:-0.17px;}
#ti_3611{left:204px;bottom:956px;letter-spacing:-0.11px;}
#tj_3611{left:258px;bottom:956px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tk_3611{left:420px;bottom:956px;letter-spacing:-0.11px;}
#tl_3611{left:420px;bottom:940px;letter-spacing:-0.12px;}
#tm_3611{left:420px;bottom:918px;letter-spacing:-0.11px;}
#tn_3611{left:74px;bottom:895px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#to_3611{left:204px;bottom:895px;letter-spacing:-0.11px;}
#tp_3611{left:258px;bottom:895px;letter-spacing:-0.11px;}
#tq_3611{left:258px;bottom:878px;letter-spacing:-0.12px;}
#tr_3611{left:420px;bottom:895px;letter-spacing:-0.11px;}
#ts_3611{left:420px;bottom:874px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#tt_3611{left:420px;bottom:857px;letter-spacing:-0.11px;}
#tu_3611{left:420px;bottom:836px;letter-spacing:-0.11px;}
#tv_3611{left:420px;bottom:814px;letter-spacing:-0.12px;}
#tw_3611{left:420px;bottom:793px;letter-spacing:-0.12px;}
#tx_3611{left:420px;bottom:771px;letter-spacing:-0.12px;}
#ty_3611{left:420px;bottom:750px;letter-spacing:-0.12px;}
#tz_3611{left:420px;bottom:729px;letter-spacing:-0.11px;}
#t10_3611{left:420px;bottom:707px;letter-spacing:-0.12px;}
#t11_3611{left:204px;bottom:684px;letter-spacing:-0.11px;}
#t12_3611{left:258px;bottom:684px;letter-spacing:-0.11px;}
#t13_3611{left:258px;bottom:668px;letter-spacing:-0.12px;}
#t14_3611{left:420px;bottom:684px;letter-spacing:-0.11px;}
#t15_3611{left:420px;bottom:663px;letter-spacing:-0.11px;}
#t16_3611{left:420px;bottom:646px;letter-spacing:-0.11px;}
#t17_3611{left:420px;bottom:625px;letter-spacing:-0.12px;}
#t18_3611{left:420px;bottom:603px;letter-spacing:-0.11px;}
#t19_3611{left:420px;bottom:582px;letter-spacing:-0.11px;}
#t1a_3611{left:204px;bottom:559px;letter-spacing:-0.11px;}
#t1b_3611{left:258px;bottom:559px;letter-spacing:-0.11px;}
#t1c_3611{left:258px;bottom:542px;letter-spacing:-0.12px;}
#t1d_3611{left:420px;bottom:559px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1e_3611{left:420px;bottom:538px;letter-spacing:-0.14px;}
#t1f_3611{left:420px;bottom:516px;letter-spacing:-0.14px;}
#t1g_3611{left:420px;bottom:495px;letter-spacing:-0.14px;}
#t1h_3611{left:420px;bottom:474px;letter-spacing:-0.15px;}
#t1i_3611{left:420px;bottom:452px;letter-spacing:-0.14px;}
#t1j_3611{left:420px;bottom:431px;letter-spacing:-0.14px;}
#t1k_3611{left:420px;bottom:409px;letter-spacing:-0.14px;}
#t1l_3611{left:420px;bottom:388px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1m_3611{left:420px;bottom:367px;letter-spacing:-0.14px;}
#t1n_3611{left:420px;bottom:345px;letter-spacing:-0.15px;}
#t1o_3611{left:420px;bottom:324px;letter-spacing:-0.14px;}
#t1p_3611{left:420px;bottom:302px;letter-spacing:-0.15px;}
#t1q_3611{left:420px;bottom:281px;letter-spacing:-0.14px;}
#t1r_3611{left:420px;bottom:260px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_3611{left:420px;bottom:238px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1t_3611{left:420px;bottom:217px;letter-spacing:-0.13px;}
#t1u_3611{left:420px;bottom:195px;letter-spacing:-0.14px;}
#t1v_3611{left:420px;bottom:174px;letter-spacing:-0.14px;}
#t1w_3611{left:420px;bottom:153px;letter-spacing:-0.14px;}
#t1x_3611{left:420px;bottom:131px;letter-spacing:-0.14px;}

.s1_3611{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3611{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3611{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3611{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3611{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_3611{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3611{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3611" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3611Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3611" style="-webkit-user-select: none;"><object width="935" height="1210" data="3611/3611.svg" type="image/svg+xml" id="pdf3611" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3611" class="t s1_3611">Vol. 3B </span><span id="t2_3611" class="t s1_3611">17-29 </span>
<span id="t3_3611" class="t s2_3611">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3611" class="t s3_3611">17.11.1 </span><span id="t5_3611" class="t s3_3611">Internal Machine Check Errors </span>
<span id="t6_3611" class="t s4_3611">Table 17-34. </span><span id="t7_3611" class="t s4_3611">Machine Check Error Codes for IA32_MC4_STATUS </span>
<span id="t8_3611" class="t s5_3611">Type </span><span id="t9_3611" class="t s5_3611">Bit No. </span><span id="ta_3611" class="t s5_3611">Bit Function </span><span id="tb_3611" class="t s5_3611">Bit Description </span>
<span id="tc_3611" class="t s6_3611">Machine Check Error </span>
<span id="td_3611" class="t s6_3611">Codes </span>
<span id="te_3611" class="t s7_3611">1 </span>
<span id="tf_3611" class="t s6_3611">15:0 </span><span id="tg_3611" class="t s6_3611">MCCOD </span>
<span id="th_3611" class="t s6_3611">MCCOD </span><span id="ti_3611" class="t s6_3611">15:0 </span><span id="tj_3611" class="t s6_3611">Internal Errors </span><span id="tk_3611" class="t s6_3611">The value of this field will be 0402H for the PCU and 0406H for internal </span>
<span id="tl_3611" class="t s6_3611">firmware errors. </span>
<span id="tm_3611" class="t s6_3611">This applies for any logged error. </span>
<span id="tn_3611" class="t s6_3611">Model Specific Errors </span><span id="to_3611" class="t s6_3611">19:16 </span><span id="tp_3611" class="t s6_3611">Reserved, except for the </span>
<span id="tq_3611" class="t s6_3611">following </span>
<span id="tr_3611" class="t s6_3611">Model specific error code bits 19:16. </span>
<span id="ts_3611" class="t s6_3611">This logs the type of HW UC (PCU/VCU) error that has occurred. There are </span>
<span id="tt_3611" class="t s6_3611">7 errors defined. </span>
<span id="tu_3611" class="t s6_3611">01H: Instruction address out of valid space. </span>
<span id="tv_3611" class="t s6_3611">02H: Double bit RAM error on Instruction Fetch. </span>
<span id="tw_3611" class="t s6_3611">03H: Invalid OpCode seen. </span>
<span id="tx_3611" class="t s6_3611">04H: Stack Underflow. </span>
<span id="ty_3611" class="t s6_3611">05H: Stack Overflow. </span>
<span id="tz_3611" class="t s6_3611">06H: Data address out of valid space. </span>
<span id="t10_3611" class="t s6_3611">07H: Double bit RAM error on Data Fetch. </span>
<span id="t11_3611" class="t s6_3611">23:20 </span><span id="t12_3611" class="t s6_3611">Reserved, except for the </span>
<span id="t13_3611" class="t s6_3611">following </span>
<span id="t14_3611" class="t s6_3611">Model specific error code bits 23:20. </span>
<span id="t15_3611" class="t s6_3611">This logs the type of HW FSM error that has occurred. There are 3 errors </span>
<span id="t16_3611" class="t s6_3611">defined. </span>
<span id="t17_3611" class="t s6_3611">04H: Clock/power IP response timeout. </span>
<span id="t18_3611" class="t s6_3611">05H: SMBus controller raised SMI. </span>
<span id="t19_3611" class="t s6_3611">09H: PM controller received invalid transaction. </span>
<span id="t1a_3611" class="t s6_3611">31:24 </span><span id="t1b_3611" class="t s6_3611">Reserved, except for the </span>
<span id="t1c_3611" class="t s6_3611">following </span>
<span id="t1d_3611" class="t s6_3611">0DH: MCA_LLC_BIST_ACTIVE_TIMEOUT </span>
<span id="t1e_3611" class="t s6_3611">0EH: MCA_DMI_TRAINING_TIMEOUT </span>
<span id="t1f_3611" class="t s6_3611">0FH: MCA_DMI_STRAP_SET_ARRIVAL_TIMEOUT </span>
<span id="t1g_3611" class="t s6_3611">10H: MCA_DMI_CPU_RESET_ACK_TIMEOUT </span>
<span id="t1h_3611" class="t s6_3611">11H: MCA_MORE_THAN_ONE_LT_AGENT </span>
<span id="t1i_3611" class="t s6_3611">14H: MCA_INCOMPATIBLE_PCH_TYPE </span>
<span id="t1j_3611" class="t s6_3611">1EH: MCA_BIOS_RST_CPL_INVALID_SEQ </span>
<span id="t1k_3611" class="t s6_3611">1FH: MCA_BIOS_INVALID_PKG_STATE_CONFIG </span>
<span id="t1l_3611" class="t s6_3611">2DH: MCA_PCU_PMAX_CALIB_ERROR </span>
<span id="t1m_3611" class="t s6_3611">2EH: MCA_TSC100_SYNC_TIMEOUT </span>
<span id="t1n_3611" class="t s6_3611">3AH: MCA_GPSB_TIMEOUT </span>
<span id="t1o_3611" class="t s6_3611">3BH: MCA_PMSB_TIMEOUT </span>
<span id="t1p_3611" class="t s6_3611">3EH: MCA_IOSFSB_PMREQ_CMP_TIMEOUT </span>
<span id="t1q_3611" class="t s6_3611">40H: MCA_SVID_VCCIN_VR_ICC_MAX_FAILURE </span>
<span id="t1r_3611" class="t s6_3611">42H: MCA_SVID_VCCIN_VR_VOUT_FAILURE </span>
<span id="t1s_3611" class="t s6_3611">43H: MCA_SVID_CPU_VR_CAPABILITY_ERROR </span>
<span id="t1t_3611" class="t s6_3611">44H: MCA_SVID_CRITICAL_VR_FAILED </span>
<span id="t1u_3611" class="t s6_3611">45H: MCA_SVID_SA_ITD_ERROR </span>
<span id="t1v_3611" class="t s6_3611">46H: MCA_SVID_READ_REG_FAILED </span>
<span id="t1w_3611" class="t s6_3611">47H: MCA_SVID_WRITE_REG_FAILED </span>
<span id="t1x_3611" class="t s6_3611">4AH: MCA_SVID_PKGC_REQUEST_FAILED </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
