// Seed: 3235154298
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    output tri1 id_3
);
  logic id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    output supply0 id_2,
    input wand id_3,
    output tri1 id_4,
    input wire id_5,
    output uwire id_6,
    input supply0 id_7
);
  uwire [-1 : -1] id_9 = -1'd0;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
