
Temperature_Earthquake_OD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000128ac  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001ee40  080129e8  080129e8  000139e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08031828  08031828  00032828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08031830  08031830  00032830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08031834  08031834  00032834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  20000008  08031838  00033008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000074  080318a4  00033074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200000ac  080318d9  000330ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005450  200000c0  080318ea  000330c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005510  080318ea  00033510  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00033a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00034000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00034000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  080318ea  000331e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   00050ae8  00000000  00000000  00033a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00009474  00000000  00000000  0008457f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00004698  00000000  00000000  0008d9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00003661  00000000  00000000  00092090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00035ee1  00000000  00000000  000956f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00050024  00000000  00000000  000cb5d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00124ebf  00000000  00000000  0011b5f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000087  00000000  00000000  002404b5  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000130a4  00000000  00000000  0024053c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000098  00000000  00000000  002535e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200000c0 	.word	0x200000c0
 8000158:	00000000 	.word	0x00000000
 800015c:	080129d0 	.word	0x080129d0

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200000c4 	.word	0x200000c4
 8000178:	080129d0 	.word	0x080129d0

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <__aeabi_uldivmod>:
 800018c:	b953      	cbnz	r3, 80001a4 <__aeabi_uldivmod+0x18>
 800018e:	b94a      	cbnz	r2, 80001a4 <__aeabi_uldivmod+0x18>
 8000190:	2900      	cmp	r1, #0
 8000192:	bf08      	it	eq
 8000194:	2800      	cmpeq	r0, #0
 8000196:	bf1c      	itt	ne
 8000198:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800019c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001a0:	f000 b988 	b.w	80004b4 <__aeabi_idiv0>
 80001a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ac:	f000 f806 	bl	80001bc <__udivmoddi4>
 80001b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b8:	b004      	add	sp, #16
 80001ba:	4770      	bx	lr

080001bc <__udivmoddi4>:
 80001bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001c0:	9d08      	ldr	r5, [sp, #32]
 80001c2:	468e      	mov	lr, r1
 80001c4:	4604      	mov	r4, r0
 80001c6:	4688      	mov	r8, r1
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d14a      	bne.n	8000262 <__udivmoddi4+0xa6>
 80001cc:	428a      	cmp	r2, r1
 80001ce:	4617      	mov	r7, r2
 80001d0:	d962      	bls.n	8000298 <__udivmoddi4+0xdc>
 80001d2:	fab2 f682 	clz	r6, r2
 80001d6:	b14e      	cbz	r6, 80001ec <__udivmoddi4+0x30>
 80001d8:	f1c6 0320 	rsb	r3, r6, #32
 80001dc:	fa01 f806 	lsl.w	r8, r1, r6
 80001e0:	fa20 f303 	lsr.w	r3, r0, r3
 80001e4:	40b7      	lsls	r7, r6
 80001e6:	ea43 0808 	orr.w	r8, r3, r8
 80001ea:	40b4      	lsls	r4, r6
 80001ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001f0:	fa1f fc87 	uxth.w	ip, r7
 80001f4:	fbb8 f1fe 	udiv	r1, r8, lr
 80001f8:	0c23      	lsrs	r3, r4, #16
 80001fa:	fb0e 8811 	mls	r8, lr, r1, r8
 80001fe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000202:	fb01 f20c 	mul.w	r2, r1, ip
 8000206:	429a      	cmp	r2, r3
 8000208:	d909      	bls.n	800021e <__udivmoddi4+0x62>
 800020a:	18fb      	adds	r3, r7, r3
 800020c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000210:	f080 80ea 	bcs.w	80003e8 <__udivmoddi4+0x22c>
 8000214:	429a      	cmp	r2, r3
 8000216:	f240 80e7 	bls.w	80003e8 <__udivmoddi4+0x22c>
 800021a:	3902      	subs	r1, #2
 800021c:	443b      	add	r3, r7
 800021e:	1a9a      	subs	r2, r3, r2
 8000220:	b2a3      	uxth	r3, r4
 8000222:	fbb2 f0fe 	udiv	r0, r2, lr
 8000226:	fb0e 2210 	mls	r2, lr, r0, r2
 800022a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800022e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000232:	459c      	cmp	ip, r3
 8000234:	d909      	bls.n	800024a <__udivmoddi4+0x8e>
 8000236:	18fb      	adds	r3, r7, r3
 8000238:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800023c:	f080 80d6 	bcs.w	80003ec <__udivmoddi4+0x230>
 8000240:	459c      	cmp	ip, r3
 8000242:	f240 80d3 	bls.w	80003ec <__udivmoddi4+0x230>
 8000246:	443b      	add	r3, r7
 8000248:	3802      	subs	r0, #2
 800024a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800024e:	eba3 030c 	sub.w	r3, r3, ip
 8000252:	2100      	movs	r1, #0
 8000254:	b11d      	cbz	r5, 800025e <__udivmoddi4+0xa2>
 8000256:	40f3      	lsrs	r3, r6
 8000258:	2200      	movs	r2, #0
 800025a:	e9c5 3200 	strd	r3, r2, [r5]
 800025e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000262:	428b      	cmp	r3, r1
 8000264:	d905      	bls.n	8000272 <__udivmoddi4+0xb6>
 8000266:	b10d      	cbz	r5, 800026c <__udivmoddi4+0xb0>
 8000268:	e9c5 0100 	strd	r0, r1, [r5]
 800026c:	2100      	movs	r1, #0
 800026e:	4608      	mov	r0, r1
 8000270:	e7f5      	b.n	800025e <__udivmoddi4+0xa2>
 8000272:	fab3 f183 	clz	r1, r3
 8000276:	2900      	cmp	r1, #0
 8000278:	d146      	bne.n	8000308 <__udivmoddi4+0x14c>
 800027a:	4573      	cmp	r3, lr
 800027c:	d302      	bcc.n	8000284 <__udivmoddi4+0xc8>
 800027e:	4282      	cmp	r2, r0
 8000280:	f200 8105 	bhi.w	800048e <__udivmoddi4+0x2d2>
 8000284:	1a84      	subs	r4, r0, r2
 8000286:	eb6e 0203 	sbc.w	r2, lr, r3
 800028a:	2001      	movs	r0, #1
 800028c:	4690      	mov	r8, r2
 800028e:	2d00      	cmp	r5, #0
 8000290:	d0e5      	beq.n	800025e <__udivmoddi4+0xa2>
 8000292:	e9c5 4800 	strd	r4, r8, [r5]
 8000296:	e7e2      	b.n	800025e <__udivmoddi4+0xa2>
 8000298:	2a00      	cmp	r2, #0
 800029a:	f000 8090 	beq.w	80003be <__udivmoddi4+0x202>
 800029e:	fab2 f682 	clz	r6, r2
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f040 80a4 	bne.w	80003f0 <__udivmoddi4+0x234>
 80002a8:	1a8a      	subs	r2, r1, r2
 80002aa:	0c03      	lsrs	r3, r0, #16
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	b280      	uxth	r0, r0
 80002b2:	b2bc      	uxth	r4, r7
 80002b4:	2101      	movs	r1, #1
 80002b6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002ba:	fb0e 221c 	mls	r2, lr, ip, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb04 f20c 	mul.w	r2, r4, ip
 80002c6:	429a      	cmp	r2, r3
 80002c8:	d907      	bls.n	80002da <__udivmoddi4+0x11e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80002d0:	d202      	bcs.n	80002d8 <__udivmoddi4+0x11c>
 80002d2:	429a      	cmp	r2, r3
 80002d4:	f200 80e0 	bhi.w	8000498 <__udivmoddi4+0x2dc>
 80002d8:	46c4      	mov	ip, r8
 80002da:	1a9b      	subs	r3, r3, r2
 80002dc:	fbb3 f2fe 	udiv	r2, r3, lr
 80002e0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002e4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002e8:	fb02 f404 	mul.w	r4, r2, r4
 80002ec:	429c      	cmp	r4, r3
 80002ee:	d907      	bls.n	8000300 <__udivmoddi4+0x144>
 80002f0:	18fb      	adds	r3, r7, r3
 80002f2:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80002f6:	d202      	bcs.n	80002fe <__udivmoddi4+0x142>
 80002f8:	429c      	cmp	r4, r3
 80002fa:	f200 80ca 	bhi.w	8000492 <__udivmoddi4+0x2d6>
 80002fe:	4602      	mov	r2, r0
 8000300:	1b1b      	subs	r3, r3, r4
 8000302:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000306:	e7a5      	b.n	8000254 <__udivmoddi4+0x98>
 8000308:	f1c1 0620 	rsb	r6, r1, #32
 800030c:	408b      	lsls	r3, r1
 800030e:	fa22 f706 	lsr.w	r7, r2, r6
 8000312:	431f      	orrs	r7, r3
 8000314:	fa0e f401 	lsl.w	r4, lr, r1
 8000318:	fa20 f306 	lsr.w	r3, r0, r6
 800031c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000320:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000324:	4323      	orrs	r3, r4
 8000326:	fa00 f801 	lsl.w	r8, r0, r1
 800032a:	fa1f fc87 	uxth.w	ip, r7
 800032e:	fbbe f0f9 	udiv	r0, lr, r9
 8000332:	0c1c      	lsrs	r4, r3, #16
 8000334:	fb09 ee10 	mls	lr, r9, r0, lr
 8000338:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800033c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000340:	45a6      	cmp	lr, r4
 8000342:	fa02 f201 	lsl.w	r2, r2, r1
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x1a0>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800034e:	f080 809c 	bcs.w	800048a <__udivmoddi4+0x2ce>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8099 	bls.w	800048a <__udivmoddi4+0x2ce>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	eba4 040e 	sub.w	r4, r4, lr
 8000360:	fa1f fe83 	uxth.w	lr, r3
 8000364:	fbb4 f3f9 	udiv	r3, r4, r9
 8000368:	fb09 4413 	mls	r4, r9, r3, r4
 800036c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000370:	fb03 fc0c 	mul.w	ip, r3, ip
 8000374:	45a4      	cmp	ip, r4
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x1ce>
 8000378:	193c      	adds	r4, r7, r4
 800037a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800037e:	f080 8082 	bcs.w	8000486 <__udivmoddi4+0x2ca>
 8000382:	45a4      	cmp	ip, r4
 8000384:	d97f      	bls.n	8000486 <__udivmoddi4+0x2ca>
 8000386:	3b02      	subs	r3, #2
 8000388:	443c      	add	r4, r7
 800038a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800038e:	eba4 040c 	sub.w	r4, r4, ip
 8000392:	fba0 ec02 	umull	lr, ip, r0, r2
 8000396:	4564      	cmp	r4, ip
 8000398:	4673      	mov	r3, lr
 800039a:	46e1      	mov	r9, ip
 800039c:	d362      	bcc.n	8000464 <__udivmoddi4+0x2a8>
 800039e:	d05f      	beq.n	8000460 <__udivmoddi4+0x2a4>
 80003a0:	b15d      	cbz	r5, 80003ba <__udivmoddi4+0x1fe>
 80003a2:	ebb8 0203 	subs.w	r2, r8, r3
 80003a6:	eb64 0409 	sbc.w	r4, r4, r9
 80003aa:	fa04 f606 	lsl.w	r6, r4, r6
 80003ae:	fa22 f301 	lsr.w	r3, r2, r1
 80003b2:	431e      	orrs	r6, r3
 80003b4:	40cc      	lsrs	r4, r1
 80003b6:	e9c5 6400 	strd	r6, r4, [r5]
 80003ba:	2100      	movs	r1, #0
 80003bc:	e74f      	b.n	800025e <__udivmoddi4+0xa2>
 80003be:	fbb1 fcf2 	udiv	ip, r1, r2
 80003c2:	0c01      	lsrs	r1, r0, #16
 80003c4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003c8:	b280      	uxth	r0, r0
 80003ca:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003ce:	463b      	mov	r3, r7
 80003d0:	4638      	mov	r0, r7
 80003d2:	463c      	mov	r4, r7
 80003d4:	46b8      	mov	r8, r7
 80003d6:	46be      	mov	lr, r7
 80003d8:	2620      	movs	r6, #32
 80003da:	fbb1 f1f7 	udiv	r1, r1, r7
 80003de:	eba2 0208 	sub.w	r2, r2, r8
 80003e2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003e6:	e766      	b.n	80002b6 <__udivmoddi4+0xfa>
 80003e8:	4601      	mov	r1, r0
 80003ea:	e718      	b.n	800021e <__udivmoddi4+0x62>
 80003ec:	4610      	mov	r0, r2
 80003ee:	e72c      	b.n	800024a <__udivmoddi4+0x8e>
 80003f0:	f1c6 0220 	rsb	r2, r6, #32
 80003f4:	fa2e f302 	lsr.w	r3, lr, r2
 80003f8:	40b7      	lsls	r7, r6
 80003fa:	40b1      	lsls	r1, r6
 80003fc:	fa20 f202 	lsr.w	r2, r0, r2
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	430a      	orrs	r2, r1
 8000406:	fbb3 f8fe 	udiv	r8, r3, lr
 800040a:	b2bc      	uxth	r4, r7
 800040c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000410:	0c11      	lsrs	r1, r2, #16
 8000412:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000416:	fb08 f904 	mul.w	r9, r8, r4
 800041a:	40b0      	lsls	r0, r6
 800041c:	4589      	cmp	r9, r1
 800041e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000422:	b280      	uxth	r0, r0
 8000424:	d93e      	bls.n	80004a4 <__udivmoddi4+0x2e8>
 8000426:	1879      	adds	r1, r7, r1
 8000428:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800042c:	d201      	bcs.n	8000432 <__udivmoddi4+0x276>
 800042e:	4589      	cmp	r9, r1
 8000430:	d81f      	bhi.n	8000472 <__udivmoddi4+0x2b6>
 8000432:	eba1 0109 	sub.w	r1, r1, r9
 8000436:	fbb1 f9fe 	udiv	r9, r1, lr
 800043a:	fb09 f804 	mul.w	r8, r9, r4
 800043e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000442:	b292      	uxth	r2, r2
 8000444:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000448:	4542      	cmp	r2, r8
 800044a:	d229      	bcs.n	80004a0 <__udivmoddi4+0x2e4>
 800044c:	18ba      	adds	r2, r7, r2
 800044e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000452:	d2c4      	bcs.n	80003de <__udivmoddi4+0x222>
 8000454:	4542      	cmp	r2, r8
 8000456:	d2c2      	bcs.n	80003de <__udivmoddi4+0x222>
 8000458:	f1a9 0102 	sub.w	r1, r9, #2
 800045c:	443a      	add	r2, r7
 800045e:	e7be      	b.n	80003de <__udivmoddi4+0x222>
 8000460:	45f0      	cmp	r8, lr
 8000462:	d29d      	bcs.n	80003a0 <__udivmoddi4+0x1e4>
 8000464:	ebbe 0302 	subs.w	r3, lr, r2
 8000468:	eb6c 0c07 	sbc.w	ip, ip, r7
 800046c:	3801      	subs	r0, #1
 800046e:	46e1      	mov	r9, ip
 8000470:	e796      	b.n	80003a0 <__udivmoddi4+0x1e4>
 8000472:	eba7 0909 	sub.w	r9, r7, r9
 8000476:	4449      	add	r1, r9
 8000478:	f1a8 0c02 	sub.w	ip, r8, #2
 800047c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000480:	fb09 f804 	mul.w	r8, r9, r4
 8000484:	e7db      	b.n	800043e <__udivmoddi4+0x282>
 8000486:	4673      	mov	r3, lr
 8000488:	e77f      	b.n	800038a <__udivmoddi4+0x1ce>
 800048a:	4650      	mov	r0, sl
 800048c:	e766      	b.n	800035c <__udivmoddi4+0x1a0>
 800048e:	4608      	mov	r0, r1
 8000490:	e6fd      	b.n	800028e <__udivmoddi4+0xd2>
 8000492:	443b      	add	r3, r7
 8000494:	3a02      	subs	r2, #2
 8000496:	e733      	b.n	8000300 <__udivmoddi4+0x144>
 8000498:	f1ac 0c02 	sub.w	ip, ip, #2
 800049c:	443b      	add	r3, r7
 800049e:	e71c      	b.n	80002da <__udivmoddi4+0x11e>
 80004a0:	4649      	mov	r1, r9
 80004a2:	e79c      	b.n	80003de <__udivmoddi4+0x222>
 80004a4:	eba1 0109 	sub.w	r1, r1, r9
 80004a8:	46c4      	mov	ip, r8
 80004aa:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ae:	fb09 f804 	mul.w	r8, r9, r4
 80004b2:	e7c4      	b.n	800043e <__udivmoddi4+0x282>

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b085      	sub	sp, #20
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	4313      	orrs	r3, r2
 80004ce:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80004d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	4013      	ands	r3, r2
 80004da:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004dc:	68fb      	ldr	r3, [r7, #12]
}
 80004de:	bf00      	nop
 80004e0:	3714      	adds	r7, #20
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
	...

080004ec <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b094      	sub	sp, #80	@ 0x50
 80004f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80004f6:	2200      	movs	r2, #0
 80004f8:	601a      	str	r2, [r3, #0]
 80004fa:	605a      	str	r2, [r3, #4]
 80004fc:	609a      	str	r2, [r3, #8]
 80004fe:	60da      	str	r2, [r3, #12]
 8000500:	611a      	str	r2, [r3, #16]
 8000502:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000504:	1d3b      	adds	r3, r7, #4
 8000506:	2234      	movs	r2, #52	@ 0x34
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f012 f8cc 	bl	80126a8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000510:	4b4e      	ldr	r3, [pc, #312]	@ (800064c <MX_ADC1_Init+0x160>)
 8000512:	4a4f      	ldr	r2, [pc, #316]	@ (8000650 <MX_ADC1_Init+0x164>)
 8000514:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000516:	4b4d      	ldr	r3, [pc, #308]	@ (800064c <MX_ADC1_Init+0x160>)
 8000518:	2200      	movs	r2, #0
 800051a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800051c:	4b4b      	ldr	r3, [pc, #300]	@ (800064c <MX_ADC1_Init+0x160>)
 800051e:	2200      	movs	r2, #0
 8000520:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000522:	4b4a      	ldr	r3, [pc, #296]	@ (800064c <MX_ADC1_Init+0x160>)
 8000524:	2200      	movs	r2, #0
 8000526:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000528:	4b48      	ldr	r3, [pc, #288]	@ (800064c <MX_ADC1_Init+0x160>)
 800052a:	2201      	movs	r2, #1
 800052c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800052e:	4b47      	ldr	r3, [pc, #284]	@ (800064c <MX_ADC1_Init+0x160>)
 8000530:	2208      	movs	r2, #8
 8000532:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000534:	4b45      	ldr	r3, [pc, #276]	@ (800064c <MX_ADC1_Init+0x160>)
 8000536:	2200      	movs	r2, #0
 8000538:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800053a:	4b44      	ldr	r3, [pc, #272]	@ (800064c <MX_ADC1_Init+0x160>)
 800053c:	2201      	movs	r2, #1
 800053e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000540:	4b42      	ldr	r3, [pc, #264]	@ (800064c <MX_ADC1_Init+0x160>)
 8000542:	2201      	movs	r2, #1
 8000544:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000546:	4b41      	ldr	r3, [pc, #260]	@ (800064c <MX_ADC1_Init+0x160>)
 8000548:	2200      	movs	r2, #0
 800054a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800054e:	4b3f      	ldr	r3, [pc, #252]	@ (800064c <MX_ADC1_Init+0x160>)
 8000550:	2200      	movs	r2, #0
 8000552:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000554:	4b3d      	ldr	r3, [pc, #244]	@ (800064c <MX_ADC1_Init+0x160>)
 8000556:	2200      	movs	r2, #0
 8000558:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800055a:	4b3c      	ldr	r3, [pc, #240]	@ (800064c <MX_ADC1_Init+0x160>)
 800055c:	2200      	movs	r2, #0
 800055e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000562:	4b3a      	ldr	r3, [pc, #232]	@ (800064c <MX_ADC1_Init+0x160>)
 8000564:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000568:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800056a:	4b38      	ldr	r3, [pc, #224]	@ (800064c <MX_ADC1_Init+0x160>)
 800056c:	2200      	movs	r2, #0
 800056e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000572:	4836      	ldr	r0, [pc, #216]	@ (800064c <MX_ADC1_Init+0x160>)
 8000574:	f004 f984 	bl	8004880 <HAL_ADC_Init>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800057e:	f002 feaf 	bl	80032e0 <Error_Handler>
  }

  /** Disable Injected Queue
  */
  HAL_ADCEx_DisableInjectedQueue(&hadc1);
 8000582:	4832      	ldr	r0, [pc, #200]	@ (800064c <MX_ADC1_Init+0x160>)
 8000584:	f005 fc52 	bl	8005e2c <HAL_ADCEx_DisableInjectedQueue>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000588:	4b32      	ldr	r3, [pc, #200]	@ (8000654 <MX_ADC1_Init+0x168>)
 800058a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800058c:	2306      	movs	r3, #6
 800058e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000590:	2305      	movs	r3, #5
 8000592:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000594:	237f      	movs	r3, #127	@ 0x7f
 8000596:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000598:	2304      	movs	r3, #4
 800059a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.Offset = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005a0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80005a4:	4619      	mov	r1, r3
 80005a6:	4829      	ldr	r0, [pc, #164]	@ (800064c <MX_ADC1_Init+0x160>)
 80005a8:	f004 fab6 	bl	8004b18 <HAL_ADC_ConfigChannel>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d001      	beq.n	80005b6 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 80005b2:	f002 fe95 	bl	80032e0 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_TEMPSENSOR;
 80005b6:	4b28      	ldr	r3, [pc, #160]	@ (8000658 <MX_ADC1_Init+0x16c>)
 80005b8:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80005ba:	2308      	movs	r3, #8
 80005bc:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80005be:	2305      	movs	r3, #5
 80005c0:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80005c2:	237f      	movs	r3, #127	@ 0x7f
 80005c4:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80005c6:	2304      	movs	r3, #4
 80005c8:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 80005ca:	2300      	movs	r3, #0
 80005cc:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 3;
 80005ce:	2303      	movs	r3, #3
 80005d0:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80005d2:	2300      	movs	r3, #0
 80005d4:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
 80005d8:	2300      	movs	r3, #0
 80005da:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  sConfigInjected.QueueInjectedContext = DISABLE;
 80005de:	2300      	movs	r3, #0
 80005e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 80005e4:	2300      	movs	r3, #0
 80005e6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 80005e8:	2300      	movs	r3, #0
 80005ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80005ec:	2300      	movs	r3, #0
 80005ee:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	4619      	mov	r1, r3
 80005f6:	4815      	ldr	r0, [pc, #84]	@ (800064c <MX_ADC1_Init+0x160>)
 80005f8:	f004 ff6a 	bl	80054d0 <HAL_ADCEx_InjectedConfigChannel>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000602:	f002 fe6d 	bl	80032e0 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_13;
 8000606:	4b15      	ldr	r3, [pc, #84]	@ (800065c <MX_ADC1_Init+0x170>)
 8000608:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800060a:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 800060e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000610:	1d3b      	adds	r3, r7, #4
 8000612:	4619      	mov	r1, r3
 8000614:	480d      	ldr	r0, [pc, #52]	@ (800064c <MX_ADC1_Init+0x160>)
 8000616:	f004 ff5b 	bl	80054d0 <HAL_ADCEx_InjectedConfigChannel>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000620:	f002 fe5e 	bl	80032e0 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 8000624:	4b0e      	ldr	r3, [pc, #56]	@ (8000660 <MX_ADC1_Init+0x174>)
 8000626:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000628:	f44f 7305 	mov.w	r3, #532	@ 0x214
 800062c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	4619      	mov	r1, r3
 8000632:	4806      	ldr	r0, [pc, #24]	@ (800064c <MX_ADC1_Init+0x160>)
 8000634:	f004 ff4c 	bl	80054d0 <HAL_ADCEx_InjectedConfigChannel>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 800063e:	f002 fe4f 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000642:	bf00      	nop
 8000644:	3750      	adds	r7, #80	@ 0x50
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	200000dc 	.word	0x200000dc
 8000650:	50040000 	.word	0x50040000
 8000654:	14f00020 	.word	0x14f00020
 8000658:	c7520000 	.word	0xc7520000
 800065c:	36902000 	.word	0x36902000
 8000660:	3ac04000 	.word	0x3ac04000

08000664 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b09c      	sub	sp, #112	@ 0x70
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800067c:	f107 030c 	add.w	r3, r7, #12
 8000680:	2250      	movs	r2, #80	@ 0x50
 8000682:	2100      	movs	r1, #0
 8000684:	4618      	mov	r0, r3
 8000686:	f012 f80f 	bl	80126a8 <memset>
  if(adcHandle->Instance==ADC1)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a1d      	ldr	r2, [pc, #116]	@ (8000704 <HAL_ADC_MspInit+0xa0>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d132      	bne.n	80006fa <HAL_ADC_MspInit+0x96>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000694:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000698:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800069a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800069e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006a0:	f107 030c 	add.w	r3, r7, #12
 80006a4:	4618      	mov	r0, r3
 80006a6:	f008 ffd4 	bl	8009652 <HAL_RCCEx_PeriphCLKConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80006b0:	f002 fe16 	bl	80032e0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006b4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80006b8:	f7ff fefe 	bl	80004b8 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006bc:	2001      	movs	r0, #1
 80006be:	f7ff fefb 	bl	80004b8 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006c2:	2004      	movs	r0, #4
 80006c4:	f7ff fef8 	bl	80004b8 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PC5     ------> ADC1_IN14
    PC4     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = ADC_Pin;
 80006c8:	2301      	movs	r3, #1
 80006ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006cc:	2303      	movs	r3, #3
 80006ce:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	2300      	movs	r3, #0
 80006d2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 80006d4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80006d8:	4619      	mov	r1, r3
 80006da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006de:	f005 ffe1 	bl	80066a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PRIMBATMS_ADC_Pin|BATMS_ADC_Pin;
 80006e2:	2330      	movs	r3, #48	@ 0x30
 80006e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006e6:	2303      	movs	r3, #3
 80006e8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ea:	2300      	movs	r3, #0
 80006ec:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80006f2:	4619      	mov	r1, r3
 80006f4:	4804      	ldr	r0, [pc, #16]	@ (8000708 <HAL_ADC_MspInit+0xa4>)
 80006f6:	f005 ffd5 	bl	80066a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006fa:	bf00      	nop
 80006fc:	3770      	adds	r7, #112	@ 0x70
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	50040000 	.word	0x50040000
 8000708:	48000800 	.word	0x48000800

0800070c <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 800070c:	b5b0      	push	{r4, r5, r7, lr}
 800070e:	b088      	sub	sp, #32
 8000710:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000712:	4b0b      	ldr	r3, [pc, #44]	@ (8000740 <APPD_EnableCPU2+0x34>)
 8000714:	1d3c      	adds	r4, r7, #4
 8000716:	461d      	mov	r5, r3
 8000718:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800071a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800071c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000720:	c403      	stmia	r4!, {r0, r1}
 8000722:	8022      	strh	r2, [r4, #0]
 8000724:	3402      	adds	r4, #2
 8000726:	0c13      	lsrs	r3, r2, #16
 8000728:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 800072a:	f00f f8fd 	bl	800f928 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	4618      	mov	r0, r3
 8000732:	f00e fb8a 	bl	800ee4a <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000736:	bf00      	nop
}
 8000738:	3720      	adds	r7, #32
 800073a:	46bd      	mov	sp, r7
 800073c:	bdb0      	pop	{r4, r5, r7, pc}
 800073e:	bf00      	nop
 8000740:	080129e8 	.word	0x080129e8

08000744 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800074c:	4b07      	ldr	r3, [pc, #28]	@ (800076c <LL_C2_PWR_SetPowerMode+0x28>)
 800074e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000752:	f023 0207 	bic.w	r2, r3, #7
 8000756:	4905      	ldr	r1, [pc, #20]	@ (800076c <LL_C2_PWR_SetPowerMode+0x28>)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	4313      	orrs	r3, r2
 800075c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000760:	bf00      	nop
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	58000400 	.word	0x58000400

08000770 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000778:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <LL_EXTI_EnableIT_32_63+0x24>)
 800077a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800077e:	4905      	ldr	r1, [pc, #20]	@ (8000794 <LL_EXTI_EnableIT_32_63+0x24>)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	4313      	orrs	r3, r2
 8000784:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	58000800 	.word	0x58000800

08000798 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 80007a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007a4:	4a0a      	ldr	r2, [pc, #40]	@ (80007d0 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 80007a6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 80007aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80007b2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	021b      	lsls	r3, r3, #8
 80007ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80007be:	4313      	orrs	r3, r2
 80007c0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	cafecafe 	.word	0xcafecafe

080007d4 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80007dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007e0:	689b      	ldr	r3, [r3, #8]
 80007e2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80007e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	4313      	orrs	r3, r2
 80007ee:	608b      	str	r3, [r1, #8]
}
 80007f0:	bf00      	nop
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000800:	4b04      	ldr	r3, [pc, #16]	@ (8000814 <LL_DBGMCU_GetDeviceID+0x18>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000808:	4618      	mov	r0, r3
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	e0042000 	.word	0xe0042000

08000818 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800081c:	4b04      	ldr	r3, [pc, #16]	@ (8000830 <LL_DBGMCU_GetRevisionID+0x18>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	0c1b      	lsrs	r3, r3, #16
 8000822:	b29b      	uxth	r3, r3
}
 8000824:	4618      	mov	r0, r3
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	e0042000 	.word	0xe0042000

08000834 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000838:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <LL_LPM_EnableSleep+0x1c>)
 800083a:	691b      	ldr	r3, [r3, #16]
 800083c:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <LL_LPM_EnableSleep+0x1c>)
 800083e:	f023 0304 	bic.w	r3, r3, #4
 8000842:	6113      	str	r3, [r2, #16]
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	22ff      	movs	r2, #255	@ 0xff
 8000860:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 800086e:	b480      	push	{r7}
 8000870:	b083      	sub	sp, #12
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	22ca      	movs	r2, #202	@ 0xca
 800087a:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2253      	movs	r2, #83	@ 0x53
 8000880:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000882:	bf00      	nop
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr

0800088e <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 800088e:	b480      	push	{r7}
 8000890:	b083      	sub	sp, #12
 8000892:	af00      	add	r7, sp, #0
 8000894:	6078      	str	r0, [r7, #4]
 8000896:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	689b      	ldr	r3, [r3, #8]
 800089c:	f023 0207 	bic.w	r2, r3, #7
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	431a      	orrs	r2, r3
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	609a      	str	r2, [r3, #8]
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <ism330dhcx_read_reg>:
  *
  */
int32_t __weak ism330dhcx_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
 80008b4:	b590      	push	{r4, r7, lr}
 80008b6:	b087      	sub	sp, #28
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	60f8      	str	r0, [r7, #12]
 80008bc:	607a      	str	r2, [r7, #4]
 80008be:	461a      	mov	r2, r3
 80008c0:	460b      	mov	r3, r1
 80008c2:	72fb      	strb	r3, [r7, #11]
 80008c4:	4613      	mov	r3, r2
 80008c6:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	685c      	ldr	r4, [r3, #4]
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	68d8      	ldr	r0, [r3, #12]
 80008d0:	893b      	ldrh	r3, [r7, #8]
 80008d2:	7af9      	ldrb	r1, [r7, #11]
 80008d4:	687a      	ldr	r2, [r7, #4]
 80008d6:	47a0      	blx	r4
 80008d8:	6178      	str	r0, [r7, #20]

  return ret;
 80008da:	697b      	ldr	r3, [r7, #20]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	371c      	adds	r7, #28
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd90      	pop	{r4, r7, pc}

080008e4 <ism330dhcx_write_reg>:
  *
  */
int32_t __weak ism330dhcx_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 80008e4:	b590      	push	{r4, r7, lr}
 80008e6:	b087      	sub	sp, #28
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	607a      	str	r2, [r7, #4]
 80008ee:	461a      	mov	r2, r3
 80008f0:	460b      	mov	r3, r1
 80008f2:	72fb      	strb	r3, [r7, #11]
 80008f4:	4613      	mov	r3, r2
 80008f6:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	681c      	ldr	r4, [r3, #0]
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	68d8      	ldr	r0, [r3, #12]
 8000900:	893b      	ldrh	r3, [r7, #8]
 8000902:	7af9      	ldrb	r1, [r7, #11]
 8000904:	687a      	ldr	r2, [r7, #4]
 8000906:	47a0      	blx	r4
 8000908:	6178      	str	r0, [r7, #20]

  return ret;
 800090a:	697b      	ldr	r3, [r7, #20]
}
 800090c:	4618      	mov	r0, r3
 800090e:	371c      	adds	r7, #28
 8000910:	46bd      	mov	sp, r7
 8000912:	bd90      	pop	{r4, r7, pc}

08000914 <ism330dhcx_from_fs8g_to_mg>:
{
  return ((float_t)lsb * 0.122f);
}

float_t ism330dhcx_from_fs8g_to_mg(int16_t lsb)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.244f);
 800091e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000922:	ee07 3a90 	vmov	s15, r3
 8000926:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800092a:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8000940 <ism330dhcx_from_fs8g_to_mg+0x2c>
 800092e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000932:	eeb0 0a67 	vmov.f32	s0, s15
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	3e79db23 	.word	0x3e79db23

08000944 <ism330dhcx_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t val)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b084      	sub	sp, #16
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	460b      	mov	r3, r1
 800094e:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 8000950:	f107 0208 	add.w	r2, r7, #8
 8000954:	2301      	movs	r3, #1
 8000956:	2110      	movs	r1, #16
 8000958:	6878      	ldr	r0, [r7, #4]
 800095a:	f7ff ffab 	bl	80008b4 <ism330dhcx_read_reg>
 800095e:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  if (ret == 0)
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d10f      	bne.n	8000986 <ism330dhcx_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8000966:	78fb      	ldrb	r3, [r7, #3]
 8000968:	f003 0303 	and.w	r3, r3, #3
 800096c:	b2da      	uxtb	r2, r3
 800096e:	7a3b      	ldrb	r3, [r7, #8]
 8000970:	f362 0383 	bfi	r3, r2, #2, #2
 8000974:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 8000976:	f107 0208 	add.w	r2, r7, #8
 800097a:	2301      	movs	r3, #1
 800097c:	2110      	movs	r1, #16
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f7ff ffb0 	bl	80008e4 <ism330dhcx_write_reg>
 8000984:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8000986:	68fb      	ldr	r3, [r7, #12]
}
 8000988:	4618      	mov	r0, r3
 800098a:	3710      	adds	r7, #16
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <ism330dhcx_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_set(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t val)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	460b      	mov	r3, r1
 800099a:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_xl_t odr_xl =  val;
 800099c:	78fb      	ldrb	r3, [r7, #3]
 800099e:	75fb      	strb	r3, [r7, #23]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 80009a0:	f107 030c 	add.w	r3, r7, #12
 80009a4:	4619      	mov	r1, r3
 80009a6:	6878      	ldr	r0, [r7, #4]
 80009a8:	f000 fc24 	bl	80011f4 <ism330dhcx_fsm_enable_get>
 80009ac:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 80009ae:	693b      	ldr	r3, [r7, #16]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	f040 80c4 	bne.w	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80009b6:	7b3b      	ldrb	r3, [r7, #12]
 80009b8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80009bc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80009be:	7b3b      	ldrb	r3, [r7, #12]
 80009c0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80009c4:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80009c6:	4313      	orrs	r3, r2
 80009c8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80009ca:	7b3b      	ldrb	r3, [r7, #12]
 80009cc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80009d0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80009d2:	4313      	orrs	r3, r2
 80009d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80009d6:	7b3b      	ldrb	r3, [r7, #12]
 80009d8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80009dc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80009de:	4313      	orrs	r3, r2
 80009e0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80009e2:	7b3b      	ldrb	r3, [r7, #12]
 80009e4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80009e8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80009ea:	4313      	orrs	r3, r2
 80009ec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80009ee:	7b3b      	ldrb	r3, [r7, #12]
 80009f0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80009f4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80009f6:	4313      	orrs	r3, r2
 80009f8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80009fa:	7b3b      	ldrb	r3, [r7, #12]
 80009fc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000a00:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8000a02:	4313      	orrs	r3, r2
 8000a04:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8000a06:	7b3b      	ldrb	r3, [r7, #12]
 8000a08:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000a0c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8000a12:	7b7b      	ldrb	r3, [r7, #13]
 8000a14:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000a18:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8000a1e:	7b7b      	ldrb	r3, [r7, #13]
 8000a20:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000a24:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8000a26:	4313      	orrs	r3, r2
 8000a28:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8000a2a:	7b7b      	ldrb	r3, [r7, #13]
 8000a2c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000a30:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8000a32:	4313      	orrs	r3, r2
 8000a34:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8000a36:	7b7b      	ldrb	r3, [r7, #13]
 8000a38:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000a3c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8000a42:	7b7b      	ldrb	r3, [r7, #13]
 8000a44:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000a48:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8000a4e:	7b7b      	ldrb	r3, [r7, #13]
 8000a50:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000a54:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8000a56:	4313      	orrs	r3, r2
 8000a58:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8000a5a:	7b7b      	ldrb	r3, [r7, #13]
 8000a5c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000a60:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8000a62:	4313      	orrs	r3, r2
 8000a64:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8000a66:	7b7b      	ldrb	r3, [r7, #13]
 8000a68:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000a6c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8000a6e:	4313      	orrs	r3, r2
 8000a70:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000a72:	2b01      	cmp	r3, #1
 8000a74:	d163      	bne.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
    {
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 8000a76:	f107 030b 	add.w	r3, r7, #11
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	6878      	ldr	r0, [r7, #4]
 8000a7e:	f000 fbe5 	bl	800124c <ism330dhcx_fsm_data_rate_get>
 8000a82:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8000a84:	693b      	ldr	r3, [r7, #16]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d159      	bne.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8000a8a:	7afb      	ldrb	r3, [r7, #11]
 8000a8c:	2b03      	cmp	r3, #3
 8000a8e:	d853      	bhi.n	8000b38 <ism330dhcx_xl_data_rate_set+0x1a8>
 8000a90:	a201      	add	r2, pc, #4	@ (adr r2, 8000a98 <ism330dhcx_xl_data_rate_set+0x108>)
 8000a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a96:	bf00      	nop
 8000a98:	08000aa9 	.word	0x08000aa9
 8000a9c:	08000abb 	.word	0x08000abb
 8000aa0:	08000ad9 	.word	0x08000ad9
 8000aa4:	08000b03 	.word	0x08000b03
        {
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8000aa8:	78fb      	ldrb	r3, [r7, #3]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d102      	bne.n	8000ab4 <ism330dhcx_xl_data_rate_set+0x124>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8000ab2:	e044      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8000ab4:	78fb      	ldrb	r3, [r7, #3]
 8000ab6:	75fb      	strb	r3, [r7, #23]
            break;
 8000ab8:	e041      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8000aba:	78fb      	ldrb	r3, [r7, #3]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d102      	bne.n	8000ac6 <ism330dhcx_xl_data_rate_set+0x136>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8000ac4:	e03b      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8000ac6:	78fb      	ldrb	r3, [r7, #3]
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d102      	bne.n	8000ad2 <ism330dhcx_xl_data_rate_set+0x142>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8000acc:	2302      	movs	r3, #2
 8000ace:	75fb      	strb	r3, [r7, #23]
            break;
 8000ad0:	e035      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8000ad2:	78fb      	ldrb	r3, [r7, #3]
 8000ad4:	75fb      	strb	r3, [r7, #23]
            break;
 8000ad6:	e032      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8000ad8:	78fb      	ldrb	r3, [r7, #3]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d102      	bne.n	8000ae4 <ism330dhcx_xl_data_rate_set+0x154>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8000ade:	2303      	movs	r3, #3
 8000ae0:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8000ae2:	e02c      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8000ae4:	78fb      	ldrb	r3, [r7, #3]
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d102      	bne.n	8000af0 <ism330dhcx_xl_data_rate_set+0x160>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8000aea:	2303      	movs	r3, #3
 8000aec:	75fb      	strb	r3, [r7, #23]
            break;
 8000aee:	e026      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8000af0:	78fb      	ldrb	r3, [r7, #3]
 8000af2:	2b02      	cmp	r3, #2
 8000af4:	d102      	bne.n	8000afc <ism330dhcx_xl_data_rate_set+0x16c>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8000af6:	2303      	movs	r3, #3
 8000af8:	75fb      	strb	r3, [r7, #23]
            break;
 8000afa:	e020      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8000afc:	78fb      	ldrb	r3, [r7, #3]
 8000afe:	75fb      	strb	r3, [r7, #23]
            break;
 8000b00:	e01d      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8000b02:	78fb      	ldrb	r3, [r7, #3]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d102      	bne.n	8000b0e <ism330dhcx_xl_data_rate_set+0x17e>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000b08:	2304      	movs	r3, #4
 8000b0a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8000b0c:	e017      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8000b0e:	78fb      	ldrb	r3, [r7, #3]
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d102      	bne.n	8000b1a <ism330dhcx_xl_data_rate_set+0x18a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000b14:	2304      	movs	r3, #4
 8000b16:	75fb      	strb	r3, [r7, #23]
            break;
 8000b18:	e011      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8000b1a:	78fb      	ldrb	r3, [r7, #3]
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	d102      	bne.n	8000b26 <ism330dhcx_xl_data_rate_set+0x196>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000b20:	2304      	movs	r3, #4
 8000b22:	75fb      	strb	r3, [r7, #23]
            break;
 8000b24:	e00b      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 8000b26:	78fb      	ldrb	r3, [r7, #3]
 8000b28:	2b03      	cmp	r3, #3
 8000b2a:	d102      	bne.n	8000b32 <ism330dhcx_xl_data_rate_set+0x1a2>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	75fb      	strb	r3, [r7, #23]
            break;
 8000b30:	e005      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8000b32:	78fb      	ldrb	r3, [r7, #3]
 8000b34:	75fb      	strb	r3, [r7, #23]
            break;
 8000b36:	e002      	b.n	8000b3e <ism330dhcx_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 8000b38:	78fb      	ldrb	r3, [r7, #3]
 8000b3a:	75fb      	strb	r3, [r7, #23]
            break;
 8000b3c:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	72bb      	strb	r3, [r7, #10]

  if (ret == 0)
 8000b42:	693b      	ldr	r3, [r7, #16]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d16c      	bne.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
  {
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 8000b48:	f107 030a 	add.w	r3, r7, #10
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f000 fbc4 	bl	80012dc <ism330dhcx_mlc_get>
 8000b54:	6138      	str	r0, [r7, #16]

    if (mlc_enable == PROPERTY_ENABLE)
 8000b56:	7abb      	ldrb	r3, [r7, #10]
 8000b58:	2b01      	cmp	r3, #1
 8000b5a:	d162      	bne.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
    {
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 8000b5c:	f107 0309 	add.w	r3, r7, #9
 8000b60:	4619      	mov	r1, r3
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f000 fbe4 	bl	8001330 <ism330dhcx_mlc_data_rate_get>
 8000b68:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8000b6a:	693b      	ldr	r3, [r7, #16]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d158      	bne.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
      {
        switch (mlc_odr)
 8000b70:	7a7b      	ldrb	r3, [r7, #9]
 8000b72:	2b03      	cmp	r3, #3
 8000b74:	d852      	bhi.n	8000c1c <ism330dhcx_xl_data_rate_set+0x28c>
 8000b76:	a201      	add	r2, pc, #4	@ (adr r2, 8000b7c <ism330dhcx_xl_data_rate_set+0x1ec>)
 8000b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b7c:	08000b8d 	.word	0x08000b8d
 8000b80:	08000b9f 	.word	0x08000b9f
 8000b84:	08000bbd 	.word	0x08000bbd
 8000b88:	08000be7 	.word	0x08000be7
        {
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8000b8c:	78fb      	ldrb	r3, [r7, #3]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d102      	bne.n	8000b98 <ism330dhcx_xl_data_rate_set+0x208>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 8000b92:	2301      	movs	r3, #1
 8000b94:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8000b96:	e044      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8000b98:	78fb      	ldrb	r3, [r7, #3]
 8000b9a:	75fb      	strb	r3, [r7, #23]
            break;
 8000b9c:	e041      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8000b9e:	78fb      	ldrb	r3, [r7, #3]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d102      	bne.n	8000baa <ism330dhcx_xl_data_rate_set+0x21a>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8000ba8:	e03b      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8000baa:	78fb      	ldrb	r3, [r7, #3]
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d102      	bne.n	8000bb6 <ism330dhcx_xl_data_rate_set+0x226>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	75fb      	strb	r3, [r7, #23]
            break;
 8000bb4:	e035      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8000bb6:	78fb      	ldrb	r3, [r7, #3]
 8000bb8:	75fb      	strb	r3, [r7, #23]
            break;
 8000bba:	e032      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8000bbc:	78fb      	ldrb	r3, [r7, #3]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d102      	bne.n	8000bc8 <ism330dhcx_xl_data_rate_set+0x238>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8000bc6:	e02c      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8000bc8:	78fb      	ldrb	r3, [r7, #3]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d102      	bne.n	8000bd4 <ism330dhcx_xl_data_rate_set+0x244>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8000bce:	2303      	movs	r3, #3
 8000bd0:	75fb      	strb	r3, [r7, #23]
            break;
 8000bd2:	e026      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8000bd4:	78fb      	ldrb	r3, [r7, #3]
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d102      	bne.n	8000be0 <ism330dhcx_xl_data_rate_set+0x250>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	75fb      	strb	r3, [r7, #23]
            break;
 8000bde:	e020      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8000be0:	78fb      	ldrb	r3, [r7, #3]
 8000be2:	75fb      	strb	r3, [r7, #23]
            break;
 8000be4:	e01d      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8000be6:	78fb      	ldrb	r3, [r7, #3]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d102      	bne.n	8000bf2 <ism330dhcx_xl_data_rate_set+0x262>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000bec:	2304      	movs	r3, #4
 8000bee:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8000bf0:	e017      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8000bf2:	78fb      	ldrb	r3, [r7, #3]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d102      	bne.n	8000bfe <ism330dhcx_xl_data_rate_set+0x26e>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	75fb      	strb	r3, [r7, #23]
            break;
 8000bfc:	e011      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8000bfe:	78fb      	ldrb	r3, [r7, #3]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d102      	bne.n	8000c0a <ism330dhcx_xl_data_rate_set+0x27a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000c04:	2304      	movs	r3, #4
 8000c06:	75fb      	strb	r3, [r7, #23]
            break;
 8000c08:	e00b      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 8000c0a:	78fb      	ldrb	r3, [r7, #3]
 8000c0c:	2b03      	cmp	r3, #3
 8000c0e:	d102      	bne.n	8000c16 <ism330dhcx_xl_data_rate_set+0x286>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000c10:	2304      	movs	r3, #4
 8000c12:	75fb      	strb	r3, [r7, #23]
            break;
 8000c14:	e005      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8000c16:	78fb      	ldrb	r3, [r7, #3]
 8000c18:	75fb      	strb	r3, [r7, #23]
            break;
 8000c1a:	e002      	b.n	8000c22 <ism330dhcx_xl_data_rate_set+0x292>

          default:
            odr_xl = val;
 8000c1c:	78fb      	ldrb	r3, [r7, #3]
 8000c1e:	75fb      	strb	r3, [r7, #23]
            break;
 8000c20:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d107      	bne.n	8000c38 <ism330dhcx_xl_data_rate_set+0x2a8>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 8000c28:	f107 0208 	add.w	r2, r7, #8
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	2110      	movs	r1, #16
 8000c30:	6878      	ldr	r0, [r7, #4]
 8000c32:	f7ff fe3f 	bl	80008b4 <ism330dhcx_read_reg>
 8000c36:	6138      	str	r0, [r7, #16]
                              (uint8_t *)&ctrl1_xl, 1);
  }

  if (ret == 0)
 8000c38:	693b      	ldr	r3, [r7, #16]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d10f      	bne.n	8000c5e <ism330dhcx_xl_data_rate_set+0x2ce>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8000c3e:	7dfb      	ldrb	r3, [r7, #23]
 8000c40:	f003 030f 	and.w	r3, r3, #15
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	7a3b      	ldrb	r3, [r7, #8]
 8000c48:	f362 1307 	bfi	r3, r2, #4, #4
 8000c4c:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 8000c4e:	f107 0208 	add.w	r2, r7, #8
 8000c52:	2301      	movs	r3, #1
 8000c54:	2110      	movs	r1, #16
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f7ff fe44 	bl	80008e4 <ism330dhcx_write_reg>
 8000c5c:	6138      	str	r0, [r7, #16]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8000c5e:	693b      	ldr	r3, [r7, #16]
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3718      	adds	r7, #24
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <ism330dhcx_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_block_data_update_set(stmdev_ctx_t *ctx,
                                         uint8_t val)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	460b      	mov	r3, r1
 8000c72:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 8000c74:	f107 0208 	add.w	r2, r7, #8
 8000c78:	2301      	movs	r3, #1
 8000c7a:	2112      	movs	r1, #18
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f7ff fe19 	bl	80008b4 <ism330dhcx_read_reg>
 8000c82:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d10f      	bne.n	8000caa <ism330dhcx_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8000c8a:	78fb      	ldrb	r3, [r7, #3]
 8000c8c:	f003 0301 	and.w	r3, r3, #1
 8000c90:	b2da      	uxtb	r2, r3
 8000c92:	7a3b      	ldrb	r3, [r7, #8]
 8000c94:	f362 1386 	bfi	r3, r2, #6, #1
 8000c98:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 8000c9a:	f107 0208 	add.w	r2, r7, #8
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	2112      	movs	r1, #18
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f7ff fe1e 	bl	80008e4 <ism330dhcx_write_reg>
 8000ca8:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 8000caa:	68fb      	ldr	r3, [r7, #12]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3710      	adds	r7, #16
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <ism330dhcx_fifo_out_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_out_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_DATA_OUT_X_L, buff, 6);
 8000cbe:	2306      	movs	r3, #6
 8000cc0:	683a      	ldr	r2, [r7, #0]
 8000cc2:	2179      	movs	r1, #121	@ 0x79
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f7ff fdf5 	bl	80008b4 <ism330dhcx_read_reg>
 8000cca:	60f8      	str	r0, [r7, #12]

  return ret;
 8000ccc:	68fb      	ldr	r3, [r7, #12]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <ism330dhcx_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_mem_bank_set(stmdev_ctx_t *ctx,
                                ism330dhcx_reg_access_t val)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b084      	sub	sp, #16
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
 8000cde:	460b      	mov	r3, r1
 8000ce0:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_func_cfg_access_t func_cfg_access;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 8000ce2:	f107 0208 	add.w	r2, r7, #8
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	2101      	movs	r1, #1
 8000cea:	6878      	ldr	r0, [r7, #4]
 8000cec:	f7ff fde2 	bl	80008b4 <ism330dhcx_read_reg>
 8000cf0:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d10f      	bne.n	8000d18 <ism330dhcx_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 8000cf8:	78fb      	ldrb	r3, [r7, #3]
 8000cfa:	f003 0303 	and.w	r3, r3, #3
 8000cfe:	b2da      	uxtb	r2, r3
 8000d00:	7a3b      	ldrb	r3, [r7, #8]
 8000d02:	f362 1387 	bfi	r3, r2, #6, #2
 8000d06:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 8000d08:	f107 0208 	add.w	r2, r7, #8
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	2101      	movs	r1, #1
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f7ff fde7 	bl	80008e4 <ism330dhcx_write_reg>
 8000d16:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8000d18:	68fb      	ldr	r3, [r7, #12]
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <ism330dhcx_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b084      	sub	sp, #16
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
 8000d2a:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_WHO_AM_I, buff, 1);
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	683a      	ldr	r2, [r7, #0]
 8000d30:	210f      	movs	r1, #15
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff fdbe 	bl	80008b4 <ism330dhcx_read_reg>
 8000d38:	60f8      	str	r0, [r7, #12]

  return ret;
 8000d3a:	68fb      	ldr	r3, [r7, #12]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <ism330dhcx_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 8000d50:	f107 0208 	add.w	r2, r7, #8
 8000d54:	2301      	movs	r3, #1
 8000d56:	2112      	movs	r1, #18
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f7ff fdab 	bl	80008b4 <ism330dhcx_read_reg>
 8000d5e:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d10f      	bne.n	8000d86 <ism330dhcx_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 8000d66:	78fb      	ldrb	r3, [r7, #3]
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	b2da      	uxtb	r2, r3
 8000d6e:	7a3b      	ldrb	r3, [r7, #8]
 8000d70:	f362 0300 	bfi	r3, r2, #0, #1
 8000d74:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 8000d76:	f107 0208 	add.w	r2, r7, #8
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	2112      	movs	r1, #18
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f7ff fdb0 	bl	80008e4 <ism330dhcx_write_reg>
 8000d84:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 8000d86:	68fb      	ldr	r3, [r7, #12]
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3710      	adds	r7, #16
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <ism330dhcx_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	460b      	mov	r3, r1
 8000d9a:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 8000d9c:	f107 0208 	add.w	r2, r7, #8
 8000da0:	2301      	movs	r3, #1
 8000da2:	2112      	movs	r1, #18
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f7ff fd85 	bl	80008b4 <ism330dhcx_read_reg>
 8000daa:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d10f      	bne.n	8000dd2 <ism330dhcx_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = (uint8_t)val;
 8000db2:	78fb      	ldrb	r3, [r7, #3]
 8000db4:	f003 0301 	and.w	r3, r3, #1
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	7a3b      	ldrb	r3, [r7, #8]
 8000dbc:	f362 0382 	bfi	r3, r2, #2, #1
 8000dc0:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 8000dc2:	f107 0208 	add.w	r2, r7, #8
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	2112      	movs	r1, #18
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f7ff fd8a 	bl	80008e4 <ism330dhcx_write_reg>
 8000dd0:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 8000dd2:	68fb      	ldr	r3, [r7, #12]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <ism330dhcx_fifo_watermark_set>:
  * @param  val    Change the values of wtm in reg FIFO_CTRL1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_watermark_set(stmdev_ctx_t *ctx, uint16_t val)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	460b      	mov	r3, r1
 8000de6:	807b      	strh	r3, [r7, #2]
  ism330dhcx_fifo_ctrl1_t fifo_ctrl1;
  ism330dhcx_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL2,
 8000de8:	f107 020c 	add.w	r2, r7, #12
 8000dec:	2301      	movs	r3, #1
 8000dee:	2108      	movs	r1, #8
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f7ff fd5f 	bl	80008b4 <ism330dhcx_read_reg>
 8000df6:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&fifo_ctrl2, 1);

  if (ret == 0)
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d111      	bne.n	8000e22 <ism330dhcx_fifo_watermark_set+0x46>
  {
    fifo_ctrl2.wtm = (uint8_t)(val / 256U) & 0x01U;
 8000dfe:	887b      	ldrh	r3, [r7, #2]
 8000e00:	0a1b      	lsrs	r3, r3, #8
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	f003 0301 	and.w	r3, r3, #1
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	7b3b      	ldrb	r3, [r7, #12]
 8000e0c:	f362 0300 	bfi	r3, r2, #0, #1
 8000e10:	733b      	strb	r3, [r7, #12]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL2,
 8000e12:	f107 020c 	add.w	r2, r7, #12
 8000e16:	2301      	movs	r3, #1
 8000e18:	2108      	movs	r1, #8
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff fd62 	bl	80008e4 <ism330dhcx_write_reg>
 8000e20:	6178      	str	r0, [r7, #20]
                               (uint8_t *)&fifo_ctrl2, 1);
  }

  if (ret == 0)
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d10a      	bne.n	8000e3e <ism330dhcx_fifo_watermark_set+0x62>
  {
    fifo_ctrl1.wtm = (uint8_t)(val - (fifo_ctrl2.wtm * 256U));
 8000e28:	887b      	ldrh	r3, [r7, #2]
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	743b      	strb	r3, [r7, #16]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL1,
 8000e2e:	f107 0210 	add.w	r2, r7, #16
 8000e32:	2301      	movs	r3, #1
 8000e34:	2107      	movs	r1, #7
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f7ff fd54 	bl	80008e4 <ism330dhcx_write_reg>
 8000e3c:	6178      	str	r0, [r7, #20]
                               (uint8_t *)&fifo_ctrl1, 1);
  }

  return ret;
 8000e3e:	697b      	ldr	r3, [r7, #20]
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3718      	adds	r7, #24
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <ism330dhcx_fifo_stop_on_wtm_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_stop_on_wtm_set(stmdev_ctx_t *ctx,
                                        uint8_t val)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	460b      	mov	r3, r1
 8000e52:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL2,
 8000e54:	f107 0208 	add.w	r2, r7, #8
 8000e58:	2301      	movs	r3, #1
 8000e5a:	2108      	movs	r1, #8
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f7ff fd29 	bl	80008b4 <ism330dhcx_read_reg>
 8000e62:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl2, 1);

  if (ret == 0)
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d10f      	bne.n	8000e8a <ism330dhcx_fifo_stop_on_wtm_set+0x42>
  {
    fifo_ctrl2.stop_on_wtm = (uint8_t)val;
 8000e6a:	78fb      	ldrb	r3, [r7, #3]
 8000e6c:	f003 0301 	and.w	r3, r3, #1
 8000e70:	b2da      	uxtb	r2, r3
 8000e72:	7a3b      	ldrb	r3, [r7, #8]
 8000e74:	f362 13c7 	bfi	r3, r2, #7, #1
 8000e78:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL2,
 8000e7a:	f107 0208 	add.w	r2, r7, #8
 8000e7e:	2301      	movs	r3, #1
 8000e80:	2108      	movs	r1, #8
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff fd2e 	bl	80008e4 <ism330dhcx_write_reg>
 8000e88:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl2, 1);
  }

  return ret;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <ism330dhcx_fifo_xl_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_xl_batch_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_bdr_xl_t val)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8000ea0:	f107 0208 	add.w	r2, r7, #8
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	2109      	movs	r1, #9
 8000ea8:	6878      	ldr	r0, [r7, #4]
 8000eaa:	f7ff fd03 	bl	80008b4 <ism330dhcx_read_reg>
 8000eae:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl3, 1);

  if (ret == 0)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d10f      	bne.n	8000ed6 <ism330dhcx_fifo_xl_batch_set+0x42>
  {
    fifo_ctrl3.bdr_xl = (uint8_t)val;
 8000eb6:	78fb      	ldrb	r3, [r7, #3]
 8000eb8:	f003 030f 	and.w	r3, r3, #15
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	7a3b      	ldrb	r3, [r7, #8]
 8000ec0:	f362 0303 	bfi	r3, r2, #0, #4
 8000ec4:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8000ec6:	f107 0208 	add.w	r2, r7, #8
 8000eca:	2301      	movs	r3, #1
 8000ecc:	2109      	movs	r1, #9
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f7ff fd08 	bl	80008e4 <ism330dhcx_write_reg>
 8000ed4:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl3, 1);
  }

  return ret;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3710      	adds	r7, #16
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <ism330dhcx_fifo_gy_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_gy_batch_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_bdr_gy_t val)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8000eec:	f107 0208 	add.w	r2, r7, #8
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	2109      	movs	r1, #9
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f7ff fcdd 	bl	80008b4 <ism330dhcx_read_reg>
 8000efa:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl3, 1);

  if (ret == 0)
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d10f      	bne.n	8000f22 <ism330dhcx_fifo_gy_batch_set+0x42>
  {
    fifo_ctrl3.bdr_gy = (uint8_t)val;
 8000f02:	78fb      	ldrb	r3, [r7, #3]
 8000f04:	f003 030f 	and.w	r3, r3, #15
 8000f08:	b2da      	uxtb	r2, r3
 8000f0a:	7a3b      	ldrb	r3, [r7, #8]
 8000f0c:	f362 1307 	bfi	r3, r2, #4, #4
 8000f10:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8000f12:	f107 0208 	add.w	r2, r7, #8
 8000f16:	2301      	movs	r3, #1
 8000f18:	2109      	movs	r1, #9
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff fce2 	bl	80008e4 <ism330dhcx_write_reg>
 8000f20:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl3, 1);
  }

  return ret;
 8000f22:	68fb      	ldr	r3, [r7, #12]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3710      	adds	r7, #16
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <ism330dhcx_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_mode_set(stmdev_ctx_t *ctx,
                                 ism330dhcx_fifo_mode_t val)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	460b      	mov	r3, r1
 8000f36:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8000f38:	f107 0208 	add.w	r2, r7, #8
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	210a      	movs	r1, #10
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff fcb7 	bl	80008b4 <ism330dhcx_read_reg>
 8000f46:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d10f      	bne.n	8000f6e <ism330dhcx_fifo_mode_set+0x42>
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val;
 8000f4e:	78fb      	ldrb	r3, [r7, #3]
 8000f50:	f003 0307 	and.w	r3, r3, #7
 8000f54:	b2da      	uxtb	r2, r3
 8000f56:	7a3b      	ldrb	r3, [r7, #8]
 8000f58:	f362 0302 	bfi	r3, r2, #0, #3
 8000f5c:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8000f5e:	f107 0208 	add.w	r2, r7, #8
 8000f62:	2301      	movs	r3, #1
 8000f64:	210a      	movs	r1, #10
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff fcbc 	bl	80008e4 <ism330dhcx_write_reg>
 8000f6c:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <ism330dhcx_fifo_temp_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_temp_batch_set(stmdev_ctx_t *ctx,
                                       ism330dhcx_odr_t_batch_t val)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8000f84:	f107 0208 	add.w	r2, r7, #8
 8000f88:	2301      	movs	r3, #1
 8000f8a:	210a      	movs	r1, #10
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff fc91 	bl	80008b4 <ism330dhcx_read_reg>
 8000f92:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d10f      	bne.n	8000fba <ism330dhcx_fifo_temp_batch_set+0x42>
  {
    fifo_ctrl4.odr_t_batch = (uint8_t)val;
 8000f9a:	78fb      	ldrb	r3, [r7, #3]
 8000f9c:	f003 0303 	and.w	r3, r3, #3
 8000fa0:	b2da      	uxtb	r2, r3
 8000fa2:	7a3b      	ldrb	r3, [r7, #8]
 8000fa4:	f362 1305 	bfi	r3, r2, #4, #2
 8000fa8:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8000faa:	f107 0208 	add.w	r2, r7, #8
 8000fae:	2301      	movs	r3, #1
 8000fb0:	210a      	movs	r1, #10
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f7ff fc96 	bl	80008e4 <ism330dhcx_write_reg>
 8000fb8:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 8000fba:	68fb      	ldr	r3, [r7, #12]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <ism330dhcx_fifo_timestamp_decimation_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_timestamp_decimation_set(stmdev_ctx_t *ctx,
                                                 ism330dhcx_odr_ts_batch_t val)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8000fd0:	f107 0208 	add.w	r2, r7, #8
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	210a      	movs	r1, #10
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff fc6b 	bl	80008b4 <ism330dhcx_read_reg>
 8000fde:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d10f      	bne.n	8001006 <ism330dhcx_fifo_timestamp_decimation_set+0x42>
  {
    fifo_ctrl4.odr_ts_batch = (uint8_t)val;
 8000fe6:	78fb      	ldrb	r3, [r7, #3]
 8000fe8:	f003 0303 	and.w	r3, r3, #3
 8000fec:	b2da      	uxtb	r2, r3
 8000fee:	7a3b      	ldrb	r3, [r7, #8]
 8000ff0:	f362 1387 	bfi	r3, r2, #6, #2
 8000ff4:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 8000ff6:	f107 0208 	add.w	r2, r7, #8
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	210a      	movs	r1, #10
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff fc70 	bl	80008e4 <ism330dhcx_write_reg>
 8001004:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 8001006:	68fb      	ldr	r3, [r7, #12]
}
 8001008:	4618      	mov	r0, r3
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <ism330dhcx_fifo_data_level_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_data_level_get(stmdev_ctx_t *ctx,
                                       uint16_t *val)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  ism330dhcx_fifo_status1_t fifo_status1;
  ism330dhcx_fifo_status2_t fifo_status2;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_STATUS1,
 800101a:	f107 0210 	add.w	r2, r7, #16
 800101e:	2301      	movs	r3, #1
 8001020:	213a      	movs	r1, #58	@ 0x3a
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f7ff fc46 	bl	80008b4 <ism330dhcx_read_reg>
 8001028:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&fifo_status1, 1);

  if (ret == 0)
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d117      	bne.n	8001060 <ism330dhcx_fifo_data_level_get+0x50>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_STATUS2,
 8001030:	f107 020c 	add.w	r2, r7, #12
 8001034:	2301      	movs	r3, #1
 8001036:	213b      	movs	r1, #59	@ 0x3b
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff fc3b 	bl	80008b4 <ism330dhcx_read_reg>
 800103e:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&fifo_status2, 1);
    *val = fifo_status2.diff_fifo;
 8001040:	7b3b      	ldrb	r3, [r7, #12]
 8001042:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8001046:	b2db      	uxtb	r3, r3
 8001048:	461a      	mov	r2, r3
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	801a      	strh	r2, [r3, #0]
    *val = (*val * 256U) +  fifo_status1.diff_fifo;
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	021b      	lsls	r3, r3, #8
 8001054:	b29b      	uxth	r3, r3
 8001056:	7c3a      	ldrb	r2, [r7, #16]
 8001058:	4413      	add	r3, r2
 800105a:	b29a      	uxth	r2, r3
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 8001060:	697b      	ldr	r3, [r7, #20]
}
 8001062:	4618      	mov	r0, r3
 8001064:	3718      	adds	r7, #24
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <ism330dhcx_fifo_ovr_flag_get>:
  *                reg FIFO_STATUS2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_ovr_flag_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b084      	sub	sp, #16
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
 8001072:	6039      	str	r1, [r7, #0]
  ism330dhcx_fifo_status2_t fifo_status2;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_STATUS2,
 8001074:	f107 0208 	add.w	r2, r7, #8
 8001078:	2301      	movs	r3, #1
 800107a:	213b      	movs	r1, #59	@ 0x3b
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff fc19 	bl	80008b4 <ism330dhcx_read_reg>
 8001082:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_status2, 1);
  *val = fifo_status2. fifo_ovr_ia;
 8001084:	7a3b      	ldrb	r3, [r7, #8]
 8001086:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800108a:	b2db      	uxtb	r3, r3
 800108c:	461a      	mov	r2, r3
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	701a      	strb	r2, [r3, #0]

  return ret;
 8001092:	68fb      	ldr	r3, [r7, #12]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <ism330dhcx_fifo_sensor_tag_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_sensor_tag_get(stmdev_ctx_t *ctx,
                                       ism330dhcx_fifo_tag_t *val)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
  ism330dhcx_fifo_data_out_tag_t fifo_data_out_tag;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_DATA_OUT_TAG,
 80010a6:	f107 0208 	add.w	r2, r7, #8
 80010aa:	2301      	movs	r3, #1
 80010ac:	2178      	movs	r1, #120	@ 0x78
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff fc00 	bl	80008b4 <ism330dhcx_read_reg>
 80010b4:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_data_out_tag, 1);

  switch (fifo_data_out_tag.tag_sensor)
 80010b6:	7a3b      	ldrb	r3, [r7, #8]
 80010b8:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	3b01      	subs	r3, #1
 80010c0:	2b18      	cmp	r3, #24
 80010c2:	f200 808d 	bhi.w	80011e0 <ism330dhcx_fifo_sensor_tag_get+0x144>
 80010c6:	a201      	add	r2, pc, #4	@ (adr r2, 80010cc <ism330dhcx_fifo_sensor_tag_get+0x30>)
 80010c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010cc:	08001131 	.word	0x08001131
 80010d0:	08001139 	.word	0x08001139
 80010d4:	08001141 	.word	0x08001141
 80010d8:	08001149 	.word	0x08001149
 80010dc:	08001151 	.word	0x08001151
 80010e0:	08001159 	.word	0x08001159
 80010e4:	08001161 	.word	0x08001161
 80010e8:	08001169 	.word	0x08001169
 80010ec:	08001171 	.word	0x08001171
 80010f0:	08001179 	.word	0x08001179
 80010f4:	08001181 	.word	0x08001181
 80010f8:	08001189 	.word	0x08001189
 80010fc:	08001191 	.word	0x08001191
 8001100:	08001199 	.word	0x08001199
 8001104:	080011a1 	.word	0x080011a1
 8001108:	080011a9 	.word	0x080011a9
 800110c:	080011b1 	.word	0x080011b1
 8001110:	080011b9 	.word	0x080011b9
 8001114:	080011c1 	.word	0x080011c1
 8001118:	080011c9 	.word	0x080011c9
 800111c:	080011d1 	.word	0x080011d1
 8001120:	080011e1 	.word	0x080011e1
 8001124:	080011e1 	.word	0x080011e1
 8001128:	080011e1 	.word	0x080011e1
 800112c:	080011d9 	.word	0x080011d9
  {
    case ISM330DHCX_GYRO_NC_TAG:
      *val = ISM330DHCX_GYRO_NC_TAG;
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	2201      	movs	r2, #1
 8001134:	701a      	strb	r2, [r3, #0]
      break;
 8001136:	e057      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_XL_NC_TAG:
      *val = ISM330DHCX_XL_NC_TAG;
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	2202      	movs	r2, #2
 800113c:	701a      	strb	r2, [r3, #0]
      break;
 800113e:	e053      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_TEMPERATURE_TAG:
      *val = ISM330DHCX_TEMPERATURE_TAG;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	2203      	movs	r2, #3
 8001144:	701a      	strb	r2, [r3, #0]
      break;
 8001146:	e04f      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_TIMESTAMP_TAG:
      *val = ISM330DHCX_TIMESTAMP_TAG;
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	2204      	movs	r2, #4
 800114c:	701a      	strb	r2, [r3, #0]
      break;
 800114e:	e04b      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_CFG_CHANGE_TAG:
      *val = ISM330DHCX_CFG_CHANGE_TAG;
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	2205      	movs	r2, #5
 8001154:	701a      	strb	r2, [r3, #0]
      break;
 8001156:	e047      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_XL_NC_T_2_TAG:
      *val = ISM330DHCX_XL_NC_T_2_TAG;
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	2206      	movs	r2, #6
 800115c:	701a      	strb	r2, [r3, #0]
      break;
 800115e:	e043      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_XL_NC_T_1_TAG:
      *val = ISM330DHCX_XL_NC_T_1_TAG;
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	2207      	movs	r2, #7
 8001164:	701a      	strb	r2, [r3, #0]
      break;
 8001166:	e03f      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_XL_2XC_TAG:
      *val = ISM330DHCX_XL_2XC_TAG;
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	2208      	movs	r2, #8
 800116c:	701a      	strb	r2, [r3, #0]
      break;
 800116e:	e03b      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_XL_3XC_TAG:
      *val = ISM330DHCX_XL_3XC_TAG;
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	2209      	movs	r2, #9
 8001174:	701a      	strb	r2, [r3, #0]
      break;
 8001176:	e037      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GYRO_NC_T_2_TAG:
      *val = ISM330DHCX_GYRO_NC_T_2_TAG;
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	220a      	movs	r2, #10
 800117c:	701a      	strb	r2, [r3, #0]
      break;
 800117e:	e033      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GYRO_NC_T_1_TAG:
      *val = ISM330DHCX_GYRO_NC_T_1_TAG;
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	220b      	movs	r2, #11
 8001184:	701a      	strb	r2, [r3, #0]
      break;
 8001186:	e02f      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GYRO_2XC_TAG:
      *val = ISM330DHCX_GYRO_2XC_TAG;
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	220c      	movs	r2, #12
 800118c:	701a      	strb	r2, [r3, #0]
      break;
 800118e:	e02b      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GYRO_3XC_TAG:
      *val = ISM330DHCX_GYRO_3XC_TAG;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	220d      	movs	r2, #13
 8001194:	701a      	strb	r2, [r3, #0]
      break;
 8001196:	e027      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_SENSORHUB_SLAVE0_TAG:
      *val = ISM330DHCX_SENSORHUB_SLAVE0_TAG;
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	220e      	movs	r2, #14
 800119c:	701a      	strb	r2, [r3, #0]
      break;
 800119e:	e023      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_SENSORHUB_SLAVE1_TAG:
      *val = ISM330DHCX_SENSORHUB_SLAVE1_TAG;
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	220f      	movs	r2, #15
 80011a4:	701a      	strb	r2, [r3, #0]
      break;
 80011a6:	e01f      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_SENSORHUB_SLAVE2_TAG:
      *val = ISM330DHCX_SENSORHUB_SLAVE2_TAG;
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	2210      	movs	r2, #16
 80011ac:	701a      	strb	r2, [r3, #0]
      break;
 80011ae:	e01b      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_SENSORHUB_SLAVE3_TAG:
      *val = ISM330DHCX_SENSORHUB_SLAVE3_TAG;
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	2211      	movs	r2, #17
 80011b4:	701a      	strb	r2, [r3, #0]
      break;
 80011b6:	e017      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_STEP_CPUNTER_TAG:
      *val = ISM330DHCX_STEP_CPUNTER_TAG;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2212      	movs	r2, #18
 80011bc:	701a      	strb	r2, [r3, #0]
      break;
 80011be:	e013      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GAME_ROTATION_TAG:
      *val = ISM330DHCX_GAME_ROTATION_TAG;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	2213      	movs	r2, #19
 80011c4:	701a      	strb	r2, [r3, #0]
      break;
 80011c6:	e00f      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_GEOMAG_ROTATION_TAG:
      *val = ISM330DHCX_GEOMAG_ROTATION_TAG;
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	2214      	movs	r2, #20
 80011cc:	701a      	strb	r2, [r3, #0]
      break;
 80011ce:	e00b      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_ROTATION_TAG:
      *val = ISM330DHCX_ROTATION_TAG;
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	2215      	movs	r2, #21
 80011d4:	701a      	strb	r2, [r3, #0]
      break;
 80011d6:	e007      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    case ISM330DHCX_SENSORHUB_NACK_TAG:
      *val = ISM330DHCX_SENSORHUB_NACK_TAG;
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	2219      	movs	r2, #25
 80011dc:	701a      	strb	r2, [r3, #0]
      break;
 80011de:	e003      	b.n	80011e8 <ism330dhcx_fifo_sensor_tag_get+0x14c>

    default:
      *val = ISM330DHCX_SENSORHUB_NACK_TAG;
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	2219      	movs	r2, #25
 80011e4:	701a      	strb	r2, [r3, #0]
      break;
 80011e6:	bf00      	nop
  }

  return ret;
 80011e8:	68fb      	ldr	r3, [r7, #12]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop

080011f4 <ism330dhcx_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_enable_get(stmdev_ctx_t *ctx,
                                  ism330dhcx_emb_fsm_enable_t *val)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 80011fe:	2102      	movs	r1, #2
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff fd68 	bl	8000cd6 <ism330dhcx_mem_bank_set>
 8001206:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d106      	bne.n	800121c <ism330dhcx_fsm_enable_get+0x28>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
                              (uint8_t *)&val->fsm_enable_a, 1);
 800120e:	683a      	ldr	r2, [r7, #0]
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
 8001210:	2301      	movs	r3, #1
 8001212:	2146      	movs	r1, #70	@ 0x46
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff fb4d 	bl	80008b4 <ism330dhcx_read_reg>
 800121a:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d107      	bne.n	8001232 <ism330dhcx_fsm_enable_get+0x3e>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
                              (uint8_t *)&val->fsm_enable_b, 1);
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	1c5a      	adds	r2, r3, #1
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
 8001226:	2301      	movs	r3, #1
 8001228:	2147      	movs	r1, #71	@ 0x47
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff fb42 	bl	80008b4 <ism330dhcx_read_reg>
 8001230:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d104      	bne.n	8001242 <ism330dhcx_fsm_enable_get+0x4e>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8001238:	2100      	movs	r1, #0
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff fd4b 	bl	8000cd6 <ism330dhcx_mem_bank_set>
 8001240:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001242:	68fb      	ldr	r3, [r7, #12]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <ism330dhcx_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_fsm_odr_t *val)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8001256:	2102      	movs	r1, #2
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff fd3c 	bl	8000cd6 <ism330dhcx_mem_bank_set>
 800125e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d107      	bne.n	8001276 <ism330dhcx_fsm_data_rate_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_B,
 8001266:	f107 0208 	add.w	r2, r7, #8
 800126a:	2301      	movs	r3, #1
 800126c:	215f      	movs	r1, #95	@ 0x5f
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff fb20 	bl	80008b4 <ism330dhcx_read_reg>
 8001274:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d104      	bne.n	8001286 <ism330dhcx_fsm_data_rate_get+0x3a>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800127c:	2100      	movs	r1, #0
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f7ff fd29 	bl	8000cd6 <ism330dhcx_mem_bank_set>
 8001284:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 8001286:	7a3b      	ldrb	r3, [r7, #8]
 8001288:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800128c:	b2db      	uxtb	r3, r3
 800128e:	2b03      	cmp	r3, #3
 8001290:	d81a      	bhi.n	80012c8 <ism330dhcx_fsm_data_rate_get+0x7c>
 8001292:	a201      	add	r2, pc, #4	@ (adr r2, 8001298 <ism330dhcx_fsm_data_rate_get+0x4c>)
 8001294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001298:	080012a9 	.word	0x080012a9
 800129c:	080012b1 	.word	0x080012b1
 80012a0:	080012b9 	.word	0x080012b9
 80012a4:	080012c1 	.word	0x080012c1
  {
    case ISM330DHCX_ODR_FSM_12Hz5:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
      break;
 80012ae:	e00f      	b.n	80012d0 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_26Hz:
      *val = ISM330DHCX_ODR_FSM_26Hz;
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	2201      	movs	r2, #1
 80012b4:	701a      	strb	r2, [r3, #0]
      break;
 80012b6:	e00b      	b.n	80012d0 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_52Hz:
      *val = ISM330DHCX_ODR_FSM_52Hz;
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2202      	movs	r2, #2
 80012bc:	701a      	strb	r2, [r3, #0]
      break;
 80012be:	e007      	b.n	80012d0 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_104Hz:
      *val = ISM330DHCX_ODR_FSM_104Hz;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	2203      	movs	r2, #3
 80012c4:	701a      	strb	r2, [r3, #0]
      break;
 80012c6:	e003      	b.n	80012d0 <ism330dhcx_fsm_data_rate_get+0x84>

    default:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]
      break;
 80012ce:	bf00      	nop
  }

  return ret;
 80012d0:	68fb      	ldr	r3, [r7, #12]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop

080012dc <ism330dhcx_mlc_get>:
  * @param  val      Get the values of mlc_en in
  *                  reg EMB_FUNC_EN_B
  *
  */
int32_t ism330dhcx_mlc_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_en_b_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 80012e6:	2102      	movs	r1, #2
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff fcf4 	bl	8000cd6 <ism330dhcx_mem_bank_set>
 80012ee:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d107      	bne.n	8001306 <ism330dhcx_mlc_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_EN_B,
 80012f6:	f107 0208 	add.w	r2, r7, #8
 80012fa:	2301      	movs	r3, #1
 80012fc:	2105      	movs	r1, #5
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff fad8 	bl	80008b4 <ism330dhcx_read_reg>
 8001304:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d10b      	bne.n	8001324 <ism330dhcx_mlc_get+0x48>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800130c:	2100      	movs	r1, #0
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f7ff fce1 	bl	8000cd6 <ism330dhcx_mem_bank_set>
 8001314:	60f8      	str	r0, [r7, #12]
    *val  = reg.mlc_en;
 8001316:	7a3b      	ldrb	r3, [r7, #8]
 8001318:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800131c:	b2db      	uxtb	r3, r3
 800131e:	461a      	mov	r2, r3
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8001324:	68fb      	ldr	r3, [r7, #12]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
	...

08001330 <ism330dhcx_mlc_data_rate_get>:
  *                  reg EMB_FUNC_ODR_CFG_C
  *
  */
int32_t ism330dhcx_mlc_data_rate_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_mlc_odr_t *val)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_c_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800133a:	2102      	movs	r1, #2
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff fcca 	bl	8000cd6 <ism330dhcx_mem_bank_set>
 8001342:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d107      	bne.n	800135a <ism330dhcx_mlc_data_rate_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_C,
 800134a:	f107 0208 	add.w	r2, r7, #8
 800134e:	2301      	movs	r3, #1
 8001350:	2160      	movs	r1, #96	@ 0x60
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff faae 	bl	80008b4 <ism330dhcx_read_reg>
 8001358:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d12a      	bne.n	80013b6 <ism330dhcx_mlc_data_rate_get+0x86>
  {
    switch (reg.mlc_odr)
 8001360:	7a3b      	ldrb	r3, [r7, #8]
 8001362:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b03      	cmp	r3, #3
 800136a:	d81b      	bhi.n	80013a4 <ism330dhcx_mlc_data_rate_get+0x74>
 800136c:	a201      	add	r2, pc, #4	@ (adr r2, 8001374 <ism330dhcx_mlc_data_rate_get+0x44>)
 800136e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001372:	bf00      	nop
 8001374:	08001385 	.word	0x08001385
 8001378:	0800138d 	.word	0x0800138d
 800137c:	08001395 	.word	0x08001395
 8001380:	0800139d 	.word	0x0800139d
    {
      case ISM330DHCX_ODR_PRGS_12Hz5:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	2200      	movs	r2, #0
 8001388:	701a      	strb	r2, [r3, #0]
        break;
 800138a:	e00f      	b.n	80013ac <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_26Hz:
        *val = ISM330DHCX_ODR_PRGS_26Hz;
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	2201      	movs	r2, #1
 8001390:	701a      	strb	r2, [r3, #0]
        break;
 8001392:	e00b      	b.n	80013ac <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_52Hz:
        *val = ISM330DHCX_ODR_PRGS_52Hz;
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	2202      	movs	r2, #2
 8001398:	701a      	strb	r2, [r3, #0]
        break;
 800139a:	e007      	b.n	80013ac <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_104Hz:
        *val = ISM330DHCX_ODR_PRGS_104Hz;
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	2203      	movs	r2, #3
 80013a0:	701a      	strb	r2, [r3, #0]
        break;
 80013a2:	e003      	b.n	80013ac <ism330dhcx_mlc_data_rate_get+0x7c>

      default:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	2200      	movs	r2, #0
 80013a8:	701a      	strb	r2, [r3, #0]
        break;
 80013aa:	bf00      	nop
    }

    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 80013ac:	2100      	movs	r1, #0
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff fc91 	bl	8000cd6 <ism330dhcx_mem_bank_set>
 80013b4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80013b6:	68fb      	ldr	r3, [r7, #12]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3710      	adds	r7, #16
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80013c4:	4b04      	ldr	r3, [pc, #16]	@ (80013d8 <MX_APPE_Config+0x18>)
 80013c6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013ca:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 80013cc:	f000 f824 	bl	8001418 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 80013d0:	f000 f829 	bl	8001426 <Config_HSE>

  return;
 80013d4:	bf00      	nop
}
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	58004000 	.word	0x58004000

080013dc <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 80013e0:	f000 f835 	bl	800144e <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 80013e4:	f000 f84e 	bl	8001484 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80013e8:	4903      	ldr	r1, [pc, #12]	@ (80013f8 <MX_APPE_Init+0x1c>)
 80013ea:	2000      	movs	r0, #0
 80013ec:	f001 faa2 	bl	8002934 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
APP_DBG_MSG("SERIAL\r\n");

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 80013f0:	f000 f856 	bl	80014a0 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 80013f4:	bf00      	nop
}
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20001b2c 	.word	0x20001b2c

080013fc <Init_Smps>:

void Init_Smps(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001400:	bf00      	nop
}
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr

0800140a <Init_Exti>:

void Init_Exti(void)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800140e:	2050      	movs	r0, #80	@ 0x50
 8001410:	f7ff f9ae 	bl	8000770 <LL_EXTI_EnableIT_32_63>

  return;
 8001414:	bf00      	nop
}
 8001416:	bd80      	pop	{r7, pc}

08001418 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 800141c:	bf00      	nop
}
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr

08001426 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b082      	sub	sp, #8
 800142a:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 800142c:	2000      	movs	r0, #0
 800142e:	f00e fb0f 	bl	800fa50 <OTP_Read>
 8001432:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d005      	beq.n	8001446 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	799b      	ldrb	r3, [r3, #6]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff f9aa 	bl	8000798 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001444:	bf00      	nop
 8001446:	bf00      	nop
}
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <System_Init>:

static void System_Init(void)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	af00      	add	r7, sp, #0
  Init_Smps();
 8001452:	f7ff ffd3 	bl	80013fc <Init_Smps>

  Init_Exti();
 8001456:	f7ff ffd8 	bl	800140a <Init_Exti>

  Init_Rtc();
 800145a:	f000 f803 	bl	8001464 <Init_Rtc>

  return;
 800145e:	bf00      	nop
}
 8001460:	bd80      	pop	{r7, pc}
	...

08001464 <Init_Rtc>:

static void Init_Rtc(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001468:	4805      	ldr	r0, [pc, #20]	@ (8001480 <Init_Rtc+0x1c>)
 800146a:	f7ff fa00 	bl	800086e <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 800146e:	2100      	movs	r1, #0
 8001470:	4803      	ldr	r0, [pc, #12]	@ (8001480 <Init_Rtc+0x1c>)
 8001472:	f7ff fa0c 	bl	800088e <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8001476:	4802      	ldr	r0, [pc, #8]	@ (8001480 <Init_Rtc+0x1c>)
 8001478:	f7ff f9ec 	bl	8000854 <LL_RTC_EnableWriteProtection>

  return;
 800147c:	bf00      	nop
}
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40002800 	.word	0x40002800

08001484 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001488:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800148c:	f7ff f9a2 	bl	80007d4 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001490:	f010 fc0e 	bl	8011cb0 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001494:	2004      	movs	r0, #4
 8001496:	f7ff f955 	bl	8000744 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 800149a:	bf00      	nop
}
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80014a6:	f00e f885 	bl	800f5b4 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80014aa:	4a11      	ldr	r2, [pc, #68]	@ (80014f0 <appe_Tl_Init+0x50>)
 80014ac:	2100      	movs	r1, #0
 80014ae:	2004      	movs	r0, #4
 80014b0:	f010 fdc2 	bl	8012038 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80014b4:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <appe_Tl_Init+0x54>)
 80014b6:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	@ (80014f8 <appe_Tl_Init+0x58>)
 80014ba:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80014bc:	463b      	mov	r3, r7
 80014be:	4619      	mov	r1, r3
 80014c0:	480e      	ldr	r0, [pc, #56]	@ (80014fc <appe_Tl_Init+0x5c>)
 80014c2:	f00d ff39 	bl	800f338 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80014c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001500 <appe_Tl_Init+0x60>)
 80014c8:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <appe_Tl_Init+0x64>)
 80014cc:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001508 <appe_Tl_Init+0x68>)
 80014d0:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80014d2:	f240 533c 	movw	r3, #1340	@ 0x53c
 80014d6:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 80014d8:	f107 0308 	add.w	r3, r7, #8
 80014dc:	4618      	mov	r0, r3
 80014de:	f00e f9af 	bl	800f840 <TL_MM_Init>

  TL_Enable();
 80014e2:	f00e f861 	bl	800f5a8 <TL_Enable>

  return;
 80014e6:	bf00      	nop
}
 80014e8:	3720      	adds	r7, #32
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	0800f371 	.word	0x0800f371
 80014f4:	20030734 	.word	0x20030734
 80014f8:	0800150d 	.word	0x0800150d
 80014fc:	08001525 	.word	0x08001525
 8001500:	2003094c 	.word	0x2003094c
 8001504:	20030840 	.word	0x20030840
 8001508:	200301f8 	.word	0x200301f8

0800150c <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001516:	bf00      	nop
}
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
	...

08001524 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	330b      	adds	r3, #11
 8001532:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	881b      	ldrh	r3, [r3, #0]
 8001538:	b29b      	uxth	r3, r3
 800153a:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 800153e:	2b07      	cmp	r3, #7
 8001540:	d81f      	bhi.n	8001582 <APPE_SysUserEvtRx+0x5e>
 8001542:	a201      	add	r2, pc, #4	@ (adr r2, 8001548 <APPE_SysUserEvtRx+0x24>)
 8001544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001548:	08001569 	.word	0x08001569
 800154c:	0800157b 	.word	0x0800157b
 8001550:	08001583 	.word	0x08001583
 8001554:	08001583 	.word	0x08001583
 8001558:	08001583 	.word	0x08001583
 800155c:	08001583 	.word	0x08001583
 8001560:	08001583 	.word	0x08001583
 8001564:	08001583 	.word	0x08001583
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8001568:	f107 030c 	add.w	r3, r7, #12
 800156c:	4618      	mov	r0, r3
 800156e:	f00d fc99 	bl	800eea4 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f000 f81b 	bl	80015ae <APPE_SysEvtReadyProcessing>
    break;
 8001578:	e004      	b.n	8001584 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f000 f806 	bl	800158c <APPE_SysEvtError>
    break;
 8001580:	e000      	b.n	8001584 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 8001582:	bf00      	nop
  }

  return;
 8001584:	bf00      	nop
}
 8001586:	3720      	adds	r7, #32
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	330b      	adds	r3, #11
 800159a:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	3302      	adds	r3, #2
 80015a0:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80015a2:	bf00      	nop
}
 80015a4:	3714      	adds	r7, #20
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b08a      	sub	sp, #40	@ 0x28
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80015b6:	f107 0308 	add.w	r3, r7, #8
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	605a      	str	r2, [r3, #4]
 80015c0:	609a      	str	r2, [r3, #8]
 80015c2:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	330b      	adds	r3, #11
 80015d2:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	3302      	adds	r3, #2
 80015d8:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d11d      	bne.n	800161e <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 80015e2:	f7ff f893 	bl	800070c <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 80015e6:	230f      	movs	r3, #15
 80015e8:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 80015ea:	237f      	movs	r3, #127	@ 0x7f
 80015ec:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 80015ee:	f7ff f913 	bl	8000818 <LL_DBGMCU_GetRevisionID>
 80015f2:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 80015f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 80015fa:	f7ff f8ff 	bl	80007fc <LL_DBGMCU_GetDeviceID>
 80015fe:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8001600:	6a3b      	ldr	r3, [r7, #32]
 8001602:	b29b      	uxth	r3, r3
 8001604:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8001606:	f107 0308 	add.w	r3, r7, #8
 800160a:	4618      	mov	r0, r3
 800160c:	f00d fc34 	bl	800ee78 <SHCI_C2_Config>

    APP_BLE_Init();
 8001610:	f00e fc54 	bl	800febc <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001614:	2100      	movs	r1, #0
 8001616:	2001      	movs	r0, #1
 8001618:	f010 fb5c 	bl	8011cd4 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 800161c:	e007      	b.n	800162e <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d103      	bne.n	800162e <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
  return;
 800162c:	bf00      	nop
 800162e:	bf00      	nop
}
 8001630:	3728      	adds	r7, #40	@ 0x28
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <ISM330_CS_LOW>:

static void ISM330_FifoReset(void);
static void ISM330_FifoInit(void);

static inline void ISM330_CS_LOW(void)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(ISM330_CS_GPIO_Port, ISM330_CS_Pin, GPIO_PIN_RESET);
 800163a:	2200      	movs	r2, #0
 800163c:	2110      	movs	r1, #16
 800163e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001642:	f005 f99f 	bl	8006984 <HAL_GPIO_WritePin>
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}

0800164a <ISM330_CS_HIGH>:

static inline void ISM330_CS_HIGH(void)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(ISM330_CS_GPIO_Port, ISM330_CS_Pin, GPIO_PIN_SET);
 800164e:	2201      	movs	r2, #1
 8001650:	2110      	movs	r1, #16
 8001652:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001656:	f005 f995 	bl	8006984 <HAL_GPIO_WritePin>
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}

0800165e <ism_platform_write>:
/* NOTE SPI:
   - bit7=1 -> read
   - bit6=1 -> auto-increment (multi-byte)
*/
static int32_t ism_platform_write(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b086      	sub	sp, #24
 8001662:	af00      	add	r7, sp, #0
 8001664:	60f8      	str	r0, [r7, #12]
 8001666:	607a      	str	r2, [r7, #4]
 8001668:	461a      	mov	r2, r3
 800166a:	460b      	mov	r3, r1
 800166c:	72fb      	strb	r3, [r7, #11]
 800166e:	4613      	mov	r3, r2
 8001670:	813b      	strh	r3, [r7, #8]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)handle;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	617b      	str	r3, [r7, #20]

  uint8_t addr = (uint8_t)(reg & 0x7Fu);
 8001676:	7afb      	ldrb	r3, [r7, #11]
 8001678:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800167c:	b2db      	uxtb	r3, r3
 800167e:	74fb      	strb	r3, [r7, #19]
  if (len > 1u)
 8001680:	893b      	ldrh	r3, [r7, #8]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d904      	bls.n	8001690 <ism_platform_write+0x32>
  {
    addr |= 0x40u;
 8001686:	7cfb      	ldrb	r3, [r7, #19]
 8001688:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800168c:	b2db      	uxtb	r3, r3
 800168e:	74fb      	strb	r3, [r7, #19]
  }

  ISM330_CS_LOW();
 8001690:	f7ff ffd1 	bl	8001636 <ISM330_CS_LOW>
  if (HAL_SPI_Transmit(hspi, &addr, 1, ISM330_SPI_TIMEOUT_MS) != HAL_OK)
 8001694:	f107 0113 	add.w	r1, r7, #19
 8001698:	2364      	movs	r3, #100	@ 0x64
 800169a:	2201      	movs	r2, #1
 800169c:	6978      	ldr	r0, [r7, #20]
 800169e:	f008 fcda 	bl	800a056 <HAL_SPI_Transmit>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d004      	beq.n	80016b2 <ism_platform_write+0x54>
  {
    ISM330_CS_HIGH();
 80016a8:	f7ff ffcf 	bl	800164a <ISM330_CS_HIGH>
    return -1;
 80016ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016b0:	e010      	b.n	80016d4 <ism_platform_write+0x76>
  }

  if (HAL_SPI_Transmit(hspi, (uint8_t*)bufp, len, ISM330_SPI_TIMEOUT_MS) != HAL_OK)
 80016b2:	893a      	ldrh	r2, [r7, #8]
 80016b4:	2364      	movs	r3, #100	@ 0x64
 80016b6:	6879      	ldr	r1, [r7, #4]
 80016b8:	6978      	ldr	r0, [r7, #20]
 80016ba:	f008 fccc 	bl	800a056 <HAL_SPI_Transmit>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d004      	beq.n	80016ce <ism_platform_write+0x70>
  {
    ISM330_CS_HIGH();
 80016c4:	f7ff ffc1 	bl	800164a <ISM330_CS_HIGH>
    return -1;
 80016c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016cc:	e002      	b.n	80016d4 <ism_platform_write+0x76>
  }

  ISM330_CS_HIGH();
 80016ce:	f7ff ffbc 	bl	800164a <ISM330_CS_HIGH>
  return 0;
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <ism_platform_read>:

static int32_t ism_platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	461a      	mov	r2, r3
 80016e8:	460b      	mov	r3, r1
 80016ea:	72fb      	strb	r3, [r7, #11]
 80016ec:	4613      	mov	r3, r2
 80016ee:	813b      	strh	r3, [r7, #8]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)handle;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	617b      	str	r3, [r7, #20]

  uint8_t addr = (uint8_t)(reg | 0x80u);
 80016f4:	7afb      	ldrb	r3, [r7, #11]
 80016f6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	74fb      	strb	r3, [r7, #19]
  if (len > 1u)
 80016fe:	893b      	ldrh	r3, [r7, #8]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d904      	bls.n	800170e <ism_platform_read+0x32>
  {
    addr |= 0x40u;
 8001704:	7cfb      	ldrb	r3, [r7, #19]
 8001706:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800170a:	b2db      	uxtb	r3, r3
 800170c:	74fb      	strb	r3, [r7, #19]
  }

  ISM330_CS_LOW();
 800170e:	f7ff ff92 	bl	8001636 <ISM330_CS_LOW>
  if (HAL_SPI_Transmit(hspi, &addr, 1, ISM330_SPI_TIMEOUT_MS) != HAL_OK)
 8001712:	f107 0113 	add.w	r1, r7, #19
 8001716:	2364      	movs	r3, #100	@ 0x64
 8001718:	2201      	movs	r2, #1
 800171a:	6978      	ldr	r0, [r7, #20]
 800171c:	f008 fc9b 	bl	800a056 <HAL_SPI_Transmit>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d004      	beq.n	8001730 <ism_platform_read+0x54>
  {
    ISM330_CS_HIGH();
 8001726:	f7ff ff90 	bl	800164a <ISM330_CS_HIGH>
    return -1;
 800172a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800172e:	e010      	b.n	8001752 <ism_platform_read+0x76>
  }

  if (HAL_SPI_Receive(hspi, bufp, len, ISM330_SPI_TIMEOUT_MS) != HAL_OK)
 8001730:	893a      	ldrh	r2, [r7, #8]
 8001732:	2364      	movs	r3, #100	@ 0x64
 8001734:	6879      	ldr	r1, [r7, #4]
 8001736:	6978      	ldr	r0, [r7, #20]
 8001738:	f008 fe03 	bl	800a342 <HAL_SPI_Receive>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d004      	beq.n	800174c <ism_platform_read+0x70>
  {
    ISM330_CS_HIGH();
 8001742:	f7ff ff82 	bl	800164a <ISM330_CS_HIGH>
    return -1;
 8001746:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800174a:	e002      	b.n	8001752 <ism_platform_read+0x76>
  }

  ISM330_CS_HIGH();
 800174c:	f7ff ff7d 	bl	800164a <ISM330_CS_HIGH>
  return 0;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
	...

0800175c <ISM330_InitOnce>:

static void ISM330_InitOnce(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
  if (s_ism_inited) return;
 8001762:	4b1d      	ldr	r3, [pc, #116]	@ (80017d8 <ISM330_InitOnce+0x7c>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d131      	bne.n	80017ce <ISM330_InitOnce+0x72>

  s_ism_ctx.write_reg = ism_platform_write;
 800176a:	4b1c      	ldr	r3, [pc, #112]	@ (80017dc <ISM330_InitOnce+0x80>)
 800176c:	4a1c      	ldr	r2, [pc, #112]	@ (80017e0 <ISM330_InitOnce+0x84>)
 800176e:	601a      	str	r2, [r3, #0]
  s_ism_ctx.read_reg  = ism_platform_read;
 8001770:	4b1a      	ldr	r3, [pc, #104]	@ (80017dc <ISM330_InitOnce+0x80>)
 8001772:	4a1c      	ldr	r2, [pc, #112]	@ (80017e4 <ISM330_InitOnce+0x88>)
 8001774:	605a      	str	r2, [r3, #4]
  s_ism_ctx.handle    = (void*)ISM330_SPI;
 8001776:	4b19      	ldr	r3, [pc, #100]	@ (80017dc <ISM330_InitOnce+0x80>)
 8001778:	4a1b      	ldr	r2, [pc, #108]	@ (80017e8 <ISM330_InitOnce+0x8c>)
 800177a:	60da      	str	r2, [r3, #12]

  /* CS idle high */
  ISM330_CS_HIGH();
 800177c:	f7ff ff65 	bl	800164a <ISM330_CS_HIGH>
  HAL_Delay(5);
 8001780:	2005      	movs	r0, #5
 8001782:	f000 f8dd 	bl	8001940 <HAL_Delay>

  uint8_t whoami = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	71fb      	strb	r3, [r7, #7]
  if (ism330dhcx_device_id_get(&s_ism_ctx, &whoami) != 0)
 800178a:	1dfb      	adds	r3, r7, #7
 800178c:	4619      	mov	r1, r3
 800178e:	4813      	ldr	r0, [pc, #76]	@ (80017dc <ISM330_InitOnce+0x80>)
 8001790:	f7ff fac7 	bl	8000d22 <ism330dhcx_device_id_get>
    APP_DBG_MSG("ISM330DHCX WHOAMI read FAIL\\r\\n");
  }
  APP_DBG_MSG("ISM330DHCX WHOAMI = 0x%02X\\r\\n", whoami);

  /* reset */
  (void)ism330dhcx_reset_set(&s_ism_ctx, 1);
 8001794:	2101      	movs	r1, #1
 8001796:	4811      	ldr	r0, [pc, #68]	@ (80017dc <ISM330_InitOnce+0x80>)
 8001798:	f7ff fad4 	bl	8000d44 <ism330dhcx_reset_set>
  HAL_Delay(20);
 800179c:	2014      	movs	r0, #20
 800179e:	f000 f8cf 	bl	8001940 <HAL_Delay>

  (void)ism330dhcx_block_data_update_set(&s_ism_ctx, PROPERTY_ENABLE);
 80017a2:	2101      	movs	r1, #1
 80017a4:	480d      	ldr	r0, [pc, #52]	@ (80017dc <ISM330_InitOnce+0x80>)
 80017a6:	f7ff fa5f 	bl	8000c68 <ism330dhcx_block_data_update_set>
  (void)ism330dhcx_auto_increment_set(&s_ism_ctx, PROPERTY_ENABLE);
 80017aa:	2101      	movs	r1, #1
 80017ac:	480b      	ldr	r0, [pc, #44]	@ (80017dc <ISM330_InitOnce+0x80>)
 80017ae:	f7ff faef 	bl	8000d90 <ism330dhcx_auto_increment_set>

  (void)ism330dhcx_xl_full_scale_set(&s_ism_ctx, ISM330DHCX_8g);
 80017b2:	2103      	movs	r1, #3
 80017b4:	4809      	ldr	r0, [pc, #36]	@ (80017dc <ISM330_InitOnce+0x80>)
 80017b6:	f7ff f8c5 	bl	8000944 <ism330dhcx_xl_full_scale_set>
  (void)ism330dhcx_xl_data_rate_set(&s_ism_ctx, ISM330DHCX_XL_ODR_1666Hz);
 80017ba:	2108      	movs	r1, #8
 80017bc:	4807      	ldr	r0, [pc, #28]	@ (80017dc <ISM330_InitOnce+0x80>)
 80017be:	f7ff f8e7 	bl	8000990 <ism330dhcx_xl_data_rate_set>
  ISM330_FifoInit();
 80017c2:	f000 f821 	bl	8001808 <ISM330_FifoInit>

  s_ism_inited = 1;
 80017c6:	4b04      	ldr	r3, [pc, #16]	@ (80017d8 <ISM330_InitOnce+0x7c>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	701a      	strb	r2, [r3, #0]
 80017cc:	e000      	b.n	80017d0 <ISM330_InitOnce+0x74>
  if (s_ism_inited) return;
 80017ce:	bf00      	nop
}
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000150 	.word	0x20000150
 80017dc:	20000140 	.word	0x20000140
 80017e0:	0800165f 	.word	0x0800165f
 80017e4:	080016dd 	.word	0x080016dd
 80017e8:	20001b50 	.word	0x20001b50

080017ec <ISM330_FifoReset>:

static void ISM330_FifoReset(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  (void)ism330dhcx_fifo_mode_set(&s_ism_ctx, ISM330DHCX_BYPASS_MODE);
 80017f0:	2100      	movs	r1, #0
 80017f2:	4804      	ldr	r0, [pc, #16]	@ (8001804 <ISM330_FifoReset+0x18>)
 80017f4:	f7ff fb9a 	bl	8000f2c <ism330dhcx_fifo_mode_set>
  (void)ism330dhcx_fifo_mode_set(&s_ism_ctx, ISM330DHCX_STREAM_MODE);
 80017f8:	2106      	movs	r1, #6
 80017fa:	4802      	ldr	r0, [pc, #8]	@ (8001804 <ISM330_FifoReset+0x18>)
 80017fc:	f7ff fb96 	bl	8000f2c <ism330dhcx_fifo_mode_set>
}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20000140 	.word	0x20000140

08001808 <ISM330_FifoInit>:

static void ISM330_FifoInit(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  (void)ism330dhcx_fifo_mode_set(&s_ism_ctx, ISM330DHCX_BYPASS_MODE);
 800180c:	2100      	movs	r1, #0
 800180e:	4810      	ldr	r0, [pc, #64]	@ (8001850 <ISM330_FifoInit+0x48>)
 8001810:	f7ff fb8c 	bl	8000f2c <ism330dhcx_fifo_mode_set>
  (void)ism330dhcx_fifo_watermark_set(&s_ism_ctx, 1);
 8001814:	2101      	movs	r1, #1
 8001816:	480e      	ldr	r0, [pc, #56]	@ (8001850 <ISM330_FifoInit+0x48>)
 8001818:	f7ff fae0 	bl	8000ddc <ism330dhcx_fifo_watermark_set>
  (void)ism330dhcx_fifo_stop_on_wtm_set(&s_ism_ctx, 0);
 800181c:	2100      	movs	r1, #0
 800181e:	480c      	ldr	r0, [pc, #48]	@ (8001850 <ISM330_FifoInit+0x48>)
 8001820:	f7ff fb12 	bl	8000e48 <ism330dhcx_fifo_stop_on_wtm_set>
  (void)ism330dhcx_fifo_xl_batch_set(&s_ism_ctx, ISM330DHCX_XL_BATCHED_AT_1667Hz);
 8001824:	2108      	movs	r1, #8
 8001826:	480a      	ldr	r0, [pc, #40]	@ (8001850 <ISM330_FifoInit+0x48>)
 8001828:	f7ff fb34 	bl	8000e94 <ism330dhcx_fifo_xl_batch_set>
  (void)ism330dhcx_fifo_gy_batch_set(&s_ism_ctx, ISM330DHCX_GY_NOT_BATCHED);
 800182c:	2100      	movs	r1, #0
 800182e:	4808      	ldr	r0, [pc, #32]	@ (8001850 <ISM330_FifoInit+0x48>)
 8001830:	f7ff fb56 	bl	8000ee0 <ism330dhcx_fifo_gy_batch_set>
  (void)ism330dhcx_fifo_temp_batch_set(&s_ism_ctx, ISM330DHCX_TEMP_NOT_BATCHED);
 8001834:	2100      	movs	r1, #0
 8001836:	4806      	ldr	r0, [pc, #24]	@ (8001850 <ISM330_FifoInit+0x48>)
 8001838:	f7ff fb9e 	bl	8000f78 <ism330dhcx_fifo_temp_batch_set>
  (void)ism330dhcx_fifo_timestamp_decimation_set(&s_ism_ctx, ISM330DHCX_NO_DECIMATION);
 800183c:	2100      	movs	r1, #0
 800183e:	4804      	ldr	r0, [pc, #16]	@ (8001850 <ISM330_FifoInit+0x48>)
 8001840:	f7ff fbc0 	bl	8000fc4 <ism330dhcx_fifo_timestamp_decimation_set>
  (void)ism330dhcx_fifo_mode_set(&s_ism_ctx, ISM330DHCX_STREAM_MODE);
 8001844:	2106      	movs	r1, #6
 8001846:	4802      	ldr	r0, [pc, #8]	@ (8001850 <ISM330_FifoInit+0x48>)
 8001848:	f7ff fb70 	bl	8000f2c <ism330dhcx_fifo_mode_set>
}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20000140 	.word	0x20000140

08001854 <ISM330_ReadAcc_mg>:

static int ISM330_ReadAcc_mg(float *ax, float *ay, float *az)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08c      	sub	sp, #48	@ 0x30
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
  uint8_t data[6];
  int16_t raw[3] = {0};
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	809a      	strh	r2, [r3, #4]
  ism330dhcx_fifo_tag_t tag;

  if (ism330dhcx_fifo_sensor_tag_get(&s_ism_ctx, &tag) != 0)
 800186a:	f107 0313 	add.w	r3, r7, #19
 800186e:	4619      	mov	r1, r3
 8001870:	4832      	ldr	r0, [pc, #200]	@ (800193c <ISM330_ReadAcc_mg+0xe8>)
 8001872:	f7ff fc13 	bl	800109c <ism330dhcx_fifo_sensor_tag_get>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d002      	beq.n	8001882 <ISM330_ReadAcc_mg+0x2e>
    return -1;
 800187c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001880:	e058      	b.n	8001934 <ISM330_ReadAcc_mg+0xe0>
  if (ism330dhcx_fifo_out_raw_get(&s_ism_ctx, data) != 0)
 8001882:	f107 031c 	add.w	r3, r7, #28
 8001886:	4619      	mov	r1, r3
 8001888:	482c      	ldr	r0, [pc, #176]	@ (800193c <ISM330_ReadAcc_mg+0xe8>)
 800188a:	f7ff fa13 	bl	8000cb4 <ism330dhcx_fifo_out_raw_get>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d002      	beq.n	800189a <ISM330_ReadAcc_mg+0x46>
    return -1;
 8001894:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001898:	e04c      	b.n	8001934 <ISM330_ReadAcc_mg+0xe0>

  if (tag != ISM330DHCX_XL_NC_TAG &&
 800189a:	7cfb      	ldrb	r3, [r7, #19]
 800189c:	2b02      	cmp	r3, #2
 800189e:	d00d      	beq.n	80018bc <ISM330_ReadAcc_mg+0x68>
      tag != ISM330DHCX_XL_NC_T_1_TAG &&
 80018a0:	7cfb      	ldrb	r3, [r7, #19]
  if (tag != ISM330DHCX_XL_NC_TAG &&
 80018a2:	2b07      	cmp	r3, #7
 80018a4:	d00a      	beq.n	80018bc <ISM330_ReadAcc_mg+0x68>
      tag != ISM330DHCX_XL_NC_T_2_TAG &&
 80018a6:	7cfb      	ldrb	r3, [r7, #19]
      tag != ISM330DHCX_XL_NC_T_1_TAG &&
 80018a8:	2b06      	cmp	r3, #6
 80018aa:	d007      	beq.n	80018bc <ISM330_ReadAcc_mg+0x68>
      tag != ISM330DHCX_XL_2XC_TAG &&
 80018ac:	7cfb      	ldrb	r3, [r7, #19]
      tag != ISM330DHCX_XL_NC_T_2_TAG &&
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	d004      	beq.n	80018bc <ISM330_ReadAcc_mg+0x68>
      tag != ISM330DHCX_XL_3XC_TAG)
 80018b2:	7cfb      	ldrb	r3, [r7, #19]
      tag != ISM330DHCX_XL_2XC_TAG &&
 80018b4:	2b09      	cmp	r3, #9
 80018b6:	d001      	beq.n	80018bc <ISM330_ReadAcc_mg+0x68>
  {
    return 2; /* not an accelerometer sample */
 80018b8:	2302      	movs	r3, #2
 80018ba:	e03b      	b.n	8001934 <ISM330_ReadAcc_mg+0xe0>
  }

  raw[0] = (int16_t)((uint16_t)data[1] << 8 | data[0]);
 80018bc:	7f7b      	ldrb	r3, [r7, #29]
 80018be:	b21b      	sxth	r3, r3
 80018c0:	021b      	lsls	r3, r3, #8
 80018c2:	b21a      	sxth	r2, r3
 80018c4:	7f3b      	ldrb	r3, [r7, #28]
 80018c6:	b21b      	sxth	r3, r3
 80018c8:	4313      	orrs	r3, r2
 80018ca:	b21b      	sxth	r3, r3
 80018cc:	82bb      	strh	r3, [r7, #20]
  raw[1] = (int16_t)((uint16_t)data[3] << 8 | data[2]);
 80018ce:	7ffb      	ldrb	r3, [r7, #31]
 80018d0:	b21b      	sxth	r3, r3
 80018d2:	021b      	lsls	r3, r3, #8
 80018d4:	b21a      	sxth	r2, r3
 80018d6:	7fbb      	ldrb	r3, [r7, #30]
 80018d8:	b21b      	sxth	r3, r3
 80018da:	4313      	orrs	r3, r2
 80018dc:	b21b      	sxth	r3, r3
 80018de:	82fb      	strh	r3, [r7, #22]
  raw[2] = (int16_t)((uint16_t)data[5] << 8 | data[4]);
 80018e0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80018e4:	b21b      	sxth	r3, r3
 80018e6:	021b      	lsls	r3, r3, #8
 80018e8:	b21a      	sxth	r2, r3
 80018ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018ee:	b21b      	sxth	r3, r3
 80018f0:	4313      	orrs	r3, r2
 80018f2:	b21b      	sxth	r3, r3
 80018f4:	833b      	strh	r3, [r7, #24]

  /* FS=8g -> mg */
  float mx = ism330dhcx_from_fs8g_to_mg(raw[0]); //This function (8g) because I set this scale in the datalogger firmware generated by NanoEdgeAI
 80018f6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff f80a 	bl	8000914 <ism330dhcx_from_fs8g_to_mg>
 8001900:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
  float my = ism330dhcx_from_fs8g_to_mg(raw[1]);
 8001904:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff f803 	bl	8000914 <ism330dhcx_from_fs8g_to_mg>
 800190e:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
  float mz = ism330dhcx_from_fs8g_to_mg(raw[2]);
 8001912:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fffc 	bl	8000914 <ism330dhcx_from_fs8g_to_mg>
 800191c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

  *ax = mx;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001924:	601a      	str	r2, [r3, #0]
  *ay = my;
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800192a:	601a      	str	r2, [r3, #0]
  *az = mz;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001930:	601a      	str	r2, [r3, #0]
  return 0;
 8001932:	2300      	movs	r3, #0
} // Taken from the Original example Original example 
 8001934:	4618      	mov	r0, r3
 8001936:	3730      	adds	r7, #48	@ 0x30
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	20000140 	.word	0x20000140

08001940 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001948:	f002 fd8a 	bl	8004460 <HAL_GetTick>
 800194c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001958:	d00a      	beq.n	8001970 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 800195a:	f002 fd99 	bl	8004490 <HAL_GetTickFreq>
 800195e:	4603      	mov	r3, r0
 8001960:	461a      	mov	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	4413      	add	r3, r2
 8001966:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001968:	e002      	b.n	8001970 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 800196a:	f7fe ff63 	bl	8000834 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 800196e:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001970:	f002 fd76 	bl	8004460 <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	429a      	cmp	r2, r3
 800197e:	d8f4      	bhi.n	800196a <HAL_Delay+0x2a>
  }
}
 8001980:	bf00      	nop
 8001982:	bf00      	nop
 8001984:	3710      	adds	r7, #16
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <MX_APPE_Process>:
#define NEAI_STILL_CLEAR_HITS 3u

#define NEAI_EXPECTED_LEN    ((uint16_t)(NEAI_INPUT_SIGNAL_LENGTH * NEAI_INPUT_AXIS_NUMBER))

void MX_APPE_Process(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b094      	sub	sp, #80	@ 0x50
 8001990:	af00      	add	r7, sp, #0
  static uint16_t neai_pos = 0;

  static uint32_t send_t0   = 0;
  static uint32_t ble_led_t0 = 0; // time for BLE LED

  const uint32_t send_period_ms   = 200u;  
 8001992:	23c8      	movs	r3, #200	@ 0xc8
 8001994:	647b      	str	r3, [r7, #68]	@ 0x44
  const float    G_ALPHA          = 0.01f;  
 8001996:	4bbb      	ldr	r3, [pc, #748]	@ (8001c84 <MX_APPE_Process+0x2f8>)
 8001998:	643b      	str	r3, [r7, #64]	@ 0x40
  extern uint16_t Connection_Handle; // Generica GATT
  APP_BLE_ConnStatus_t ble_st = APP_BLE_Get_Server_Connection_Status(); // APP BlueST
 800199a:	f00e fbbf 	bl	801011c <APP_BLE_Get_Server_Connection_Status>
 800199e:	4603      	mov	r3, r0
 80019a0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t ble_led_period_ms = (ble_st == APP_BLE_CONNECTED_SERVER) ? 1000u : 200u; // Blink 1 sec if connected, 200ms if not
 80019a4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80019a8:	2b05      	cmp	r3, #5
 80019aa:	d102      	bne.n	80019b2 <MX_APPE_Process+0x26>
 80019ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019b0:	e000      	b.n	80019b4 <MX_APPE_Process+0x28>
 80019b2:	23c8      	movs	r3, #200	@ 0xc8
 80019b4:	63bb      	str	r3, [r7, #56]	@ 0x38

  if ((HAL_GetTick() - ble_led_t0) >= ble_led_period_ms)
 80019b6:	f002 fd53 	bl	8004460 <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	4bb2      	ldr	r3, [pc, #712]	@ (8001c88 <MX_APPE_Process+0x2fc>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d808      	bhi.n	80019da <MX_APPE_Process+0x4e>
  {
    ble_led_t0 = HAL_GetTick();
 80019c8:	f002 fd4a 	bl	8004460 <HAL_GetTick>
 80019cc:	4603      	mov	r3, r0
 80019ce:	4aae      	ldr	r2, [pc, #696]	@ (8001c88 <MX_APPE_Process+0x2fc>)
 80019d0:	6013      	str	r3, [r2, #0]
    HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 80019d2:	2102      	movs	r1, #2
 80019d4:	48ad      	ldr	r0, [pc, #692]	@ (8001c8c <MX_APPE_Process+0x300>)
 80019d6:	f004 ffed 	bl	80069b4 <HAL_GPIO_TogglePin>
  }

  if (Connection_Handle == 0u) // reset if not connected
 80019da:	4bad      	ldr	r3, [pc, #692]	@ (8001c90 <MX_APPE_Process+0x304>)
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d115      	bne.n	8001a0e <MX_APPE_Process+0x82>
  {
    neai_inited = 0;
 80019e2:	4bac      	ldr	r3, [pc, #688]	@ (8001c94 <MX_APPE_Process+0x308>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	701a      	strb	r2, [r3, #0]
    old_anomaly = 0; // Was there an anomaly?
 80019e8:	4bab      	ldr	r3, [pc, #684]	@ (8001c98 <MX_APPE_Process+0x30c>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	701a      	strb	r2, [r3, #0]
    still_cnt = 0;
 80019ee:	4bab      	ldr	r3, [pc, #684]	@ (8001c9c <MX_APPE_Process+0x310>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	701a      	strb	r2, [r3, #0]
    g_est_mg = 1000.0f;
 80019f4:	4baa      	ldr	r3, [pc, #680]	@ (8001ca0 <MX_APPE_Process+0x314>)
 80019f6:	4aab      	ldr	r2, [pc, #684]	@ (8001ca4 <MX_APPE_Process+0x318>)
 80019f8:	601a      	str	r2, [r3, #0]
    neai_pos = 0;
 80019fa:	4bab      	ldr	r3, [pc, #684]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8001a00:	2200      	movs	r2, #0
 8001a02:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a06:	48a9      	ldr	r0, [pc, #676]	@ (8001cac <MX_APPE_Process+0x320>)
 8001a08:	f004 ffbc 	bl	8006984 <HAL_GPIO_WritePin>
 8001a0c:	e18a      	b.n	8001d24 <MX_APPE_Process+0x398>
  }
  else
  {
    if (!neai_inited)
 8001a0e:	4ba1      	ldr	r3, [pc, #644]	@ (8001c94 <MX_APPE_Process+0x308>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d128      	bne.n	8001a68 <MX_APPE_Process+0xdc>
    {
      ISM330_InitOnce();
 8001a16:	f7ff fea1 	bl	800175c <ISM330_InitOnce>
      enum neai_state init_state = neai_outlier_init();
 8001a1a:	f010 fc59 	bl	80122d0 <neai_outlier_init>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      old_anomaly = 0;
 8001a24:	4b9c      	ldr	r3, [pc, #624]	@ (8001c98 <MX_APPE_Process+0x30c>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
      still_cnt = 0;
 8001a2a:	4b9c      	ldr	r3, [pc, #624]	@ (8001c9c <MX_APPE_Process+0x310>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
      g_est_mg = 1000.0f;
 8001a30:	4b9b      	ldr	r3, [pc, #620]	@ (8001ca0 <MX_APPE_Process+0x314>)
 8001a32:	4a9c      	ldr	r2, [pc, #624]	@ (8001ca4 <MX_APPE_Process+0x318>)
 8001a34:	601a      	str	r2, [r3, #0]
      neai_pos = 0;
 8001a36:	4b9c      	ldr	r3, [pc, #624]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	801a      	strh	r2, [r3, #0]
      HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a42:	489a      	ldr	r0, [pc, #616]	@ (8001cac <MX_APPE_Process+0x320>)
 8001a44:	f004 ff9e 	bl	8006984 <HAL_GPIO_WritePin>
      ISM330_FifoReset();
 8001a48:	f7ff fed0 	bl	80017ec <ISM330_FifoReset>

      neai_inited = (init_state == NEAI_OK) ? 1u : 0u;
 8001a4c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <MX_APPE_Process+0xcc>
 8001a54:	2201      	movs	r2, #1
 8001a56:	e000      	b.n	8001a5a <MX_APPE_Process+0xce>
 8001a58:	2200      	movs	r2, #0
 8001a5a:	4b8e      	ldr	r3, [pc, #568]	@ (8001c94 <MX_APPE_Process+0x308>)
 8001a5c:	701a      	strb	r2, [r3, #0]
      send_t0     = HAL_GetTick();
 8001a5e:	f002 fcff 	bl	8004460 <HAL_GetTick>
 8001a62:	4603      	mov	r3, r0
 8001a64:	4a92      	ldr	r2, [pc, #584]	@ (8001cb0 <MX_APPE_Process+0x324>)
 8001a66:	6013      	str	r3, [r2, #0]
    }

    uint32_t now = HAL_GetTick();
 8001a68:	f002 fcfa 	bl	8004460 <HAL_GetTick>
 8001a6c:	6338      	str	r0, [r7, #48]	@ 0x30

    /* Lettura FIFO IMU */
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 8001a6e:	4891      	ldr	r0, [pc, #580]	@ (8001cb4 <MX_APPE_Process+0x328>)
 8001a70:	f008 ffbe 	bl	800a9f0 <HAL_SPI_GetState>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	f040 8154 	bne.w	8001d24 <MX_APPE_Process+0x398>
    {
      uint8_t fifo_ovr = 0u;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	75fb      	strb	r3, [r7, #23]
      uint16_t fifo_level = 0u;
 8001a80:	2300      	movs	r3, #0
 8001a82:	82bb      	strh	r3, [r7, #20]

      (void)ism330dhcx_fifo_ovr_flag_get(&s_ism_ctx, &fifo_ovr);
 8001a84:	f107 0317 	add.w	r3, r7, #23
 8001a88:	4619      	mov	r1, r3
 8001a8a:	488b      	ldr	r0, [pc, #556]	@ (8001cb8 <MX_APPE_Process+0x32c>)
 8001a8c:	f7ff faed 	bl	800106a <ism330dhcx_fifo_ovr_flag_get>
      if (fifo_ovr != 0u)
 8001a90:	7dfb      	ldrb	r3, [r7, #23]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_APPE_Process+0x10e>
      {
        ISM330_FifoReset();
 8001a96:	f7ff fea9 	bl	80017ec <ISM330_FifoReset>
      }

      if (ism330dhcx_fifo_data_level_get(&s_ism_ctx, &fifo_level) == 0)
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4885      	ldr	r0, [pc, #532]	@ (8001cb8 <MX_APPE_Process+0x32c>)
 8001aa2:	f7ff fab5 	bl	8001010 <ism330dhcx_fifo_data_level_get>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	f040 813b 	bne.w	8001d24 <MX_APPE_Process+0x398>
      {
        uint16_t to_read = fifo_level;
 8001aae:	8abb      	ldrh	r3, [r7, #20]
 8001ab0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        if (to_read > 256u) to_read = 256u; // Ensure the limit for each cycle is 256 (since we are sure the correct buffer size is 512)
 8001ab4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001ab8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001abc:	d903      	bls.n	8001ac6 <MX_APPE_Process+0x13a>
 8001abe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ac2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

        for (uint16_t i = 0; i < to_read; i++)
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8001acc:	e121      	b.n	8001d12 <MX_APPE_Process+0x386>
        {
          float ax=0.0f, ay=0.0f, az=0.0f;
 8001ace:	f04f 0300 	mov.w	r3, #0
 8001ad2:	613b      	str	r3, [r7, #16]
 8001ad4:	f04f 0300 	mov.w	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	f04f 0300 	mov.w	r3, #0
 8001ade:	60bb      	str	r3, [r7, #8]

          int acc_rc = ISM330_ReadAcc_mg(&ax, &ay, &az);
 8001ae0:	f107 0208 	add.w	r2, r7, #8
 8001ae4:	f107 010c 	add.w	r1, r7, #12
 8001ae8:	f107 0310 	add.w	r3, r7, #16
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff feb1 	bl	8001854 <ISM330_ReadAcc_mg>
 8001af2:	62f8      	str	r0, [r7, #44]	@ 0x2c
          if (acc_rc == 2)
 8001af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	f000 8105 	beq.w	8001d06 <MX_APPE_Process+0x37a>
          {
            continue;
          }
          if (acc_rc != 0)
 8001afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f040 810f 	bne.w	8001d22 <MX_APPE_Process+0x396>
          {
            break;
          }

          float mag = sqrtf((ax * ax) + (ay * ay) + (az * az));
 8001b04:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b08:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b10:	edd7 6a03 	vldr	s13, [r7, #12]
 8001b14:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b20:	edd7 6a02 	vldr	s13, [r7, #8]
 8001b24:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b30:	eeb0 0a67 	vmov.f32	s0, s15
 8001b34:	f010 fe2e 	bl	8012794 <sqrtf>
 8001b38:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
          g_est_mg = g_est_mg + G_ALPHA * (mag - g_est_mg);
 8001b3c:	4b58      	ldr	r3, [pc, #352]	@ (8001ca0 <MX_APPE_Process+0x314>)
 8001b3e:	edd3 7a00 	vldr	s15, [r3]
 8001b42:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001b46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b4a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001b4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b52:	4b53      	ldr	r3, [pc, #332]	@ (8001ca0 <MX_APPE_Process+0x314>)
 8001b54:	edd3 7a00 	vldr	s15, [r3]
 8001b58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b5c:	4b50      	ldr	r3, [pc, #320]	@ (8001ca0 <MX_APPE_Process+0x314>)
 8001b5e:	edc3 7a00 	vstr	s15, [r3]
          float dyn = fabsf(mag - g_est_mg); // This is an evaluation to understand if we are still or moving
 8001b62:	4b4f      	ldr	r3, [pc, #316]	@ (8001ca0 <MX_APPE_Process+0x314>)
 8001b64:	edd3 7a00 	vldr	s15, [r3]
 8001b68:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001b6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b70:	eef0 7ae7 	vabs.f32	s15, s15
 8001b74:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
          if ((neai_pos + 2u) < NEAI_EXPECTED_LEN) // to be sure that we read exactly 3 values
 8001b78:	4b4b      	ldr	r3, [pc, #300]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	3302      	adds	r3, #2
 8001b7e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8001b82:	d238      	bcs.n	8001bf6 <MX_APPE_Process+0x26a>
          {
            float ax_s = ax * 0.001f; // from mg to G
 8001b84:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b88:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001cbc <MX_APPE_Process+0x330>
 8001b8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b90:	edc7 7a08 	vstr	s15, [r7, #32]
            float ay_s = ay * 0.001f;
 8001b94:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b98:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001cbc <MX_APPE_Process+0x330>
 8001b9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ba0:	edc7 7a07 	vstr	s15, [r7, #28]
            float az_s = az * 0.001f;
 8001ba4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ba8:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001cbc <MX_APPE_Process+0x330>
 8001bac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bb0:	edc7 7a06 	vstr	s15, [r7, #24]

            neai_input[neai_pos++] = ax_s;
 8001bb4:	4b3c      	ldr	r3, [pc, #240]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	1c5a      	adds	r2, r3, #1
 8001bba:	b291      	uxth	r1, r2
 8001bbc:	4a3a      	ldr	r2, [pc, #232]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 8001bbe:	8011      	strh	r1, [r2, #0]
 8001bc0:	4a3f      	ldr	r2, [pc, #252]	@ (8001cc0 <MX_APPE_Process+0x334>)
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	4413      	add	r3, r2
 8001bc6:	6a3a      	ldr	r2, [r7, #32]
 8001bc8:	601a      	str	r2, [r3, #0]
            neai_input[neai_pos++] = ay_s;
 8001bca:	4b37      	ldr	r3, [pc, #220]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	b291      	uxth	r1, r2
 8001bd2:	4a35      	ldr	r2, [pc, #212]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 8001bd4:	8011      	strh	r1, [r2, #0]
 8001bd6:	4a3a      	ldr	r2, [pc, #232]	@ (8001cc0 <MX_APPE_Process+0x334>)
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	4413      	add	r3, r2
 8001bdc:	69fa      	ldr	r2, [r7, #28]
 8001bde:	601a      	str	r2, [r3, #0]
            neai_input[neai_pos++] = az_s;
 8001be0:	4b31      	ldr	r3, [pc, #196]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	1c5a      	adds	r2, r3, #1
 8001be6:	b291      	uxth	r1, r2
 8001be8:	4a2f      	ldr	r2, [pc, #188]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 8001bea:	8011      	strh	r1, [r2, #0]
 8001bec:	4a34      	ldr	r2, [pc, #208]	@ (8001cc0 <MX_APPE_Process+0x334>)
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4413      	add	r3, r2
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	601a      	str	r2, [r3, #0]
          }

          if (neai_pos >= NEAI_EXPECTED_LEN) // When we are sure that we took 3 values (X,Y,Z)
 8001bf6:	4b2c      	ldr	r3, [pc, #176]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 8001bf8:	881b      	ldrh	r3, [r3, #0]
 8001bfa:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8001bfe:	f0c0 8083 	bcc.w	8001d08 <MX_APPE_Process+0x37c>
          {
            neai_pos = 0;
 8001c02:	4b29      	ldr	r3, [pc, #164]	@ (8001ca8 <MX_APPE_Process+0x31c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	801a      	strh	r2, [r3, #0]
            uint8_t is_outlier = 0u;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	71fb      	strb	r3, [r7, #7]
            enum neai_state ds = NEAI_NOT_INITIALIZED;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

            if (neai_inited != 0u)
 8001c12:	4b20      	ldr	r3, [pc, #128]	@ (8001c94 <MX_APPE_Process+0x308>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d00e      	beq.n	8001c38 <MX_APPE_Process+0x2ac>
            {
              ds = neai_outlier(neai_input, &is_outlier);
 8001c1a:	1dfb      	adds	r3, r7, #7
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4828      	ldr	r0, [pc, #160]	@ (8001cc0 <MX_APPE_Process+0x334>)
 8001c20:	f010 fb6e 	bl	8012300 <neai_outlier>
 8001c24:	4603      	mov	r3, r0
 8001c26:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
              if (ds != NEAI_OK)
 8001c2a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d002      	beq.n	8001c38 <MX_APPE_Process+0x2ac>
              {
                neai_inited = 0u;
 8001c32:	4b18      	ldr	r3, [pc, #96]	@ (8001c94 <MX_APPE_Process+0x308>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	701a      	strb	r2, [r3, #0]
              }
            }

            if (ds == NEAI_OK)
 8001c38:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d14b      	bne.n	8001cd8 <MX_APPE_Process+0x34c>
            {

              if (dyn <= NEAI_STILL_DYN_MG) // Still
 8001c40:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001c44:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001cc4 <MX_APPE_Process+0x338>
 8001c48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c50:	d80a      	bhi.n	8001c68 <MX_APPE_Process+0x2dc>
              {
                if (still_cnt < 255u) still_cnt++;
 8001c52:	4b12      	ldr	r3, [pc, #72]	@ (8001c9c <MX_APPE_Process+0x310>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2bff      	cmp	r3, #255	@ 0xff
 8001c58:	d009      	beq.n	8001c6e <MX_APPE_Process+0x2e2>
 8001c5a:	4b10      	ldr	r3, [pc, #64]	@ (8001c9c <MX_APPE_Process+0x310>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b0e      	ldr	r3, [pc, #56]	@ (8001c9c <MX_APPE_Process+0x310>)
 8001c64:	701a      	strb	r2, [r3, #0]
 8001c66:	e002      	b.n	8001c6e <MX_APPE_Process+0x2e2>
              }
              else // Moving
              {
                still_cnt = 0u;
 8001c68:	4b0c      	ldr	r3, [pc, #48]	@ (8001c9c <MX_APPE_Process+0x310>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	701a      	strb	r2, [r3, #0]
              }

              if (still_cnt >= NEAI_STILL_CLEAR_HITS) // Clear anomaly if still for enough windows
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c9c <MX_APPE_Process+0x310>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d928      	bls.n	8001cc8 <MX_APPE_Process+0x33c>
              {
                is_outlier = 0u;
 8001c76:	2300      	movs	r3, #0
 8001c78:	71fb      	strb	r3, [r7, #7]
                old_anomaly = 0u;
 8001c7a:	4b07      	ldr	r3, [pc, #28]	@ (8001c98 <MX_APPE_Process+0x30c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	701a      	strb	r2, [r3, #0]
 8001c80:	e02a      	b.n	8001cd8 <MX_APPE_Process+0x34c>
 8001c82:	bf00      	nop
 8001c84:	3c23d70a 	.word	0x3c23d70a
 8001c88:	20000154 	.word	0x20000154
 8001c8c:	48001c00 	.word	0x48001c00
 8001c90:	2000224c 	.word	0x2000224c
 8001c94:	20000158 	.word	0x20000158
 8001c98:	20000159 	.word	0x20000159
 8001c9c:	2000015a 	.word	0x2000015a
 8001ca0:	20000008 	.word	0x20000008
 8001ca4:	447a0000 	.word	0x447a0000
 8001ca8:	2000015c 	.word	0x2000015c
 8001cac:	48000c00 	.word	0x48000c00
 8001cb0:	20000160 	.word	0x20000160
 8001cb4:	20001b50 	.word	0x20001b50
 8001cb8:	20000140 	.word	0x20000140
 8001cbc:	3a83126f 	.word	0x3a83126f
 8001cc0:	20000164 	.word	0x20000164
 8001cc4:	42a00000 	.word	0x42a00000
              }
              else
              {
                old_anomaly = (is_outlier != 0u) ? 1u : 0u;
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_APPE_Process+0x346>
 8001cce:	2201      	movs	r2, #1
 8001cd0:	e000      	b.n	8001cd4 <MX_APPE_Process+0x348>
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	4b18      	ldr	r3, [pc, #96]	@ (8001d38 <MX_APPE_Process+0x3ac>)
 8001cd6:	701a      	strb	r2, [r3, #0]
              }
            }

            if ((ds == NEAI_OK) && ((now - send_t0) >= send_period_ms))
 8001cd8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d113      	bne.n	8001d08 <MX_APPE_Process+0x37c>
 8001ce0:	4b16      	ldr	r3, [pc, #88]	@ (8001d3c <MX_APPE_Process+0x3b0>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d80c      	bhi.n	8001d08 <MX_APPE_Process+0x37c>
            {
              send_t0 = now;
 8001cee:	4a13      	ldr	r2, [pc, #76]	@ (8001d3c <MX_APPE_Process+0x3b0>)
 8001cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cf2:	6013      	str	r3, [r2, #0]
              Custom_APP_Send_Anomaly(old_anomaly, old_anomaly, 0u);
 8001cf4:	4b10      	ldr	r3, [pc, #64]	@ (8001d38 <MX_APPE_Process+0x3ac>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	4a0f      	ldr	r2, [pc, #60]	@ (8001d38 <MX_APPE_Process+0x3ac>)
 8001cfa:	7811      	ldrb	r1, [r2, #0]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f00f f824 	bl	8010d4c <Custom_APP_Send_Anomaly>
 8001d04:	e000      	b.n	8001d08 <MX_APPE_Process+0x37c>
            continue;
 8001d06:	bf00      	nop
        for (uint16_t i = 0; i < to_read; i++)
 8001d08:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8001d12:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8001d16:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	f4ff aed7 	bcc.w	8001ace <MX_APPE_Process+0x142>
 8001d20:	e000      	b.n	8001d24 <MX_APPE_Process+0x398>
            break;
 8001d22:	bf00      	nop
        }
      }
    }
  }

  Custom_APP_Process(); // Function that activates it all
 8001d24:	f00f f80c 	bl	8010d40 <Custom_APP_Process>

  /* USER CODE END MX_APPE_Process_1 */

  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001d28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d2c:	f010 f802 	bl	8011d34 <UTIL_SEQ_Run>

  /* USER CODE BEGIN MX_APPE_Process_2 */
  /* USER CODE END MX_APPE_Process_2 */
}
 8001d30:	bf00      	nop
 8001d32:	3750      	adds	r7, #80	@ 0x50
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000159 	.word	0x20000159
 8001d3c:	20000160 	.word	0x20000160

08001d40 <UTIL_SEQ_Idle>:


void UTIL_SEQ_Idle(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001d44:	bf00      	nop
}
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8001d56:	2100      	movs	r1, #0
 8001d58:	2004      	movs	r0, #4
 8001d5a:	f010 f98f 	bl	801207c <UTIL_SEQ_SetTask>
  return;
 8001d5e:	bf00      	nop
}
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b082      	sub	sp, #8
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001d6e:	2002      	movs	r0, #2
 8001d70:	f010 f9f0 	bl	8012154 <UTIL_SEQ_SetEvt>
  return;
 8001d74:	bf00      	nop
}
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001d84:	2002      	movs	r0, #2
 8001d86:	f010 fa05 	bl	8012194 <UTIL_SEQ_WaitEvt>
  return;
 8001d8a:	bf00      	nop
}
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <LL_AHB1_GRP1_EnableClock>:
{
 8001d92:	b480      	push	{r7}
 8001d94:	b085      	sub	sp, #20
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001d9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d9e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001da0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001daa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4013      	ands	r3, r2
 8001db4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001db6:	68fb      	ldr	r3, [r7, #12]
}
 8001db8:	bf00      	nop
 8001dba:	3714      	adds	r7, #20
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001dc8:	2004      	movs	r0, #4
 8001dca:	f7ff ffe2 	bl	8001d92 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001dce:	2002      	movs	r0, #2
 8001dd0:	f7ff ffdf 	bl	8001d92 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 15, 0);
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	210f      	movs	r1, #15
 8001dd8:	2037      	movs	r0, #55	@ 0x37
 8001dda:	f004 f98a 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8001dde:	2037      	movs	r0, #55	@ 0x37
 8001de0:	f004 f9a1 	bl	8006126 <HAL_NVIC_EnableIRQ>

}
 8001de4:	bf00      	nop
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <LL_AHB2_GRP1_EnableClock>:
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001df0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001df4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001df6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001e00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e04:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
}
 8001e0e:	bf00      	nop
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
	...

08001e1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e22:	1d3b      	adds	r3, r7, #4
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
 8001e2c:	60da      	str	r2, [r3, #12]
 8001e2e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e30:	2001      	movs	r0, #1
 8001e32:	f7ff ffd9 	bl	8001de8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e36:	2004      	movs	r0, #4
 8001e38:	f7ff ffd6 	bl	8001de8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3c:	2002      	movs	r0, #2
 8001e3e:	f7ff ffd3 	bl	8001de8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e42:	2008      	movs	r0, #8
 8001e44:	f7ff ffd0 	bl	8001de8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e48:	2010      	movs	r0, #16
 8001e4a:	f7ff ffcd 	bl	8001de8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e4e:	2080      	movs	r0, #128	@ 0x80
 8001e50:	f7ff ffca 	bl	8001de8 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_3_Pin|RESET_Pin, GPIO_PIN_RESET);
 8001e54:	2200      	movs	r2, #0
 8001e56:	f242 0108 	movw	r1, #8200	@ 0x2008
 8001e5a:	48a7      	ldr	r0, [pc, #668]	@ (80020f8 <MX_GPIO_Init+0x2dc>)
 8001e5c:	f004 fd92 	bl	8006984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ST1PS02_D1_Pin|ST1PS02_D2_Pin|ST1PS02_D0_Pin, GPIO_PIN_SET);
 8001e60:	2201      	movs	r2, #1
 8001e62:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 8001e66:	48a4      	ldr	r0, [pc, #656]	@ (80020f8 <MX_GPIO_Init+0x2dc>)
 8001e68:	f004 fd8c 	bl	8006984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_IIS3DWB_CS_Pin|SPI_ISM330DHCX_CS_Pin, GPIO_PIN_SET);
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f248 0110 	movw	r1, #32784	@ 0x8010
 8001e72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e76:	f004 fd85 	bl	8006984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_MOSIs_Pin|GPIO_2_Pin|GPIO_1_Pin, GPIO_PIN_RESET);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f44f 4114 	mov.w	r1, #37888	@ 0x9400
 8001e80:	489e      	ldr	r0, [pc, #632]	@ (80020fc <MX_GPIO_Init+0x2e0>)
 8001e82:	f004 fd7f 	bl	8006984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPDT_SEL_1_Pin|SPDT_SEL_2_Pin, GPIO_PIN_RESET);
 8001e86:	2200      	movs	r2, #0
 8001e88:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001e8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e90:	f004 fd78 	bl	8006984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 8001e94:	2200      	movs	r2, #0
 8001e96:	2102      	movs	r1, #2
 8001e98:	4899      	ldr	r0, [pc, #612]	@ (8002100 <MX_GPIO_Init+0x2e4>)
 8001e9a:	f004 fd73 	bl	8006984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, PRIMBATMS_CTRL_Pin|LED_GREEN_Pin|LED_RED_Pin|STSAFE_nRESET_Pin, GPIO_PIN_RESET);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f644 1104 	movw	r1, #18692	@ 0x4904
 8001ea4:	4897      	ldr	r0, [pc, #604]	@ (8002104 <MX_GPIO_Init+0x2e8>)
 8001ea6:	f004 fd6d 	bl	8006984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, STBC02_SW_SEL_Pin|GPIO_4_Pin, GPIO_PIN_RESET);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2106      	movs	r1, #6
 8001eae:	4896      	ldr	r0, [pc, #600]	@ (8002108 <MX_GPIO_Init+0x2ec>)
 8001eb0:	f004 fd68 	bl	8006984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ST1PS02_AUX_Pin|STBC02_CEN_Pin|MX66L2G45G_nRST_Pin, GPIO_PIN_SET);
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 8001eba:	4892      	ldr	r0, [pc, #584]	@ (8002104 <MX_GPIO_Init+0x2e8>)
 8001ebc:	f004 fd62 	bl	8006984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : STTS22H_INT_Pin */
  GPIO_InitStruct.Pin = STTS22H_INT_Pin;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ec4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ec8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STTS22H_INT_GPIO_Port, &GPIO_InitStruct);
 8001ece:	1d3b      	adds	r3, r7, #4
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ed6:	f004 fbe5 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_3_Pin ST1PS02_D1_Pin ST1PS02_D2_Pin RESET_Pin
                           ST1PS02_D0_Pin */
  GPIO_InitStruct.Pin = GPIO_3_Pin|ST1PS02_D1_Pin|ST1PS02_D2_Pin|RESET_Pin
 8001eda:	f642 6308 	movw	r3, #11784	@ 0x2e08
 8001ede:	607b      	str	r3, [r7, #4]
                          |ST1PS02_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eec:	1d3b      	adds	r3, r7, #4
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4881      	ldr	r0, [pc, #516]	@ (80020f8 <MX_GPIO_Init+0x2dc>)
 8001ef2:	f004 fbd7 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_MISOs_Pin */
  GPIO_InitStruct.Pin = SPI2_MISOs_Pin;
 8001ef6:	2304      	movs	r3, #4
 8001ef8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(SPI2_MISOs_GPIO_Port, &GPIO_InitStruct);
 8001f02:	1d3b      	adds	r3, r7, #4
 8001f04:	4619      	mov	r1, r3
 8001f06:	487c      	ldr	r0, [pc, #496]	@ (80020f8 <MX_GPIO_Init+0x2dc>)
 8001f08:	f004 fbcc 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : IIS2DLPC_INT1_Pin IIS3DWB_INT2_Pin ISM330DHCX_INT2_Pin IIS2DLPC_INT2_Pin */
  GPIO_InitStruct.Pin = IIS2DLPC_INT1_Pin|IIS3DWB_INT2_Pin|ISM330DHCX_INT2_Pin|IIS2DLPC_INT2_Pin;
 8001f0c:	f44f 538e 	mov.w	r3, #4544	@ 0x11c0
 8001f10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f12:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f1c:	1d3b      	adds	r3, r7, #4
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4875      	ldr	r0, [pc, #468]	@ (80020f8 <MX_GPIO_Init+0x2dc>)
 8001f22:	f004 fbbf 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_IIS3DWB_CS_Pin SPI_ISM330DHCX_CS_Pin */
  GPIO_InitStruct.Pin = SPI_IIS3DWB_CS_Pin|SPI_ISM330DHCX_CS_Pin;
 8001f26:	f248 0310 	movw	r3, #32784	@ 0x8010
 8001f2a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f34:	2303      	movs	r3, #3
 8001f36:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f38:	1d3b      	adds	r3, r7, #4
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f40:	f004 fbb0 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_USER_Pin */
  GPIO_InitStruct.Pin = BUTTON_USER_Pin;
 8001f44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f48:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f4a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001f4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f50:	2301      	movs	r3, #1
 8001f52:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUTTON_USER_GPIO_Port, &GPIO_InitStruct);
 8001f54:	1d3b      	adds	r3, r7, #4
 8001f56:	4619      	mov	r1, r3
 8001f58:	4868      	ldr	r0, [pc, #416]	@ (80020fc <MX_GPIO_Init+0x2e0>)
 8001f5a:	f004 fba3 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_MOSIs_Pin GPIO_2_Pin GPIO_1_Pin */
  GPIO_InitStruct.Pin = SPI2_MOSIs_Pin|GPIO_2_Pin|GPIO_1_Pin;
 8001f5e:	f44f 4314 	mov.w	r3, #37888	@ 0x9400
 8001f62:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f64:	2301      	movs	r3, #1
 8001f66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f70:	1d3b      	adds	r3, r7, #4
 8001f72:	4619      	mov	r1, r3
 8001f74:	4861      	ldr	r0, [pc, #388]	@ (80020fc <MX_GPIO_Init+0x2e0>)
 8001f76:	f004 fb95 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ISM330DHCX_INT1_Pin IIS3DWB_INT1_Pin */
  GPIO_InitStruct.Pin = ISM330DHCX_INT1_Pin|IIS3DWB_INT1_Pin;
 8001f7a:	2318      	movs	r3, #24
 8001f7c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f7e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f88:	1d3b      	adds	r3, r7, #4
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	485e      	ldr	r0, [pc, #376]	@ (8002108 <MX_GPIO_Init+0x2ec>)
 8001f8e:	f004 fb89 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 8001f92:	2304      	movs	r3, #4
 8001f94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f96:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8001fa0:	1d3b      	adds	r3, r7, #4
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4855      	ldr	r0, [pc, #340]	@ (80020fc <MX_GPIO_Init+0x2e0>)
 8001fa6:	f004 fb7d 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPDT_SEL_1_Pin SPDT_SEL_2_Pin */
  GPIO_InitStruct.Pin = SPDT_SEL_1_Pin|SPDT_SEL_2_Pin;
 8001faa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbc:	1d3b      	adds	r3, r7, #4
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fc4:	f004 fb6e 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : STBC02_WAKE_UP_Pin */
  GPIO_InitStruct.Pin = STBC02_WAKE_UP_Pin;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fcc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STBC02_WAKE_UP_GPIO_Port, &GPIO_InitStruct);
 8001fd6:	1d3b      	adds	r3, r7, #4
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4849      	ldr	r0, [pc, #292]	@ (8002100 <MX_GPIO_Init+0x2e4>)
 8001fdc:	f004 fb62 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4842      	ldr	r0, [pc, #264]	@ (8002100 <MX_GPIO_Init+0x2e4>)
 8001ff6:	f004 fb55 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PRIMBATMS_CTRL_Pin ST1PS02_AUX_Pin LED_GREEN_Pin LED_RED_Pin
                           MX66L2G45G_nRST_Pin STSAFE_nRESET_Pin */
  GPIO_InitStruct.Pin = PRIMBATMS_CTRL_Pin|ST1PS02_AUX_Pin|LED_GREEN_Pin|LED_RED_Pin
 8001ffa:	f646 5304 	movw	r3, #27908	@ 0x6d04
 8001ffe:	607b      	str	r3, [r7, #4]
                          |MX66L2G45G_nRST_Pin|STSAFE_nRESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002000:	2301      	movs	r3, #1
 8002002:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002004:	2300      	movs	r3, #0
 8002006:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002008:	2300      	movs	r3, #0
 800200a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	4619      	mov	r1, r3
 8002010:	483c      	ldr	r0, [pc, #240]	@ (8002104 <MX_GPIO_Init+0x2e8>)
 8002012:	f004 fb47 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : STBC02_SW_SEL_Pin */
  GPIO_InitStruct.Pin = STBC02_SW_SEL_Pin;
 8002016:	2302      	movs	r3, #2
 8002018:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800201a:	2301      	movs	r3, #1
 800201c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002022:	2303      	movs	r3, #3
 8002024:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(STBC02_SW_SEL_GPIO_Port, &GPIO_InitStruct);
 8002026:	1d3b      	adds	r3, r7, #4
 8002028:	4619      	mov	r1, r3
 800202a:	4837      	ldr	r0, [pc, #220]	@ (8002108 <MX_GPIO_Init+0x2ec>)
 800202c:	f004 fb3a 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : STBC02_CEN_Pin */
  GPIO_InitStruct.Pin = STBC02_CEN_Pin;
 8002030:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002034:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002036:	2311      	movs	r3, #17
 8002038:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203a:	2300      	movs	r3, #0
 800203c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800203e:	2300      	movs	r3, #0
 8002040:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(STBC02_CEN_GPIO_Port, &GPIO_InitStruct);
 8002042:	1d3b      	adds	r3, r7, #4
 8002044:	4619      	mov	r1, r3
 8002046:	482f      	ldr	r0, [pc, #188]	@ (8002104 <MX_GPIO_Init+0x2e8>)
 8002048:	f004 fb2c 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ST1PS02_PGOOD_Pin */
  GPIO_InitStruct.Pin = ST1PS02_PGOOD_Pin;
 800204c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002050:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002052:	2300      	movs	r3, #0
 8002054:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(ST1PS02_PGOOD_GPIO_Port, &GPIO_InitStruct);
 800205a:	1d3b      	adds	r3, r7, #4
 800205c:	4619      	mov	r1, r3
 800205e:	4829      	ldr	r0, [pc, #164]	@ (8002104 <MX_GPIO_Init+0x2e8>)
 8002060:	f004 fb20 	bl	80066a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_4_Pin */
  GPIO_InitStruct.Pin = GPIO_4_Pin;
 8002064:	2304      	movs	r3, #4
 8002066:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002068:	2301      	movs	r3, #1
 800206a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002070:	2300      	movs	r3, #0
 8002072:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_4_GPIO_Port, &GPIO_InitStruct);
 8002074:	1d3b      	adds	r3, r7, #4
 8002076:	4619      	mov	r1, r3
 8002078:	4823      	ldr	r0, [pc, #140]	@ (8002108 <MX_GPIO_Init+0x2ec>)
 800207a:	f004 fb13 	bl	80066a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 800207e:	2200      	movs	r2, #0
 8002080:	210f      	movs	r1, #15
 8002082:	2006      	movs	r0, #6
 8002084:	f004 f835 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002088:	2006      	movs	r0, #6
 800208a:	f004 f84c 	bl	8006126 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 800208e:	2200      	movs	r2, #0
 8002090:	2101      	movs	r1, #1
 8002092:	2007      	movs	r0, #7
 8002094:	f004 f82d 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002098:	2007      	movs	r0, #7
 800209a:	f004 f844 	bl	8006126 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 15, 0);
 800209e:	2200      	movs	r2, #0
 80020a0:	210f      	movs	r1, #15
 80020a2:	2008      	movs	r0, #8
 80020a4:	f004 f825 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80020a8:	2008      	movs	r0, #8
 80020aa:	f004 f83c 	bl	8006126 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2101      	movs	r1, #1
 80020b2:	2009      	movs	r0, #9
 80020b4:	f004 f81d 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80020b8:	2009      	movs	r0, #9
 80020ba:	f004 f834 	bl	8006126 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 80020be:	2200      	movs	r2, #0
 80020c0:	2101      	movs	r1, #1
 80020c2:	200a      	movs	r0, #10
 80020c4:	f004 f815 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80020c8:	200a      	movs	r0, #10
 80020ca:	f004 f82c 	bl	8006126 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80020ce:	2200      	movs	r2, #0
 80020d0:	2101      	movs	r1, #1
 80020d2:	2017      	movs	r0, #23
 80020d4:	f004 f80d 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020d8:	2017      	movs	r0, #23
 80020da:	f004 f824 	bl	8006126 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80020de:	2200      	movs	r2, #0
 80020e0:	2101      	movs	r1, #1
 80020e2:	2028      	movs	r0, #40	@ 0x28
 80020e4:	f004 f805 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020e8:	2028      	movs	r0, #40	@ 0x28
 80020ea:	f004 f81c 	bl	8006126 <HAL_NVIC_EnableIRQ>

}
 80020ee:	bf00      	nop
 80020f0:	3718      	adds	r7, #24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	48000800 	.word	0x48000800
 80020fc:	48000400 	.word	0x48000400
 8002100:	48001c00 	.word	0x48001c00
 8002104:	48000c00 	.word	0x48000c00
 8002108:	48001000 	.word	0x48001000

0800210c <LL_EXTI_EnableIT_0_31>:
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002114:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <LL_EXTI_EnableIT_0_31+0x24>)
 8002116:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800211a:	4905      	ldr	r1, [pc, #20]	@ (8002130 <LL_EXTI_EnableIT_0_31+0x24>)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4313      	orrs	r3, r2
 8002120:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	58000800 	.word	0x58000800

08002134 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800213c:	4b05      	ldr	r3, [pc, #20]	@ (8002154 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	4904      	ldr	r1, [pc, #16]	@ (8002154 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4313      	orrs	r3, r2
 8002146:	600b      	str	r3, [r1, #0]

}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	58000800 	.word	0x58000800

08002158 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800215e:	4b0d      	ldr	r3, [pc, #52]	@ (8002194 <ReadRtcSsrValue+0x3c>)
 8002160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002162:	b29b      	uxth	r3, r3
 8002164:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002166:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <ReadRtcSsrValue+0x3c>)
 8002168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216a:	b29b      	uxth	r3, r3
 800216c:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 800216e:	e005      	b.n	800217c <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002174:	4b07      	ldr	r3, [pc, #28]	@ (8002194 <ReadRtcSsrValue+0x3c>)
 8002176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002178:	b29b      	uxth	r3, r3
 800217a:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	429a      	cmp	r2, r3
 8002182:	d1f5      	bne.n	8002170 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8002184:	683b      	ldr	r3, [r7, #0]
}
 8002186:	4618      	mov	r0, r3
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40002800 	.word	0x40002800

08002198 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	4603      	mov	r3, r0
 80021a0:	460a      	mov	r2, r1
 80021a2:	71fb      	strb	r3, [r7, #7]
 80021a4:	4613      	mov	r3, r2
 80021a6:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80021a8:	79ba      	ldrb	r2, [r7, #6]
 80021aa:	491d      	ldr	r1, [pc, #116]	@ (8002220 <LinkTimerAfter+0x88>)
 80021ac:	4613      	mov	r3, r2
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	4413      	add	r3, r2
 80021b2:	00db      	lsls	r3, r3, #3
 80021b4:	440b      	add	r3, r1
 80021b6:	3315      	adds	r3, #21
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	2b06      	cmp	r3, #6
 80021c0:	d009      	beq.n	80021d6 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80021c2:	7bfa      	ldrb	r2, [r7, #15]
 80021c4:	4916      	ldr	r1, [pc, #88]	@ (8002220 <LinkTimerAfter+0x88>)
 80021c6:	4613      	mov	r3, r2
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	4413      	add	r3, r2
 80021cc:	00db      	lsls	r3, r3, #3
 80021ce:	440b      	add	r3, r1
 80021d0:	3314      	adds	r3, #20
 80021d2:	79fa      	ldrb	r2, [r7, #7]
 80021d4:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80021d6:	79fa      	ldrb	r2, [r7, #7]
 80021d8:	4911      	ldr	r1, [pc, #68]	@ (8002220 <LinkTimerAfter+0x88>)
 80021da:	4613      	mov	r3, r2
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	4413      	add	r3, r2
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	440b      	add	r3, r1
 80021e4:	3315      	adds	r3, #21
 80021e6:	7bfa      	ldrb	r2, [r7, #15]
 80021e8:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80021ea:	79fa      	ldrb	r2, [r7, #7]
 80021ec:	490c      	ldr	r1, [pc, #48]	@ (8002220 <LinkTimerAfter+0x88>)
 80021ee:	4613      	mov	r3, r2
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	4413      	add	r3, r2
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	440b      	add	r3, r1
 80021f8:	3314      	adds	r3, #20
 80021fa:	79ba      	ldrb	r2, [r7, #6]
 80021fc:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80021fe:	79ba      	ldrb	r2, [r7, #6]
 8002200:	4907      	ldr	r1, [pc, #28]	@ (8002220 <LinkTimerAfter+0x88>)
 8002202:	4613      	mov	r3, r2
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	4413      	add	r3, r2
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	440b      	add	r3, r1
 800220c:	3315      	adds	r3, #21
 800220e:	79fa      	ldrb	r2, [r7, #7]
 8002210:	701a      	strb	r2, [r3, #0]

  return;
 8002212:	bf00      	nop
}
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	20001964 	.word	0x20001964

08002224 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	460a      	mov	r2, r1
 800222e:	71fb      	strb	r3, [r7, #7]
 8002230:	4613      	mov	r3, r2
 8002232:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8002234:	4b29      	ldr	r3, [pc, #164]	@ (80022dc <LinkTimerBefore+0xb8>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	79ba      	ldrb	r2, [r7, #6]
 800223c:	429a      	cmp	r2, r3
 800223e:	d032      	beq.n	80022a6 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8002240:	79ba      	ldrb	r2, [r7, #6]
 8002242:	4927      	ldr	r1, [pc, #156]	@ (80022e0 <LinkTimerBefore+0xbc>)
 8002244:	4613      	mov	r3, r2
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	4413      	add	r3, r2
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	440b      	add	r3, r1
 800224e:	3314      	adds	r3, #20
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8002254:	7bfa      	ldrb	r2, [r7, #15]
 8002256:	4922      	ldr	r1, [pc, #136]	@ (80022e0 <LinkTimerBefore+0xbc>)
 8002258:	4613      	mov	r3, r2
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	4413      	add	r3, r2
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	440b      	add	r3, r1
 8002262:	3315      	adds	r3, #21
 8002264:	79fa      	ldrb	r2, [r7, #7]
 8002266:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8002268:	79fa      	ldrb	r2, [r7, #7]
 800226a:	491d      	ldr	r1, [pc, #116]	@ (80022e0 <LinkTimerBefore+0xbc>)
 800226c:	4613      	mov	r3, r2
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	4413      	add	r3, r2
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	440b      	add	r3, r1
 8002276:	3315      	adds	r3, #21
 8002278:	79ba      	ldrb	r2, [r7, #6]
 800227a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 800227c:	79fa      	ldrb	r2, [r7, #7]
 800227e:	4918      	ldr	r1, [pc, #96]	@ (80022e0 <LinkTimerBefore+0xbc>)
 8002280:	4613      	mov	r3, r2
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4413      	add	r3, r2
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	440b      	add	r3, r1
 800228a:	3314      	adds	r3, #20
 800228c:	7bfa      	ldrb	r2, [r7, #15]
 800228e:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002290:	79ba      	ldrb	r2, [r7, #6]
 8002292:	4913      	ldr	r1, [pc, #76]	@ (80022e0 <LinkTimerBefore+0xbc>)
 8002294:	4613      	mov	r3, r2
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	4413      	add	r3, r2
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	440b      	add	r3, r1
 800229e:	3314      	adds	r3, #20
 80022a0:	79fa      	ldrb	r2, [r7, #7]
 80022a2:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 80022a4:	e014      	b.n	80022d0 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 80022a6:	79fa      	ldrb	r2, [r7, #7]
 80022a8:	490d      	ldr	r1, [pc, #52]	@ (80022e0 <LinkTimerBefore+0xbc>)
 80022aa:	4613      	mov	r3, r2
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	4413      	add	r3, r2
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	440b      	add	r3, r1
 80022b4:	3315      	adds	r3, #21
 80022b6:	79ba      	ldrb	r2, [r7, #6]
 80022b8:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80022ba:	79ba      	ldrb	r2, [r7, #6]
 80022bc:	4908      	ldr	r1, [pc, #32]	@ (80022e0 <LinkTimerBefore+0xbc>)
 80022be:	4613      	mov	r3, r2
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	4413      	add	r3, r2
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	440b      	add	r3, r1
 80022c8:	3314      	adds	r3, #20
 80022ca:	79fa      	ldrb	r2, [r7, #7]
 80022cc:	701a      	strb	r2, [r3, #0]
  return;
 80022ce:	bf00      	nop
}
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	200019f4 	.word	0x200019f4
 80022e0:	20001964 	.word	0x20001964

080022e4 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80022ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002428 <linkTimer+0x144>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	2b06      	cmp	r3, #6
 80022f6:	d118      	bne.n	800232a <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 80022f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002428 <linkTimer+0x144>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	4b4b      	ldr	r3, [pc, #300]	@ (800242c <linkTimer+0x148>)
 8002300:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8002302:	4a49      	ldr	r2, [pc, #292]	@ (8002428 <linkTimer+0x144>)
 8002304:	79fb      	ldrb	r3, [r7, #7]
 8002306:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8002308:	79fa      	ldrb	r2, [r7, #7]
 800230a:	4949      	ldr	r1, [pc, #292]	@ (8002430 <linkTimer+0x14c>)
 800230c:	4613      	mov	r3, r2
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	4413      	add	r3, r2
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	440b      	add	r3, r1
 8002316:	3315      	adds	r3, #21
 8002318:	2206      	movs	r2, #6
 800231a:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800231c:	4b45      	ldr	r3, [pc, #276]	@ (8002434 <linkTimer+0x150>)
 800231e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002322:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8002324:	2300      	movs	r3, #0
 8002326:	81fb      	strh	r3, [r7, #14]
 8002328:	e078      	b.n	800241c <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 800232a:	f000 f909 	bl	8002540 <ReturnTimeElapsed>
 800232e:	4603      	mov	r3, r0
 8002330:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8002332:	79fa      	ldrb	r2, [r7, #7]
 8002334:	493e      	ldr	r1, [pc, #248]	@ (8002430 <linkTimer+0x14c>)
 8002336:	4613      	mov	r3, r2
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	4413      	add	r3, r2
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	440b      	add	r3, r1
 8002340:	3308      	adds	r3, #8
 8002342:	6819      	ldr	r1, [r3, #0]
 8002344:	89fb      	ldrh	r3, [r7, #14]
 8002346:	79fa      	ldrb	r2, [r7, #7]
 8002348:	4419      	add	r1, r3
 800234a:	4839      	ldr	r0, [pc, #228]	@ (8002430 <linkTimer+0x14c>)
 800234c:	4613      	mov	r3, r2
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	4413      	add	r3, r2
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	4403      	add	r3, r0
 8002356:	3308      	adds	r3, #8
 8002358:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 800235a:	79fa      	ldrb	r2, [r7, #7]
 800235c:	4934      	ldr	r1, [pc, #208]	@ (8002430 <linkTimer+0x14c>)
 800235e:	4613      	mov	r3, r2
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	4413      	add	r3, r2
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	440b      	add	r3, r1
 8002368:	3308      	adds	r3, #8
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 800236e:	4b2e      	ldr	r3, [pc, #184]	@ (8002428 <linkTimer+0x144>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	b2db      	uxtb	r3, r3
 8002374:	4619      	mov	r1, r3
 8002376:	4a2e      	ldr	r2, [pc, #184]	@ (8002430 <linkTimer+0x14c>)
 8002378:	460b      	mov	r3, r1
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	440b      	add	r3, r1
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	4413      	add	r3, r2
 8002382:	3308      	adds	r3, #8
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68ba      	ldr	r2, [r7, #8]
 8002388:	429a      	cmp	r2, r3
 800238a:	d337      	bcc.n	80023fc <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 800238c:	4b26      	ldr	r3, [pc, #152]	@ (8002428 <linkTimer+0x144>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8002392:	7b7a      	ldrb	r2, [r7, #13]
 8002394:	4926      	ldr	r1, [pc, #152]	@ (8002430 <linkTimer+0x14c>)
 8002396:	4613      	mov	r3, r2
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	4413      	add	r3, r2
 800239c:	00db      	lsls	r3, r3, #3
 800239e:	440b      	add	r3, r1
 80023a0:	3315      	adds	r3, #21
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80023a6:	e013      	b.n	80023d0 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80023a8:	7b7a      	ldrb	r2, [r7, #13]
 80023aa:	4921      	ldr	r1, [pc, #132]	@ (8002430 <linkTimer+0x14c>)
 80023ac:	4613      	mov	r3, r2
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	4413      	add	r3, r2
 80023b2:	00db      	lsls	r3, r3, #3
 80023b4:	440b      	add	r3, r1
 80023b6:	3315      	adds	r3, #21
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 80023bc:	7b7a      	ldrb	r2, [r7, #13]
 80023be:	491c      	ldr	r1, [pc, #112]	@ (8002430 <linkTimer+0x14c>)
 80023c0:	4613      	mov	r3, r2
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	4413      	add	r3, r2
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	440b      	add	r3, r1
 80023ca:	3315      	adds	r3, #21
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80023d0:	7b3b      	ldrb	r3, [r7, #12]
 80023d2:	2b06      	cmp	r3, #6
 80023d4:	d00b      	beq.n	80023ee <linkTimer+0x10a>
 80023d6:	7b3a      	ldrb	r2, [r7, #12]
 80023d8:	4915      	ldr	r1, [pc, #84]	@ (8002430 <linkTimer+0x14c>)
 80023da:	4613      	mov	r3, r2
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	4413      	add	r3, r2
 80023e0:	00db      	lsls	r3, r3, #3
 80023e2:	440b      	add	r3, r1
 80023e4:	3308      	adds	r3, #8
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	68ba      	ldr	r2, [r7, #8]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d2dc      	bcs.n	80023a8 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 80023ee:	7b7a      	ldrb	r2, [r7, #13]
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	4611      	mov	r1, r2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff fecf 	bl	8002198 <LinkTimerAfter>
 80023fa:	e00f      	b.n	800241c <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80023fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002428 <linkTimer+0x144>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	b2da      	uxtb	r2, r3
 8002402:	79fb      	ldrb	r3, [r7, #7]
 8002404:	4611      	mov	r1, r2
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff ff0c 	bl	8002224 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 800240c:	4b06      	ldr	r3, [pc, #24]	@ (8002428 <linkTimer+0x144>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4b06      	ldr	r3, [pc, #24]	@ (800242c <linkTimer+0x148>)
 8002414:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8002416:	4a04      	ldr	r2, [pc, #16]	@ (8002428 <linkTimer+0x144>)
 8002418:	79fb      	ldrb	r3, [r7, #7]
 800241a:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 800241c:	89fb      	ldrh	r3, [r7, #14]
}
 800241e:	4618      	mov	r0, r3
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	200019f4 	.word	0x200019f4
 800242c:	200019f5 	.word	0x200019f5
 8002430:	20001964 	.word	0x20001964
 8002434:	200019f8 	.word	0x200019f8

08002438 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	460a      	mov	r2, r1
 8002442:	71fb      	strb	r3, [r7, #7]
 8002444:	4613      	mov	r3, r2
 8002446:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8002448:	4b39      	ldr	r3, [pc, #228]	@ (8002530 <UnlinkTimer+0xf8>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	b2db      	uxtb	r3, r3
 800244e:	79fa      	ldrb	r2, [r7, #7]
 8002450:	429a      	cmp	r2, r3
 8002452:	d111      	bne.n	8002478 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002454:	4b36      	ldr	r3, [pc, #216]	@ (8002530 <UnlinkTimer+0xf8>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	b2da      	uxtb	r2, r3
 800245a:	4b36      	ldr	r3, [pc, #216]	@ (8002534 <UnlinkTimer+0xfc>)
 800245c:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 800245e:	79fa      	ldrb	r2, [r7, #7]
 8002460:	4935      	ldr	r1, [pc, #212]	@ (8002538 <UnlinkTimer+0x100>)
 8002462:	4613      	mov	r3, r2
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	4413      	add	r3, r2
 8002468:	00db      	lsls	r3, r3, #3
 800246a:	440b      	add	r3, r1
 800246c:	3315      	adds	r3, #21
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	b2da      	uxtb	r2, r3
 8002472:	4b2f      	ldr	r3, [pc, #188]	@ (8002530 <UnlinkTimer+0xf8>)
 8002474:	701a      	strb	r2, [r3, #0]
 8002476:	e03e      	b.n	80024f6 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8002478:	79fa      	ldrb	r2, [r7, #7]
 800247a:	492f      	ldr	r1, [pc, #188]	@ (8002538 <UnlinkTimer+0x100>)
 800247c:	4613      	mov	r3, r2
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4413      	add	r3, r2
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	440b      	add	r3, r1
 8002486:	3314      	adds	r3, #20
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 800248c:	79fa      	ldrb	r2, [r7, #7]
 800248e:	492a      	ldr	r1, [pc, #168]	@ (8002538 <UnlinkTimer+0x100>)
 8002490:	4613      	mov	r3, r2
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	4413      	add	r3, r2
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	440b      	add	r3, r1
 800249a:	3315      	adds	r3, #21
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 80024a0:	79f9      	ldrb	r1, [r7, #7]
 80024a2:	7bfa      	ldrb	r2, [r7, #15]
 80024a4:	4824      	ldr	r0, [pc, #144]	@ (8002538 <UnlinkTimer+0x100>)
 80024a6:	460b      	mov	r3, r1
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	440b      	add	r3, r1
 80024ac:	00db      	lsls	r3, r3, #3
 80024ae:	4403      	add	r3, r0
 80024b0:	3315      	adds	r3, #21
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	b2d8      	uxtb	r0, r3
 80024b6:	4920      	ldr	r1, [pc, #128]	@ (8002538 <UnlinkTimer+0x100>)
 80024b8:	4613      	mov	r3, r2
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	4413      	add	r3, r2
 80024be:	00db      	lsls	r3, r3, #3
 80024c0:	440b      	add	r3, r1
 80024c2:	3315      	adds	r3, #21
 80024c4:	4602      	mov	r2, r0
 80024c6:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80024c8:	7bbb      	ldrb	r3, [r7, #14]
 80024ca:	2b06      	cmp	r3, #6
 80024cc:	d013      	beq.n	80024f6 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 80024ce:	79f9      	ldrb	r1, [r7, #7]
 80024d0:	7bba      	ldrb	r2, [r7, #14]
 80024d2:	4819      	ldr	r0, [pc, #100]	@ (8002538 <UnlinkTimer+0x100>)
 80024d4:	460b      	mov	r3, r1
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	440b      	add	r3, r1
 80024da:	00db      	lsls	r3, r3, #3
 80024dc:	4403      	add	r3, r0
 80024de:	3314      	adds	r3, #20
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	b2d8      	uxtb	r0, r3
 80024e4:	4914      	ldr	r1, [pc, #80]	@ (8002538 <UnlinkTimer+0x100>)
 80024e6:	4613      	mov	r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4413      	add	r3, r2
 80024ec:	00db      	lsls	r3, r3, #3
 80024ee:	440b      	add	r3, r1
 80024f0:	3314      	adds	r3, #20
 80024f2:	4602      	mov	r2, r0
 80024f4:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80024f6:	79fa      	ldrb	r2, [r7, #7]
 80024f8:	490f      	ldr	r1, [pc, #60]	@ (8002538 <UnlinkTimer+0x100>)
 80024fa:	4613      	mov	r3, r2
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	4413      	add	r3, r2
 8002500:	00db      	lsls	r3, r3, #3
 8002502:	440b      	add	r3, r1
 8002504:	330c      	adds	r3, #12
 8002506:	2201      	movs	r2, #1
 8002508:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 800250a:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <UnlinkTimer+0xf8>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b06      	cmp	r3, #6
 8002512:	d107      	bne.n	8002524 <UnlinkTimer+0xec>
 8002514:	79bb      	ldrb	r3, [r7, #6]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d104      	bne.n	8002524 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800251a:	4b08      	ldr	r3, [pc, #32]	@ (800253c <UnlinkTimer+0x104>)
 800251c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002520:	601a      	str	r2, [r3, #0]
  }

  return;
 8002522:	bf00      	nop
 8002524:	bf00      	nop
}
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	200019f4 	.word	0x200019f4
 8002534:	200019f5 	.word	0x200019f5
 8002538:	20001964 	.word	0x20001964
 800253c:	200019f8 	.word	0x200019f8

08002540 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8002546:	4b1a      	ldr	r3, [pc, #104]	@ (80025b0 <ReturnTimeElapsed+0x70>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800254e:	d026      	beq.n	800259e <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8002550:	f7ff fe02 	bl	8002158 <ReadRtcSsrValue>
 8002554:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8002556:	4b16      	ldr	r3, [pc, #88]	@ (80025b0 <ReturnTimeElapsed+0x70>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	429a      	cmp	r2, r3
 800255e:	d805      	bhi.n	800256c <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8002560:	4b13      	ldr	r3, [pc, #76]	@ (80025b0 <ReturnTimeElapsed+0x70>)
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	607b      	str	r3, [r7, #4]
 800256a:	e00a      	b.n	8002582 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 800256c:	4b11      	ldr	r3, [pc, #68]	@ (80025b4 <ReturnTimeElapsed+0x74>)
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	461a      	mov	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8002578:	4b0d      	ldr	r3, [pc, #52]	@ (80025b0 <ReturnTimeElapsed+0x70>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	4413      	add	r3, r2
 8002580:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8002582:	4b0d      	ldr	r3, [pc, #52]	@ (80025b8 <ReturnTimeElapsed+0x78>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	461a      	mov	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	fb02 f303 	mul.w	r3, r2, r3
 800258e:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8002590:	4b0a      	ldr	r3, [pc, #40]	@ (80025bc <ReturnTimeElapsed+0x7c>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	461a      	mov	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	40d3      	lsrs	r3, r2
 800259a:	607b      	str	r3, [r7, #4]
 800259c:	e001      	b.n	80025a2 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 800259e:	2300      	movs	r3, #0
 80025a0:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	b29b      	uxth	r3, r3
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	200019f8 	.word	0x200019f8
 80025b4:	20001a00 	.word	0x20001a00
 80025b8:	200019fe 	.word	0x200019fe
 80025bc:	200019fd 	.word	0x200019fd

080025c0 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 80025ca:	88fb      	ldrh	r3, [r7, #6]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d108      	bne.n	80025e2 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80025d0:	f7ff fdc2 	bl	8002158 <ReadRtcSsrValue>
 80025d4:	4603      	mov	r3, r0
 80025d6:	4a21      	ldr	r2, [pc, #132]	@ (800265c <RestartWakeupCounter+0x9c>)
 80025d8:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80025da:	2003      	movs	r0, #3
 80025dc:	f003 fdcb 	bl	8006176 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 80025e0:	e039      	b.n	8002656 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 80025e2:	88fb      	ldrh	r3, [r7, #6]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d803      	bhi.n	80025f0 <RestartWakeupCounter+0x30>
 80025e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002660 <RestartWakeupCounter+0xa0>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d002      	beq.n	80025f6 <RestartWakeupCounter+0x36>
      Value -= 1;
 80025f0:	88fb      	ldrh	r3, [r7, #6]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80025f6:	bf00      	nop
 80025f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002664 <RestartWakeupCounter+0xa4>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	2b00      	cmp	r3, #0
 8002604:	d0f8      	beq.n	80025f8 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002606:	4b17      	ldr	r3, [pc, #92]	@ (8002664 <RestartWakeupCounter+0xa4>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	b2da      	uxtb	r2, r3
 800260e:	4b15      	ldr	r3, [pc, #84]	@ (8002664 <RestartWakeupCounter+0xa4>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002616:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002618:	4b13      	ldr	r3, [pc, #76]	@ (8002668 <RestartWakeupCounter+0xa8>)
 800261a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800261e:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002620:	2003      	movs	r0, #3
 8002622:	f003 fdb6 	bl	8006192 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002626:	4b11      	ldr	r3, [pc, #68]	@ (800266c <RestartWakeupCounter+0xac>)
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	0c1b      	lsrs	r3, r3, #16
 800262c:	041b      	lsls	r3, r3, #16
 800262e:	88fa      	ldrh	r2, [r7, #6]
 8002630:	490e      	ldr	r1, [pc, #56]	@ (800266c <RestartWakeupCounter+0xac>)
 8002632:	4313      	orrs	r3, r2
 8002634:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002636:	f7ff fd8f 	bl	8002158 <ReadRtcSsrValue>
 800263a:	4603      	mov	r3, r0
 800263c:	4a07      	ldr	r2, [pc, #28]	@ (800265c <RestartWakeupCounter+0x9c>)
 800263e:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8002640:	4b08      	ldr	r3, [pc, #32]	@ (8002664 <RestartWakeupCounter+0xa4>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	4b07      	ldr	r3, [pc, #28]	@ (8002664 <RestartWakeupCounter+0xa4>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800264e:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8002650:	f3af 8000 	nop.w
  return ;
 8002654:	bf00      	nop
}
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	200019f8 	.word	0x200019f8
 8002660:	200019fd 	.word	0x200019fd
 8002664:	20001b2c 	.word	0x20001b2c
 8002668:	58000800 	.word	0x58000800
 800266c:	40002800 	.word	0x40002800

08002670 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002676:	4b45      	ldr	r3, [pc, #276]	@ (800278c <RescheduleTimerList+0x11c>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800267e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002682:	d107      	bne.n	8002694 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002684:	bf00      	nop
 8002686:	4b42      	ldr	r3, [pc, #264]	@ (8002790 <RescheduleTimerList+0x120>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	f003 0304 	and.w	r3, r3, #4
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1f8      	bne.n	8002686 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002694:	4b3e      	ldr	r3, [pc, #248]	@ (8002790 <RescheduleTimerList+0x120>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	689a      	ldr	r2, [r3, #8]
 800269a:	4b3d      	ldr	r3, [pc, #244]	@ (8002790 <RescheduleTimerList+0x120>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026a2:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 80026a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002794 <RescheduleTimerList+0x124>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 80026aa:	7bfa      	ldrb	r2, [r7, #15]
 80026ac:	493a      	ldr	r1, [pc, #232]	@ (8002798 <RescheduleTimerList+0x128>)
 80026ae:	4613      	mov	r3, r2
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	4413      	add	r3, r2
 80026b4:	00db      	lsls	r3, r3, #3
 80026b6:	440b      	add	r3, r1
 80026b8:	3308      	adds	r3, #8
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 80026be:	f7ff ff3f 	bl	8002540 <ReturnTimeElapsed>
 80026c2:	4603      	mov	r3, r0
 80026c4:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 80026c6:	88fb      	ldrh	r3, [r7, #6]
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d205      	bcs.n	80026da <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 80026ce:	2300      	movs	r3, #0
 80026d0:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80026d2:	4b32      	ldr	r3, [pc, #200]	@ (800279c <RescheduleTimerList+0x12c>)
 80026d4:	2201      	movs	r2, #1
 80026d6:	701a      	strb	r2, [r3, #0]
 80026d8:	e04d      	b.n	8002776 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 80026da:	88fb      	ldrh	r3, [r7, #6]
 80026dc:	4a30      	ldr	r2, [pc, #192]	@ (80027a0 <RescheduleTimerList+0x130>)
 80026de:	8812      	ldrh	r2, [r2, #0]
 80026e0:	b292      	uxth	r2, r2
 80026e2:	4413      	add	r3, r2
 80026e4:	461a      	mov	r2, r3
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d906      	bls.n	80026fa <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 80026ec:	4b2c      	ldr	r3, [pc, #176]	@ (80027a0 <RescheduleTimerList+0x130>)
 80026ee:	881b      	ldrh	r3, [r3, #0]
 80026f0:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 80026f2:	4b2a      	ldr	r3, [pc, #168]	@ (800279c <RescheduleTimerList+0x12c>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	701a      	strb	r2, [r3, #0]
 80026f8:	e03d      	b.n	8002776 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	88fb      	ldrh	r3, [r7, #6]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002704:	4b25      	ldr	r3, [pc, #148]	@ (800279c <RescheduleTimerList+0x12c>)
 8002706:	2201      	movs	r2, #1
 8002708:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800270a:	e034      	b.n	8002776 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 800270c:	7bfa      	ldrb	r2, [r7, #15]
 800270e:	4922      	ldr	r1, [pc, #136]	@ (8002798 <RescheduleTimerList+0x128>)
 8002710:	4613      	mov	r3, r2
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	4413      	add	r3, r2
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	440b      	add	r3, r1
 800271a:	3308      	adds	r3, #8
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	88fb      	ldrh	r3, [r7, #6]
 8002720:	429a      	cmp	r2, r3
 8002722:	d20a      	bcs.n	800273a <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8002724:	7bfa      	ldrb	r2, [r7, #15]
 8002726:	491c      	ldr	r1, [pc, #112]	@ (8002798 <RescheduleTimerList+0x128>)
 8002728:	4613      	mov	r3, r2
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	4413      	add	r3, r2
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	440b      	add	r3, r1
 8002732:	3308      	adds	r3, #8
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	e013      	b.n	8002762 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 800273a:	7bfa      	ldrb	r2, [r7, #15]
 800273c:	4916      	ldr	r1, [pc, #88]	@ (8002798 <RescheduleTimerList+0x128>)
 800273e:	4613      	mov	r3, r2
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	4413      	add	r3, r2
 8002744:	00db      	lsls	r3, r3, #3
 8002746:	440b      	add	r3, r1
 8002748:	3308      	adds	r3, #8
 800274a:	6819      	ldr	r1, [r3, #0]
 800274c:	88fb      	ldrh	r3, [r7, #6]
 800274e:	7bfa      	ldrb	r2, [r7, #15]
 8002750:	1ac9      	subs	r1, r1, r3
 8002752:	4811      	ldr	r0, [pc, #68]	@ (8002798 <RescheduleTimerList+0x128>)
 8002754:	4613      	mov	r3, r2
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	4413      	add	r3, r2
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	4403      	add	r3, r0
 800275e:	3308      	adds	r3, #8
 8002760:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8002762:	7bfa      	ldrb	r2, [r7, #15]
 8002764:	490c      	ldr	r1, [pc, #48]	@ (8002798 <RescheduleTimerList+0x128>)
 8002766:	4613      	mov	r3, r2
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	4413      	add	r3, r2
 800276c:	00db      	lsls	r3, r3, #3
 800276e:	440b      	add	r3, r1
 8002770:	3315      	adds	r3, #21
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	2b06      	cmp	r3, #6
 800277a:	d1c7      	bne.n	800270c <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 800277c:	89bb      	ldrh	r3, [r7, #12]
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff ff1e 	bl	80025c0 <RestartWakeupCounter>

  return ;
 8002784:	bf00      	nop
}
 8002786:	3710      	adds	r7, #16
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40002800 	.word	0x40002800
 8002790:	20001b2c 	.word	0x20001b2c
 8002794:	200019f4 	.word	0x200019f4
 8002798:	20001964 	.word	0x20001964
 800279c:	200019fc 	.word	0x200019fc
 80027a0:	20001a02 	.word	0x20001a02

080027a4 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08a      	sub	sp, #40	@ 0x28
 80027a8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027aa:	f3ef 8310 	mrs	r3, PRIMASK
 80027ae:	617b      	str	r3, [r7, #20]
  return(result);
 80027b0:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80027b2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 80027b4:	b672      	cpsid	i
}
 80027b6:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80027b8:	4b59      	ldr	r3, [pc, #356]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	22ca      	movs	r2, #202	@ 0xca
 80027be:	625a      	str	r2, [r3, #36]	@ 0x24
 80027c0:	4b57      	ldr	r3, [pc, #348]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2253      	movs	r2, #83	@ 0x53
 80027c6:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 80027c8:	4b55      	ldr	r3, [pc, #340]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	4b54      	ldr	r3, [pc, #336]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027d6:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 80027d8:	4b52      	ldr	r3, [pc, #328]	@ (8002924 <HW_TS_RTC_Wakeup_Handler+0x180>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 80027e0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80027e4:	4950      	ldr	r1, [pc, #320]	@ (8002928 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80027e6:	4613      	mov	r3, r2
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	4413      	add	r3, r2
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	440b      	add	r3, r1
 80027f0:	330c      	adds	r3, #12
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d16e      	bne.n	80028d8 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 80027fa:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80027fe:	494a      	ldr	r1, [pc, #296]	@ (8002928 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002800:	4613      	mov	r3, r2
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	4413      	add	r3, r2
 8002806:	00db      	lsls	r3, r3, #3
 8002808:	440b      	add	r3, r1
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 800280e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002812:	4945      	ldr	r1, [pc, #276]	@ (8002928 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002814:	4613      	mov	r3, r2
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	4413      	add	r3, r2
 800281a:	00db      	lsls	r3, r3, #3
 800281c:	440b      	add	r3, r1
 800281e:	3310      	adds	r3, #16
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002824:	4b41      	ldr	r3, [pc, #260]	@ (800292c <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d04c      	beq.n	80028c8 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 800282e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002832:	493d      	ldr	r1, [pc, #244]	@ (8002928 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002834:	4613      	mov	r3, r2
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	4413      	add	r3, r2
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	440b      	add	r3, r1
 800283e:	330d      	adds	r3, #13
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	b2db      	uxtb	r3, r3
 8002844:	2b01      	cmp	r3, #1
 8002846:	d124      	bne.n	8002892 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002848:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800284c:	2101      	movs	r1, #1
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff fdf2 	bl	8002438 <UnlinkTimer>
 8002854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002856:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	f383 8810 	msr	PRIMASK, r3
}
 800285e:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8002860:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002864:	4930      	ldr	r1, [pc, #192]	@ (8002928 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002866:	4613      	mov	r3, r2
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	4413      	add	r3, r2
 800286c:	00db      	lsls	r3, r3, #3
 800286e:	440b      	add	r3, r1
 8002870:	3304      	adds	r3, #4
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002878:	4611      	mov	r1, r2
 800287a:	4618      	mov	r0, r3
 800287c:	f000 fa32 	bl	8002ce4 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002880:	4b27      	ldr	r3, [pc, #156]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	22ca      	movs	r2, #202	@ 0xca
 8002886:	625a      	str	r2, [r3, #36]	@ 0x24
 8002888:	4b25      	ldr	r3, [pc, #148]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2253      	movs	r2, #83	@ 0x53
 800288e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002890:	e012      	b.n	80028b8 <HW_TS_RTC_Wakeup_Handler+0x114>
 8002892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002894:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f383 8810 	msr	PRIMASK, r3
}
 800289c:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 800289e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 f99a 	bl	8002bdc <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80028a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	22ca      	movs	r2, #202	@ 0xca
 80028ae:	625a      	str	r2, [r3, #36]	@ 0x24
 80028b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2253      	movs	r2, #83	@ 0x53
 80028b6:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 80028b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80028bc:	69fa      	ldr	r2, [r7, #28]
 80028be:	4619      	mov	r1, r3
 80028c0:	69b8      	ldr	r0, [r7, #24]
 80028c2:	f000 fa95 	bl	8002df0 <HW_TS_RTC_Int_AppNot>
 80028c6:	e022      	b.n	800290e <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 80028c8:	f7ff fed2 	bl	8002670 <RescheduleTimerList>
 80028cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ce:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	f383 8810 	msr	PRIMASK, r3
}
 80028d6:	e01a      	b.n	800290e <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80028d8:	bf00      	nop
 80028da:	4b11      	ldr	r3, [pc, #68]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d0f8      	beq.n	80028da <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80028e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	b2da      	uxtb	r2, r3
 80028f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80028f8:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80028fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002930 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80028fc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002900:	60da      	str	r2, [r3, #12]
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f383 8810 	msr	PRIMASK, r3
}
 800290c:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800290e:	4b04      	ldr	r3, [pc, #16]	@ (8002920 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	22ff      	movs	r2, #255	@ 0xff
 8002914:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8002916:	bf00      	nop
}
 8002918:	3728      	adds	r7, #40	@ 0x28
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	20001b2c 	.word	0x20001b2c
 8002924:	200019f4 	.word	0x200019f4
 8002928:	20001964 	.word	0x20001964
 800292c:	200019fc 	.word	0x200019fc
 8002930:	58000800 	.word	0x58000800

08002934 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	6039      	str	r1, [r7, #0]
 800293e:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002940:	4b5e      	ldr	r3, [pc, #376]	@ (8002abc <HW_TS_Init+0x188>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	22ca      	movs	r2, #202	@ 0xca
 8002946:	625a      	str	r2, [r3, #36]	@ 0x24
 8002948:	4b5c      	ldr	r3, [pc, #368]	@ (8002abc <HW_TS_Init+0x188>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2253      	movs	r2, #83	@ 0x53
 800294e:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002950:	4b5b      	ldr	r3, [pc, #364]	@ (8002ac0 <HW_TS_Init+0x18c>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	4a5a      	ldr	r2, [pc, #360]	@ (8002ac0 <HW_TS_Init+0x18c>)
 8002956:	f043 0320 	orr.w	r3, r3, #32
 800295a:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 800295c:	4b58      	ldr	r3, [pc, #352]	@ (8002ac0 <HW_TS_Init+0x18c>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	b2db      	uxtb	r3, r3
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	b2db      	uxtb	r3, r3
 8002968:	f1c3 0304 	rsb	r3, r3, #4
 800296c:	b2da      	uxtb	r2, r3
 800296e:	4b55      	ldr	r3, [pc, #340]	@ (8002ac4 <HW_TS_Init+0x190>)
 8002970:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8002972:	4b53      	ldr	r3, [pc, #332]	@ (8002ac0 <HW_TS_Init+0x18c>)
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800297a:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 800297e:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	fa92 f2a2 	rbit	r2, r2
 8002986:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	2a00      	cmp	r2, #0
 8002990:	d101      	bne.n	8002996 <HW_TS_Init+0x62>
  {
    return 32U;
 8002992:	2220      	movs	r2, #32
 8002994:	e003      	b.n	800299e <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	fab2 f282 	clz	r2, r2
 800299c:	b2d2      	uxtb	r2, r2
 800299e:	40d3      	lsrs	r3, r2
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	3301      	adds	r3, #1
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	4b48      	ldr	r3, [pc, #288]	@ (8002ac8 <HW_TS_Init+0x194>)
 80029a8:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80029aa:	4b45      	ldr	r3, [pc, #276]	@ (8002ac0 <HW_TS_Init+0x18c>)
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	3301      	adds	r3, #1
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	4b44      	ldr	r3, [pc, #272]	@ (8002acc <HW_TS_Init+0x198>)
 80029bc:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80029be:	4b43      	ldr	r3, [pc, #268]	@ (8002acc <HW_TS_Init+0x198>)
 80029c0:	881b      	ldrh	r3, [r3, #0]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	4a40      	ldr	r2, [pc, #256]	@ (8002ac8 <HW_TS_Init+0x194>)
 80029c6:	7812      	ldrb	r2, [r2, #0]
 80029c8:	fb02 f303 	mul.w	r3, r2, r3
 80029cc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80029d0:	4a3c      	ldr	r2, [pc, #240]	@ (8002ac4 <HW_TS_Init+0x190>)
 80029d2:	7812      	ldrb	r2, [r2, #0]
 80029d4:	40d3      	lsrs	r3, r2
 80029d6:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80029de:	4293      	cmp	r3, r2
 80029e0:	d904      	bls.n	80029ec <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80029e2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ad0 <HW_TS_Init+0x19c>)
 80029e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80029e8:	801a      	strh	r2, [r3, #0]
 80029ea:	e003      	b.n	80029f4 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	4b37      	ldr	r3, [pc, #220]	@ (8002ad0 <HW_TS_Init+0x19c>)
 80029f2:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80029f4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80029f8:	f7ff fb9c 	bl	8002134 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80029fc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002a00:	f7ff fb84 	bl	800210c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d13d      	bne.n	8002a86 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002a0a:	4b32      	ldr	r3, [pc, #200]	@ (8002ad4 <HW_TS_Init+0x1a0>)
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002a10:	4b31      	ldr	r3, [pc, #196]	@ (8002ad8 <HW_TS_Init+0x1a4>)
 8002a12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a16:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002a18:	2300      	movs	r3, #0
 8002a1a:	77fb      	strb	r3, [r7, #31]
 8002a1c:	e00c      	b.n	8002a38 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8002a1e:	7ffa      	ldrb	r2, [r7, #31]
 8002a20:	492e      	ldr	r1, [pc, #184]	@ (8002adc <HW_TS_Init+0x1a8>)
 8002a22:	4613      	mov	r3, r2
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	4413      	add	r3, r2
 8002a28:	00db      	lsls	r3, r3, #3
 8002a2a:	440b      	add	r3, r1
 8002a2c:	330c      	adds	r3, #12
 8002a2e:	2200      	movs	r2, #0
 8002a30:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002a32:	7ffb      	ldrb	r3, [r7, #31]
 8002a34:	3301      	adds	r3, #1
 8002a36:	77fb      	strb	r3, [r7, #31]
 8002a38:	7ffb      	ldrb	r3, [r7, #31]
 8002a3a:	2b05      	cmp	r3, #5
 8002a3c:	d9ef      	bls.n	8002a1e <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8002a3e:	4b28      	ldr	r3, [pc, #160]	@ (8002ae0 <HW_TS_Init+0x1ac>)
 8002a40:	2206      	movs	r2, #6
 8002a42:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002a44:	4b1d      	ldr	r3, [pc, #116]	@ (8002abc <HW_TS_Init+0x188>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	4b1c      	ldr	r3, [pc, #112]	@ (8002abc <HW_TS_Init+0x188>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a52:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002a54:	4b19      	ldr	r3, [pc, #100]	@ (8002abc <HW_TS_Init+0x188>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	4b17      	ldr	r3, [pc, #92]	@ (8002abc <HW_TS_Init+0x188>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002a64:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8002a66:	4b1f      	ldr	r3, [pc, #124]	@ (8002ae4 <HW_TS_Init+0x1b0>)
 8002a68:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002a6c:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8002a6e:	2003      	movs	r0, #3
 8002a70:	f003 fb8f 	bl	8006192 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8002a74:	4b11      	ldr	r3, [pc, #68]	@ (8002abc <HW_TS_Init+0x188>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689a      	ldr	r2, [r3, #8]
 8002a7a:	4b10      	ldr	r3, [pc, #64]	@ (8002abc <HW_TS_Init+0x188>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a82:	609a      	str	r2, [r3, #8]
 8002a84:	e009      	b.n	8002a9a <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8002a86:	4b0d      	ldr	r3, [pc, #52]	@ (8002abc <HW_TS_Init+0x188>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d002      	beq.n	8002a9a <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002a94:	2003      	movs	r0, #3
 8002a96:	f003 fb6e 	bl	8006176 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002a9a:	4b08      	ldr	r3, [pc, #32]	@ (8002abc <HW_TS_Init+0x188>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	22ff      	movs	r2, #255	@ 0xff
 8002aa0:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2103      	movs	r1, #3
 8002aa6:	2003      	movs	r0, #3
 8002aa8:	f003 fb23 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002aac:	2003      	movs	r0, #3
 8002aae:	f003 fb3a 	bl	8006126 <HAL_NVIC_EnableIRQ>

  return;
 8002ab2:	bf00      	nop
}
 8002ab4:	3720      	adds	r7, #32
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	20001b2c 	.word	0x20001b2c
 8002ac0:	40002800 	.word	0x40002800
 8002ac4:	200019fd 	.word	0x200019fd
 8002ac8:	200019fe 	.word	0x200019fe
 8002acc:	20001a00 	.word	0x20001a00
 8002ad0:	20001a02 	.word	0x20001a02
 8002ad4:	200019fc 	.word	0x200019fc
 8002ad8:	200019f8 	.word	0x200019f8
 8002adc:	20001964 	.word	0x20001964
 8002ae0:	200019f4 	.word	0x200019f4
 8002ae4:	58000800 	.word	0x58000800

08002ae8 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b08b      	sub	sp, #44	@ 0x2c
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	603b      	str	r3, [r7, #0]
 8002af4:	4613      	mov	r3, r2
 8002af6:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002af8:	2300      	movs	r3, #0
 8002afa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002afe:	f3ef 8310 	mrs	r3, PRIMASK
 8002b02:	61fb      	str	r3, [r7, #28]
  return(result);
 8002b04:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002b06:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002b08:	b672      	cpsid	i
}
 8002b0a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002b0c:	e004      	b.n	8002b18 <HW_TS_Create+0x30>
  {
    loop++;
 8002b0e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002b12:	3301      	adds	r3, #1
 8002b14:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002b18:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002b1c:	2b05      	cmp	r3, #5
 8002b1e:	d80c      	bhi.n	8002b3a <HW_TS_Create+0x52>
 8002b20:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002b24:	492c      	ldr	r1, [pc, #176]	@ (8002bd8 <HW_TS_Create+0xf0>)
 8002b26:	4613      	mov	r3, r2
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	4413      	add	r3, r2
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	440b      	add	r3, r1
 8002b30:	330c      	adds	r3, #12
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1e9      	bne.n	8002b0e <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002b3a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002b3e:	2b06      	cmp	r3, #6
 8002b40:	d038      	beq.n	8002bb4 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8002b42:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002b46:	4924      	ldr	r1, [pc, #144]	@ (8002bd8 <HW_TS_Create+0xf0>)
 8002b48:	4613      	mov	r3, r2
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4413      	add	r3, r2
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	440b      	add	r3, r1
 8002b52:	330c      	adds	r3, #12
 8002b54:	2201      	movs	r2, #1
 8002b56:	701a      	strb	r2, [r3, #0]
 8002b58:	6a3b      	ldr	r3, [r7, #32]
 8002b5a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	f383 8810 	msr	PRIMASK, r3
}
 8002b62:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8002b64:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002b68:	491b      	ldr	r1, [pc, #108]	@ (8002bd8 <HW_TS_Create+0xf0>)
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	4413      	add	r3, r2
 8002b70:	00db      	lsls	r3, r3, #3
 8002b72:	440b      	add	r3, r1
 8002b74:	3310      	adds	r3, #16
 8002b76:	68fa      	ldr	r2, [r7, #12]
 8002b78:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8002b7a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002b7e:	4916      	ldr	r1, [pc, #88]	@ (8002bd8 <HW_TS_Create+0xf0>)
 8002b80:	4613      	mov	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	440b      	add	r3, r1
 8002b8a:	330d      	adds	r3, #13
 8002b8c:	79fa      	ldrb	r2, [r7, #7]
 8002b8e:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8002b90:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002b94:	4910      	ldr	r1, [pc, #64]	@ (8002bd8 <HW_TS_Create+0xf0>)
 8002b96:	4613      	mov	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	4413      	add	r3, r2
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	440b      	add	r3, r1
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002baa:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8002bac:	2300      	movs	r3, #0
 8002bae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002bb2:	e008      	b.n	8002bc6 <HW_TS_Create+0xde>
 8002bb4:	6a3b      	ldr	r3, [r7, #32]
 8002bb6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f383 8810 	msr	PRIMASK, r3
}
 8002bbe:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 8002bc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	372c      	adds	r7, #44	@ 0x2c
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	20001964 	.word	0x20001964

08002bdc <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002be6:	f3ef 8310 	mrs	r3, PRIMASK
 8002bea:	60fb      	str	r3, [r7, #12]
  return(result);
 8002bec:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002bee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002bf0:	b672      	cpsid	i
}
 8002bf2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002bf4:	2003      	movs	r0, #3
 8002bf6:	f003 faa4 	bl	8006142 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002bfa:	4b34      	ldr	r3, [pc, #208]	@ (8002ccc <HW_TS_Stop+0xf0>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	22ca      	movs	r2, #202	@ 0xca
 8002c00:	625a      	str	r2, [r3, #36]	@ 0x24
 8002c02:	4b32      	ldr	r3, [pc, #200]	@ (8002ccc <HW_TS_Stop+0xf0>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2253      	movs	r2, #83	@ 0x53
 8002c08:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002c0a:	79fa      	ldrb	r2, [r7, #7]
 8002c0c:	4930      	ldr	r1, [pc, #192]	@ (8002cd0 <HW_TS_Stop+0xf4>)
 8002c0e:	4613      	mov	r3, r2
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	4413      	add	r3, r2
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	440b      	add	r3, r1
 8002c18:	330c      	adds	r3, #12
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d142      	bne.n	8002ca8 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	2100      	movs	r1, #0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff fc06 	bl	8002438 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002c2c:	4b29      	ldr	r3, [pc, #164]	@ (8002cd4 <HW_TS_Stop+0xf8>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002c32:	7cfb      	ldrb	r3, [r7, #19]
 8002c34:	2b06      	cmp	r3, #6
 8002c36:	d12f      	bne.n	8002c98 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002c38:	4b27      	ldr	r3, [pc, #156]	@ (8002cd8 <HW_TS_Stop+0xfc>)
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c44:	d107      	bne.n	8002c56 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002c46:	bf00      	nop
 8002c48:	4b20      	ldr	r3, [pc, #128]	@ (8002ccc <HW_TS_Stop+0xf0>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	f003 0304 	and.w	r3, r3, #4
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1f8      	bne.n	8002c48 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002c56:	4b1d      	ldr	r3, [pc, #116]	@ (8002ccc <HW_TS_Stop+0xf0>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	689a      	ldr	r2, [r3, #8]
 8002c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002ccc <HW_TS_Stop+0xf0>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c64:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002c66:	bf00      	nop
 8002c68:	4b18      	ldr	r3, [pc, #96]	@ (8002ccc <HW_TS_Stop+0xf0>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d0f8      	beq.n	8002c68 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002c76:	4b15      	ldr	r3, [pc, #84]	@ (8002ccc <HW_TS_Stop+0xf0>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	b2da      	uxtb	r2, r3
 8002c7e:	4b13      	ldr	r3, [pc, #76]	@ (8002ccc <HW_TS_Stop+0xf0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002c86:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002c88:	4b14      	ldr	r3, [pc, #80]	@ (8002cdc <HW_TS_Stop+0x100>)
 8002c8a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002c8e:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002c90:	2003      	movs	r0, #3
 8002c92:	f003 fa7e 	bl	8006192 <HAL_NVIC_ClearPendingIRQ>
 8002c96:	e007      	b.n	8002ca8 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002c98:	4b11      	ldr	r3, [pc, #68]	@ (8002ce0 <HW_TS_Stop+0x104>)
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	7cfa      	ldrb	r2, [r7, #19]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d001      	beq.n	8002ca8 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002ca4:	f7ff fce4 	bl	8002670 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002ca8:	4b08      	ldr	r3, [pc, #32]	@ (8002ccc <HW_TS_Stop+0xf0>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	22ff      	movs	r2, #255	@ 0xff
 8002cae:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002cb0:	2003      	movs	r0, #3
 8002cb2:	f003 fa38 	bl	8006126 <HAL_NVIC_EnableIRQ>
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	f383 8810 	msr	PRIMASK, r3
}
 8002cc0:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002cc2:	bf00      	nop
}
 8002cc4:	3718      	adds	r7, #24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20001b2c 	.word	0x20001b2c
 8002cd0:	20001964 	.word	0x20001964
 8002cd4:	200019f4 	.word	0x200019f4
 8002cd8:	40002800 	.word	0x40002800
 8002cdc:	58000800 	.word	0x58000800
 8002ce0:	200019f5 	.word	0x200019f5

08002ce4 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	6039      	str	r1, [r7, #0]
 8002cee:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002cf0:	79fa      	ldrb	r2, [r7, #7]
 8002cf2:	493b      	ldr	r1, [pc, #236]	@ (8002de0 <HW_TS_Start+0xfc>)
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	4413      	add	r3, r2
 8002cfa:	00db      	lsls	r3, r3, #3
 8002cfc:	440b      	add	r3, r1
 8002cfe:	330c      	adds	r3, #12
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d103      	bne.n	8002d10 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002d08:	79fb      	ldrb	r3, [r7, #7]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff ff66 	bl	8002bdc <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d10:	f3ef 8310 	mrs	r3, PRIMASK
 8002d14:	60fb      	str	r3, [r7, #12]
  return(result);
 8002d16:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002d18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d1a:	b672      	cpsid	i
}
 8002d1c:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002d1e:	2003      	movs	r0, #3
 8002d20:	f003 fa0f 	bl	8006142 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002d24:	4b2f      	ldr	r3, [pc, #188]	@ (8002de4 <HW_TS_Start+0x100>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	22ca      	movs	r2, #202	@ 0xca
 8002d2a:	625a      	str	r2, [r3, #36]	@ 0x24
 8002d2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002de4 <HW_TS_Start+0x100>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2253      	movs	r2, #83	@ 0x53
 8002d32:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8002d34:	79fa      	ldrb	r2, [r7, #7]
 8002d36:	492a      	ldr	r1, [pc, #168]	@ (8002de0 <HW_TS_Start+0xfc>)
 8002d38:	4613      	mov	r3, r2
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	4413      	add	r3, r2
 8002d3e:	00db      	lsls	r3, r3, #3
 8002d40:	440b      	add	r3, r1
 8002d42:	330c      	adds	r3, #12
 8002d44:	2202      	movs	r2, #2
 8002d46:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8002d48:	79fa      	ldrb	r2, [r7, #7]
 8002d4a:	4925      	ldr	r1, [pc, #148]	@ (8002de0 <HW_TS_Start+0xfc>)
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	4413      	add	r3, r2
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	440b      	add	r3, r1
 8002d56:	3308      	adds	r3, #8
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002d5c:	79fa      	ldrb	r2, [r7, #7]
 8002d5e:	4920      	ldr	r1, [pc, #128]	@ (8002de0 <HW_TS_Start+0xfc>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	440b      	add	r3, r1
 8002d6a:	3304      	adds	r3, #4
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8002d70:	79fb      	ldrb	r3, [r7, #7]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff fab6 	bl	80022e4 <linkTimer>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8002d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002de8 <HW_TS_Start+0x104>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002d82:	4b1a      	ldr	r3, [pc, #104]	@ (8002dec <HW_TS_Start+0x108>)
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	7c7a      	ldrb	r2, [r7, #17]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d002      	beq.n	8002d94 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8002d8e:	f7ff fc6f 	bl	8002670 <RescheduleTimerList>
 8002d92:	e013      	b.n	8002dbc <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002d94:	79fa      	ldrb	r2, [r7, #7]
 8002d96:	4912      	ldr	r1, [pc, #72]	@ (8002de0 <HW_TS_Start+0xfc>)
 8002d98:	4613      	mov	r3, r2
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	440b      	add	r3, r1
 8002da2:	3308      	adds	r3, #8
 8002da4:	6819      	ldr	r1, [r3, #0]
 8002da6:	8a7b      	ldrh	r3, [r7, #18]
 8002da8:	79fa      	ldrb	r2, [r7, #7]
 8002daa:	1ac9      	subs	r1, r1, r3
 8002dac:	480c      	ldr	r0, [pc, #48]	@ (8002de0 <HW_TS_Start+0xfc>)
 8002dae:	4613      	mov	r3, r2
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	4413      	add	r3, r2
 8002db4:	00db      	lsls	r3, r3, #3
 8002db6:	4403      	add	r3, r0
 8002db8:	3308      	adds	r3, #8
 8002dba:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002dbc:	4b09      	ldr	r3, [pc, #36]	@ (8002de4 <HW_TS_Start+0x100>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	22ff      	movs	r2, #255	@ 0xff
 8002dc2:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002dc4:	2003      	movs	r0, #3
 8002dc6:	f003 f9ae 	bl	8006126 <HAL_NVIC_EnableIRQ>
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	f383 8810 	msr	PRIMASK, r3
}
 8002dd4:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002dd6:	bf00      	nop
}
 8002dd8:	3718      	adds	r7, #24
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20001964 	.word	0x20001964
 8002de4:	20001b2c 	.word	0x20001b2c
 8002de8:	200019f4 	.word	0x200019f4
 8002dec:	200019f5 	.word	0x200019f5

08002df0 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	607a      	str	r2, [r7, #4]
 8002dfc:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4798      	blx	r3

  return;
 8002e02:	bf00      	nop
}
 8002e04:	3710      	adds	r7, #16
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <LL_AHB2_GRP1_EnableClock>:
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b085      	sub	sp, #20
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002e12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e18:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002e22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
}
 8002e30:	bf00      	nop
 8002e32:	3714      	adds	r7, #20
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002e44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e48:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002e54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e60:	68fb      	ldr	r3, [r7, #12]
}
 8002e62:	bf00      	nop
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
	...

08002e70 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e74:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002e76:	4a1c      	ldr	r2, [pc, #112]	@ (8002ee8 <MX_I2C1_Init+0x78>)
 8002e78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8002e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002e7c:	4a1b      	ldr	r2, [pc, #108]	@ (8002eec <MX_I2C1_Init+0x7c>)
 8002e7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002e80:	4b18      	ldr	r3, [pc, #96]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e86:	4b17      	ldr	r3, [pc, #92]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002e88:	2201      	movs	r2, #1
 8002e8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e8c:	4b15      	ldr	r3, [pc, #84]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002e92:	4b14      	ldr	r3, [pc, #80]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002e98:	4b12      	ldr	r3, [pc, #72]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e9e:	4b11      	ldr	r3, [pc, #68]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002eaa:	480e      	ldr	r0, [pc, #56]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002eac:	f003 fde4 	bl	8006a78 <HAL_I2C_Init>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002eb6:	f000 fa13 	bl	80032e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002eba:	2100      	movs	r1, #0
 8002ebc:	4809      	ldr	r0, [pc, #36]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002ebe:	f004 fb75 	bl	80075ac <HAL_I2CEx_ConfigAnalogFilter>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002ec8:	f000 fa0a 	bl	80032e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ecc:	2100      	movs	r1, #0
 8002ece:	4805      	ldr	r0, [pc, #20]	@ (8002ee4 <MX_I2C1_Init+0x74>)
 8002ed0:	f004 fbb7 	bl	8007642 <HAL_I2CEx_ConfigDigitalFilter>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002eda:	f000 fa01 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ede:	bf00      	nop
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	20001a04 	.word	0x20001a04
 8002ee8:	40005400 	.word	0x40005400
 8002eec:	00602173 	.word	0x00602173

08002ef0 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002ef6:	4a1c      	ldr	r2, [pc, #112]	@ (8002f68 <MX_I2C3_Init+0x78>)
 8002ef8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00602173;
 8002efa:	4b1a      	ldr	r3, [pc, #104]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002efc:	4a1b      	ldr	r2, [pc, #108]	@ (8002f6c <MX_I2C3_Init+0x7c>)
 8002efe:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8002f00:	4b18      	ldr	r3, [pc, #96]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f06:	4b17      	ldr	r3, [pc, #92]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002f08:	2201      	movs	r2, #1
 8002f0a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f0c:	4b15      	ldr	r3, [pc, #84]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8002f12:	4b14      	ldr	r3, [pc, #80]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f18:	4b12      	ldr	r3, [pc, #72]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f1e:	4b11      	ldr	r3, [pc, #68]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f24:	4b0f      	ldr	r3, [pc, #60]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002f2a:	480e      	ldr	r0, [pc, #56]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002f2c:	f003 fda4 	bl	8006a78 <HAL_I2C_Init>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002f36:	f000 f9d3 	bl	80032e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	4809      	ldr	r0, [pc, #36]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002f3e:	f004 fb35 	bl	80075ac <HAL_I2CEx_ConfigAnalogFilter>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002f48:	f000 f9ca 	bl	80032e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	4805      	ldr	r0, [pc, #20]	@ (8002f64 <MX_I2C3_Init+0x74>)
 8002f50:	f004 fb77 	bl	8007642 <HAL_I2CEx_ConfigDigitalFilter>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002f5a:	f000 f9c1 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002f5e:	bf00      	nop
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	20001a58 	.word	0x20001a58
 8002f68:	40005c00 	.word	0x40005c00
 8002f6c:	00602173 	.word	0x00602173

08002f70 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b09c      	sub	sp, #112	@ 0x70
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f78:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	60da      	str	r2, [r3, #12]
 8002f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f88:	f107 030c 	add.w	r3, r7, #12
 8002f8c:	2250      	movs	r2, #80	@ 0x50
 8002f8e:	2100      	movs	r1, #0
 8002f90:	4618      	mov	r0, r3
 8002f92:	f00f fb89 	bl	80126a8 <memset>
  if(i2cHandle->Instance==I2C1)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a37      	ldr	r2, [pc, #220]	@ (8003078 <HAL_I2C_MspInit+0x108>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d127      	bne.n	8002ff0 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002fa0:	2304      	movs	r3, #4
 8002fa2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002fa4:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002faa:	f107 030c 	add.w	r3, r7, #12
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f006 fb4f 	bl	8009652 <HAL_RCCEx_PeriphCLKConfig>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002fba:	f000 f991 	bl	80032e0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fbe:	2002      	movs	r0, #2
 8002fc0:	f7ff ff23 	bl	8002e0a <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8002fc4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002fc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fca:	2312      	movs	r3, #18
 8002fcc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fd6:	2304      	movs	r3, #4
 8002fd8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fda:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002fde:	4619      	mov	r1, r3
 8002fe0:	4826      	ldr	r0, [pc, #152]	@ (800307c <HAL_I2C_MspInit+0x10c>)
 8002fe2:	f003 fb5f 	bl	80066a4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002fe6:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8002fea:	f7ff ff27 	bl	8002e3c <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8002fee:	e03f      	b.n	8003070 <HAL_I2C_MspInit+0x100>
  else if(i2cHandle->Instance==I2C3)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a22      	ldr	r2, [pc, #136]	@ (8003080 <HAL_I2C_MspInit+0x110>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d13a      	bne.n	8003070 <HAL_I2C_MspInit+0x100>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002ffa:	2308      	movs	r3, #8
 8002ffc:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002ffe:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8003002:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003004:	f107 030c 	add.w	r3, r7, #12
 8003008:	4618      	mov	r0, r3
 800300a:	f006 fb22 	bl	8009652 <HAL_RCCEx_PeriphCLKConfig>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 8003014:	f000 f964 	bl	80032e0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003018:	2002      	movs	r0, #2
 800301a:	f7ff fef6 	bl	8002e0a <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800301e:	2001      	movs	r0, #1
 8003020:	f7ff fef3 	bl	8002e0a <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8003024:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003028:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800302a:	2312      	movs	r3, #18
 800302c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302e:	2300      	movs	r3, #0
 8003030:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003032:	2303      	movs	r3, #3
 8003034:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003036:	2304      	movs	r3, #4
 8003038:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800303a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800303e:	4619      	mov	r1, r3
 8003040:	480e      	ldr	r0, [pc, #56]	@ (800307c <HAL_I2C_MspInit+0x10c>)
 8003042:	f003 fb2f 	bl	80066a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8003046:	2380      	movs	r3, #128	@ 0x80
 8003048:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800304a:	2312      	movs	r3, #18
 800304c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304e:	2300      	movs	r3, #0
 8003050:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003052:	2303      	movs	r3, #3
 8003054:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003056:	2304      	movs	r3, #4
 8003058:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800305a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800305e:	4619      	mov	r1, r3
 8003060:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003064:	f003 fb1e 	bl	80066a4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003068:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800306c:	f7ff fee6 	bl	8002e3c <LL_APB1_GRP1_EnableClock>
}
 8003070:	bf00      	nop
 8003072:	3770      	adds	r7, #112	@ 0x70
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	40005400 	.word	0x40005400
 800307c:	48000400 	.word	0x48000400
 8003080:	40005c00 	.word	0x40005c00

08003084 <LL_AHB3_GRP1_EnableClock>:
{
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800308c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003090:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003092:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4313      	orrs	r3, r2
 800309a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800309c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4013      	ands	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030a8:	68fb      	ldr	r3, [r7, #12]
}
 80030aa:	bf00      	nop
 80030ac:	3714      	adds	r7, #20
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
	...

080030b8 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 80030bc:	4b06      	ldr	r3, [pc, #24]	@ (80030d8 <MX_IPCC_Init+0x20>)
 80030be:	4a07      	ldr	r2, [pc, #28]	@ (80030dc <MX_IPCC_Init+0x24>)
 80030c0:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80030c2:	4805      	ldr	r0, [pc, #20]	@ (80030d8 <MX_IPCC_Init+0x20>)
 80030c4:	f004 fb0a 	bl	80076dc <HAL_IPCC_Init>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80030ce:	f000 f907 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80030d2:	bf00      	nop
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	20001aac 	.word	0x20001aac
 80030dc:	58000c00 	.word	0x58000c00

080030e0 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003124 <HAL_IPCC_MspInit+0x44>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d113      	bne.n	800311a <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80030f2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80030f6:	f7ff ffc5 	bl	8003084 <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 7, 0);
 80030fa:	2200      	movs	r2, #0
 80030fc:	2107      	movs	r1, #7
 80030fe:	202c      	movs	r0, #44	@ 0x2c
 8003100:	f002 fff7 	bl	80060f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8003104:	202c      	movs	r0, #44	@ 0x2c
 8003106:	f003 f80e 	bl	8006126 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 7, 0);
 800310a:	2200      	movs	r2, #0
 800310c:	2107      	movs	r1, #7
 800310e:	202d      	movs	r0, #45	@ 0x2d
 8003110:	f002 ffef 	bl	80060f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8003114:	202d      	movs	r0, #45	@ 0x2d
 8003116:	f003 f806 	bl	8006126 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 800311a:	bf00      	nop
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	58000c00 	.word	0x58000c00

08003128 <LL_RCC_LSE_SetDriveCapability>:
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8003130:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003138:	f023 0218 	bic.w	r2, r3, #24
 800313c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4313      	orrs	r3, r2
 8003144:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003158:	f001 f914 	bl	8004384 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 800315c:	f7fe f930 	bl	80013c0 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003160:	f000 f828 	bl	80031b4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003164:	f000 f89c 	bl	80032a0 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8003168:	f7ff ffa6 	bl	80030b8 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800316c:	f7fe fe56 	bl	8001e1c <MX_GPIO_Init>
  MX_DMA_Init();
 8003170:	f7fe fe28 	bl	8001dc4 <MX_DMA_Init>
  MX_ADC1_Init();
 8003174:	f7fd f9ba 	bl	80004ec <MX_ADC1_Init>
  MX_I2C1_Init();
 8003178:	f7ff fe7a 	bl	8002e70 <MX_I2C1_Init>
  MX_I2C3_Init();
 800317c:	f7ff feb8 	bl	8002ef0 <MX_I2C3_Init>
  MX_LPUART1_UART_Init();
 8003180:	f000 fe9a 	bl	8003eb8 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8003184:	f000 fee4 	bl	8003f50 <MX_USART1_UART_Init>
  MX_QUADSPI_Init();
 8003188:	f000 f8e2 	bl	8003350 <MX_QUADSPI_Init>
  MX_RTC_Init();
 800318c:	f000 f9ac 	bl	80034e8 <MX_RTC_Init>
  MX_SPI1_Init();
 8003190:	f000 fa5e 	bl	8003650 <MX_SPI1_Init>
  MX_SPI2_Init();
 8003194:	f000 fa9a 	bl	80036cc <MX_SPI2_Init>
  MX_TIM1_Init();
 8003198:	f000 fcce 	bl	8003b38 <MX_TIM1_Init>
  MX_TIM16_Init();
 800319c:	f000 fd7c 	bl	8003c98 <MX_TIM16_Init>
  MX_USB_PCD_Init();
 80031a0:	f001 f814 	bl	80041cc <MX_USB_PCD_Init>
  MX_RF_Init();
 80031a4:	f000 f96e 	bl	8003484 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80031a8:	f7fe f918 	bl	80013dc <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 80031ac:	f7fe fbee 	bl	800198c <MX_APPE_Process>
 80031b0:	e7fc      	b.n	80031ac <main+0x58>
	...

080031b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b09a      	sub	sp, #104	@ 0x68
 80031b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031ba:	f107 0320 	add.w	r3, r7, #32
 80031be:	2248      	movs	r2, #72	@ 0x48
 80031c0:	2100      	movs	r1, #0
 80031c2:	4618      	mov	r0, r3
 80031c4:	f00f fa70 	bl	80126a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031c8:	1d3b      	adds	r3, r7, #4
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	605a      	str	r2, [r3, #4]
 80031d0:	609a      	str	r2, [r3, #8]
 80031d2:	60da      	str	r2, [r3, #12]
 80031d4:	611a      	str	r2, [r3, #16]
 80031d6:	615a      	str	r2, [r3, #20]
 80031d8:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80031da:	f004 fbfd 	bl	80079d8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_HIGH);
 80031de:	2018      	movs	r0, #24
 80031e0:	f7ff ffa2 	bl	8003128 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80031e4:	4b2d      	ldr	r3, [pc, #180]	@ (800329c <SystemClock_Config+0xe8>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031ec:	4a2b      	ldr	r2, [pc, #172]	@ (800329c <SystemClock_Config+0xe8>)
 80031ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031f2:	6013      	str	r3, [r2, #0]
 80031f4:	4b29      	ldr	r3, [pc, #164]	@ (800329c <SystemClock_Config+0xe8>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031fc:	603b      	str	r3, [r7, #0]
 80031fe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8003200:	236f      	movs	r3, #111	@ 0x6f
 8003202:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSI1|RCC_OSCILLATORTYPE_HSE
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003204:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003208:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800320a:	2301      	movs	r3, #1
 800320c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800320e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003212:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003214:	2301      	movs	r3, #1
 8003216:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003218:	2301      	movs	r3, #1
 800321a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800321c:	2340      	movs	r3, #64	@ 0x40
 800321e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003220:	2300      	movs	r3, #0
 8003222:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003224:	2360      	movs	r3, #96	@ 0x60
 8003226:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003228:	2305      	movs	r3, #5
 800322a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800322c:	2302      	movs	r3, #2
 800322e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003230:	2303      	movs	r3, #3
 8003232:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8003234:	2310      	movs	r3, #16
 8003236:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 8;
 8003238:	2308      	movs	r3, #8
 800323a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800323c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003240:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003242:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003246:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003248:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800324c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800324e:	f107 0320 	add.w	r3, r7, #32
 8003252:	4618      	mov	r0, r3
 8003254:	f005 fa4c 	bl	80086f0 <HAL_RCC_OscConfig>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800325e:	f000 f83f 	bl	80032e0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8003262:	236f      	movs	r3, #111	@ 0x6f
 8003264:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003266:	2303      	movs	r3, #3
 8003268:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800326a:	2300      	movs	r3, #0
 800326c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800326e:	2300      	movs	r3, #0
 8003270:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003272:	2300      	movs	r3, #0
 8003274:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8003276:	2380      	movs	r3, #128	@ 0x80
 8003278:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800327a:	2300      	movs	r3, #0
 800327c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800327e:	1d3b      	adds	r3, r7, #4
 8003280:	2103      	movs	r1, #3
 8003282:	4618      	mov	r0, r3
 8003284:	f005 fda8 	bl	8008dd8 <HAL_RCC_ClockConfig>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <SystemClock_Config+0xde>
  {
    Error_Handler();
 800328e:	f000 f827 	bl	80032e0 <Error_Handler>
  }
}
 8003292:	bf00      	nop
 8003294:	3768      	adds	r7, #104	@ 0x68
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	58000400 	.word	0x58000400

080032a0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b094      	sub	sp, #80	@ 0x50
 80032a4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032a6:	463b      	mov	r3, r7
 80032a8:	2250      	movs	r2, #80	@ 0x50
 80032aa:	2100      	movs	r1, #0
 80032ac:	4618      	mov	r0, r3
 80032ae:	f00f f9fb 	bl	80126a8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80032b2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80032b6:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 80032b8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80032bc:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 80032be:	2302      	movs	r3, #2
 80032c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80032c2:	2310      	movs	r3, #16
 80032c4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032c6:	463b      	mov	r3, r7
 80032c8:	4618      	mov	r0, r3
 80032ca:	f006 f9c2 	bl	8009652 <HAL_RCCEx_PeriphCLKConfig>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d001      	beq.n	80032d8 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80032d4:	f000 f804 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80032d8:	bf00      	nop
 80032da:	3750      	adds	r7, #80	@ 0x50
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80032e4:	b672      	cpsid	i
}
 80032e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80032e8:	bf00      	nop
 80032ea:	e7fd      	b.n	80032e8 <Error_Handler+0x8>

080032ec <LL_AHB2_GRP1_EnableClock>:
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80032f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80032fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4313      	orrs	r3, r2
 8003302:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003308:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4013      	ands	r3, r2
 800330e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003310:	68fb      	ldr	r3, [r7, #12]
}
 8003312:	bf00      	nop
 8003314:	3714      	adds	r7, #20
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <LL_AHB3_GRP1_EnableClock>:
{
 800331e:	b480      	push	{r7}
 8003320:	b085      	sub	sp, #20
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003326:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800332a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800332c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4313      	orrs	r3, r2
 8003334:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003336:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800333a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	4013      	ands	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003342:	68fb      	ldr	r3, [r7, #12]
}
 8003344:	bf00      	nop
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8003354:	4b0f      	ldr	r3, [pc, #60]	@ (8003394 <MX_QUADSPI_Init+0x44>)
 8003356:	4a10      	ldr	r2, [pc, #64]	@ (8003398 <MX_QUADSPI_Init+0x48>)
 8003358:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 800335a:	4b0e      	ldr	r3, [pc, #56]	@ (8003394 <MX_QUADSPI_Init+0x44>)
 800335c:	2201      	movs	r2, #1
 800335e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 16;
 8003360:	4b0c      	ldr	r3, [pc, #48]	@ (8003394 <MX_QUADSPI_Init+0x44>)
 8003362:	2210      	movs	r2, #16
 8003364:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8003366:	4b0b      	ldr	r3, [pc, #44]	@ (8003394 <MX_QUADSPI_Init+0x44>)
 8003368:	2210      	movs	r2, #16
 800336a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 27;
 800336c:	4b09      	ldr	r3, [pc, #36]	@ (8003394 <MX_QUADSPI_Init+0x44>)
 800336e:	221b      	movs	r2, #27
 8003370:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_4_CYCLE;
 8003372:	4b08      	ldr	r3, [pc, #32]	@ (8003394 <MX_QUADSPI_Init+0x44>)
 8003374:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003378:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800337a:	4b06      	ldr	r3, [pc, #24]	@ (8003394 <MX_QUADSPI_Init+0x44>)
 800337c:	2200      	movs	r2, #0
 800337e:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003380:	4804      	ldr	r0, [pc, #16]	@ (8003394 <MX_QUADSPI_Init+0x44>)
 8003382:	f004 fb47 	bl	8007a14 <HAL_QSPI_Init>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <MX_QUADSPI_Init+0x40>
  {
    Error_Handler();
 800338c:	f7ff ffa8 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8003390:	bf00      	nop
 8003392:	bd80      	pop	{r7, pc}
 8003394:	20001ae8 	.word	0x20001ae8
 8003398:	a0001000 	.word	0xa0001000

0800339c <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b088      	sub	sp, #32
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033a4:	f107 030c 	add.w	r3, r7, #12
 80033a8:	2200      	movs	r2, #0
 80033aa:	601a      	str	r2, [r3, #0]
 80033ac:	605a      	str	r2, [r3, #4]
 80033ae:	609a      	str	r2, [r3, #8]
 80033b0:	60da      	str	r2, [r3, #12]
 80033b2:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a2f      	ldr	r2, [pc, #188]	@ (8003478 <HAL_QSPI_MspInit+0xdc>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d157      	bne.n	800346e <HAL_QSPI_MspInit+0xd2>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80033be:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80033c2:	f7ff ffac 	bl	800331e <LL_AHB3_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033c6:	2002      	movs	r0, #2
 80033c8:	f7ff ff90 	bl	80032ec <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033cc:	2001      	movs	r0, #1
 80033ce:	f7ff ff8d 	bl	80032ec <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033d2:	2008      	movs	r0, #8
 80033d4:	f7ff ff8a 	bl	80032ec <LL_AHB2_GRP1_EnableClock>
    PA3     ------> QUADSPI_CLK
    PD7     ------> QUADSPI_BK1_IO3
    PD5     ------> QUADSPI_BK1_IO1
    PD6     ------> QUADSPI_BK1_IO2
    */
    GPIO_InitStruct.Pin = QUADSPI_BK1_IO0_Pin;
 80033d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033dc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033de:	2302      	movs	r3, #2
 80033e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e2:	2300      	movs	r3, #0
 80033e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033e6:	2302      	movs	r3, #2
 80033e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80033ea:	230a      	movs	r3, #10
 80033ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(QUADSPI_BK1_IO0_GPIO_Port, &GPIO_InitStruct);
 80033ee:	f107 030c 	add.w	r3, r7, #12
 80033f2:	4619      	mov	r1, r3
 80033f4:	4821      	ldr	r0, [pc, #132]	@ (800347c <HAL_QSPI_MspInit+0xe0>)
 80033f6:	f003 f955 	bl	80066a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QUADSPI_BK1_NCS_Pin;
 80033fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80033fe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003400:	2302      	movs	r3, #2
 8003402:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003404:	2301      	movs	r3, #1
 8003406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003408:	2302      	movs	r3, #2
 800340a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800340c:	230a      	movs	r3, #10
 800340e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(QUADSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 8003410:	f107 030c 	add.w	r3, r7, #12
 8003414:	4619      	mov	r1, r3
 8003416:	4819      	ldr	r0, [pc, #100]	@ (800347c <HAL_QSPI_MspInit+0xe0>)
 8003418:	f003 f944 	bl	80066a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin;
 800341c:	2308      	movs	r3, #8
 800341e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003420:	2302      	movs	r3, #2
 8003422:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003424:	2300      	movs	r3, #0
 8003426:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003428:	2302      	movs	r3, #2
 800342a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800342c:	230a      	movs	r3, #10
 800342e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(QUADSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8003430:	f107 030c 	add.w	r3, r7, #12
 8003434:	4619      	mov	r1, r3
 8003436:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800343a:	f003 f933 	bl	80066a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QUADSPI_BK1_IO3_Pin|QUADSPI_BK1_IO1_Pin|QUADSPI_BK1_IO2_Pin;
 800343e:	23e0      	movs	r3, #224	@ 0xe0
 8003440:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003442:	2302      	movs	r3, #2
 8003444:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800344a:	2302      	movs	r3, #2
 800344c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800344e:	230a      	movs	r3, #10
 8003450:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003452:	f107 030c 	add.w	r3, r7, #12
 8003456:	4619      	mov	r1, r3
 8003458:	4809      	ldr	r0, [pc, #36]	@ (8003480 <HAL_QSPI_MspInit+0xe4>)
 800345a:	f003 f923 	bl	80066a4 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 15, 0);
 800345e:	2200      	movs	r2, #0
 8003460:	210f      	movs	r1, #15
 8003462:	2032      	movs	r0, #50	@ 0x32
 8003464:	f002 fe45 	bl	80060f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8003468:	2032      	movs	r0, #50	@ 0x32
 800346a:	f002 fe5c 	bl	8006126 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 800346e:	bf00      	nop
 8003470:	3720      	adds	r7, #32
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	a0001000 	.word	0xa0001000
 800347c:	48000400 	.word	0x48000400
 8003480:	48000c00 	.word	0x48000c00

08003484 <MX_RF_Init>:

/* USER CODE END 0 */

/* RF init function */
void MX_RF_Init(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8003488:	bf00      	nop
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8003492:	b480      	push	{r7}
 8003494:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003496:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800349a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800349e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80034a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80034aa:	bf00      	nop
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <LL_APB1_GRP1_EnableClock>:
{
 80034b4:	b480      	push	{r7}
 80034b6:	b085      	sub	sp, #20
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80034bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80034c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80034cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4013      	ands	r3, r2
 80034d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80034d8:	68fb      	ldr	r3, [r7, #12]
}
 80034da:	bf00      	nop
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
	...

080034e8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80034ec:	4b16      	ldr	r3, [pc, #88]	@ (8003548 <MX_RTC_Init+0x60>)
 80034ee:	4a17      	ldr	r2, [pc, #92]	@ (800354c <MX_RTC_Init+0x64>)
 80034f0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80034f2:	4b15      	ldr	r3, [pc, #84]	@ (8003548 <MX_RTC_Init+0x60>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80034f8:	4b13      	ldr	r3, [pc, #76]	@ (8003548 <MX_RTC_Init+0x60>)
 80034fa:	220f      	movs	r2, #15
 80034fc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80034fe:	4b12      	ldr	r3, [pc, #72]	@ (8003548 <MX_RTC_Init+0x60>)
 8003500:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8003504:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003506:	4b10      	ldr	r3, [pc, #64]	@ (8003548 <MX_RTC_Init+0x60>)
 8003508:	2200      	movs	r2, #0
 800350a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800350c:	4b0e      	ldr	r3, [pc, #56]	@ (8003548 <MX_RTC_Init+0x60>)
 800350e:	2200      	movs	r2, #0
 8003510:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003512:	4b0d      	ldr	r3, [pc, #52]	@ (8003548 <MX_RTC_Init+0x60>)
 8003514:	2200      	movs	r2, #0
 8003516:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003518:	4b0b      	ldr	r3, [pc, #44]	@ (8003548 <MX_RTC_Init+0x60>)
 800351a:	2200      	movs	r2, #0
 800351c:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800351e:	480a      	ldr	r0, [pc, #40]	@ (8003548 <MX_RTC_Init+0x60>)
 8003520:	f006 fb1e 	bl	8009b60 <HAL_RTC_Init>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d001      	beq.n	800352e <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800352a:	f7ff fed9 	bl	80032e0 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0xFFFF, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800352e:	2200      	movs	r2, #0
 8003530:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003534:	4804      	ldr	r0, [pc, #16]	@ (8003548 <MX_RTC_Init+0x60>)
 8003536:	f006 fc1f 	bl	8009d78 <HAL_RTCEx_SetWakeUpTimer_IT>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8003540:	f7ff fece 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003544:	bf00      	nop
 8003546:	bd80      	pop	{r7, pc}
 8003548:	20001b2c 	.word	0x20001b2c
 800354c:	40002800 	.word	0x40002800

08003550 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b096      	sub	sp, #88	@ 0x58
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003558:	f107 0308 	add.w	r3, r7, #8
 800355c:	2250      	movs	r2, #80	@ 0x50
 800355e:	2100      	movs	r1, #0
 8003560:	4618      	mov	r0, r3
 8003562:	f00f f8a1 	bl	80126a8 <memset>
  if(rtcHandle->Instance==RTC)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a12      	ldr	r2, [pc, #72]	@ (80035b4 <HAL_RTC_MspInit+0x64>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d11d      	bne.n	80035ac <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003570:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003574:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003576:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800357a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800357c:	f107 0308 	add.w	r3, r7, #8
 8003580:	4618      	mov	r0, r3
 8003582:	f006 f866 	bl	8009652 <HAL_RCCEx_PeriphCLKConfig>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d001      	beq.n	8003590 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800358c:	f7ff fea8 	bl	80032e0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003590:	f7ff ff7f 	bl	8003492 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003594:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003598:	f7ff ff8c 	bl	80034b4 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800359c:	2200      	movs	r2, #0
 800359e:	2100      	movs	r1, #0
 80035a0:	2003      	movs	r0, #3
 80035a2:	f002 fda6 	bl	80060f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80035a6:	2003      	movs	r0, #3
 80035a8:	f002 fdbd 	bl	8006126 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80035ac:	bf00      	nop
 80035ae:	3758      	adds	r7, #88	@ 0x58
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	40002800 	.word	0x40002800

080035b8 <LL_AHB2_GRP1_EnableClock>:
{
 80035b8:	b480      	push	{r7}
 80035ba:	b085      	sub	sp, #20
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80035c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80035d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4013      	ands	r3, r2
 80035da:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80035dc:	68fb      	ldr	r3, [r7, #12]
}
 80035de:	bf00      	nop
 80035e0:	3714      	adds	r7, #20
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <LL_APB1_GRP1_EnableClock>:
{
 80035ea:	b480      	push	{r7}
 80035ec:	b085      	sub	sp, #20
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80035f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035f6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80035f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4313      	orrs	r3, r2
 8003600:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003602:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003606:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4013      	ands	r3, r2
 800360c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800360e:	68fb      	ldr	r3, [r7, #12]
}
 8003610:	bf00      	nop
 8003612:	3714      	adds	r7, #20
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003624:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003628:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800362a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4313      	orrs	r3, r2
 8003632:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003634:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003638:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4013      	ands	r3, r2
 800363e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003640:	68fb      	ldr	r3, [r7, #12]
}
 8003642:	bf00      	nop
 8003644:	3714      	adds	r7, #20
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
	...

08003650 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003654:	4b1b      	ldr	r3, [pc, #108]	@ (80036c4 <MX_SPI1_Init+0x74>)
 8003656:	4a1c      	ldr	r2, [pc, #112]	@ (80036c8 <MX_SPI1_Init+0x78>)
 8003658:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800365a:	4b1a      	ldr	r3, [pc, #104]	@ (80036c4 <MX_SPI1_Init+0x74>)
 800365c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003660:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003662:	4b18      	ldr	r3, [pc, #96]	@ (80036c4 <MX_SPI1_Init+0x74>)
 8003664:	2200      	movs	r2, #0
 8003666:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003668:	4b16      	ldr	r3, [pc, #88]	@ (80036c4 <MX_SPI1_Init+0x74>)
 800366a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800366e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003670:	4b14      	ldr	r3, [pc, #80]	@ (80036c4 <MX_SPI1_Init+0x74>)
 8003672:	2202      	movs	r2, #2
 8003674:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003676:	4b13      	ldr	r3, [pc, #76]	@ (80036c4 <MX_SPI1_Init+0x74>)
 8003678:	2201      	movs	r2, #1
 800367a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800367c:	4b11      	ldr	r3, [pc, #68]	@ (80036c4 <MX_SPI1_Init+0x74>)
 800367e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003682:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003684:	4b0f      	ldr	r3, [pc, #60]	@ (80036c4 <MX_SPI1_Init+0x74>)
 8003686:	2210      	movs	r2, #16
 8003688:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800368a:	4b0e      	ldr	r3, [pc, #56]	@ (80036c4 <MX_SPI1_Init+0x74>)
 800368c:	2200      	movs	r2, #0
 800368e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003690:	4b0c      	ldr	r3, [pc, #48]	@ (80036c4 <MX_SPI1_Init+0x74>)
 8003692:	2200      	movs	r2, #0
 8003694:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003696:	4b0b      	ldr	r3, [pc, #44]	@ (80036c4 <MX_SPI1_Init+0x74>)
 8003698:	2200      	movs	r2, #0
 800369a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800369c:	4b09      	ldr	r3, [pc, #36]	@ (80036c4 <MX_SPI1_Init+0x74>)
 800369e:	2207      	movs	r2, #7
 80036a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036a2:	4b08      	ldr	r3, [pc, #32]	@ (80036c4 <MX_SPI1_Init+0x74>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80036a8:	4b06      	ldr	r3, [pc, #24]	@ (80036c4 <MX_SPI1_Init+0x74>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036ae:	4805      	ldr	r0, [pc, #20]	@ (80036c4 <MX_SPI1_Init+0x74>)
 80036b0:	f006 fc2e 	bl	8009f10 <HAL_SPI_Init>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d001      	beq.n	80036be <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80036ba:	f7ff fe11 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80036be:	bf00      	nop
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	20001b50 	.word	0x20001b50
 80036c8:	40013000 	.word	0x40013000

080036cc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80036d0:	4b1a      	ldr	r3, [pc, #104]	@ (800373c <MX_SPI2_Init+0x70>)
 80036d2:	4a1b      	ldr	r2, [pc, #108]	@ (8003740 <MX_SPI2_Init+0x74>)
 80036d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80036d6:	4b19      	ldr	r3, [pc, #100]	@ (800373c <MX_SPI2_Init+0x70>)
 80036d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80036dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80036de:	4b17      	ldr	r3, [pc, #92]	@ (800373c <MX_SPI2_Init+0x70>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80036e4:	4b15      	ldr	r3, [pc, #84]	@ (800373c <MX_SPI2_Init+0x70>)
 80036e6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80036ea:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80036ec:	4b13      	ldr	r3, [pc, #76]	@ (800373c <MX_SPI2_Init+0x70>)
 80036ee:	2202      	movs	r2, #2
 80036f0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80036f2:	4b12      	ldr	r3, [pc, #72]	@ (800373c <MX_SPI2_Init+0x70>)
 80036f4:	2201      	movs	r2, #1
 80036f6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80036f8:	4b10      	ldr	r3, [pc, #64]	@ (800373c <MX_SPI2_Init+0x70>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80036fe:	4b0f      	ldr	r3, [pc, #60]	@ (800373c <MX_SPI2_Init+0x70>)
 8003700:	2210      	movs	r2, #16
 8003702:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003704:	4b0d      	ldr	r3, [pc, #52]	@ (800373c <MX_SPI2_Init+0x70>)
 8003706:	2200      	movs	r2, #0
 8003708:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800370a:	4b0c      	ldr	r3, [pc, #48]	@ (800373c <MX_SPI2_Init+0x70>)
 800370c:	2200      	movs	r2, #0
 800370e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003710:	4b0a      	ldr	r3, [pc, #40]	@ (800373c <MX_SPI2_Init+0x70>)
 8003712:	2200      	movs	r2, #0
 8003714:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003716:	4b09      	ldr	r3, [pc, #36]	@ (800373c <MX_SPI2_Init+0x70>)
 8003718:	2207      	movs	r2, #7
 800371a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800371c:	4b07      	ldr	r3, [pc, #28]	@ (800373c <MX_SPI2_Init+0x70>)
 800371e:	2200      	movs	r2, #0
 8003720:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003722:	4b06      	ldr	r3, [pc, #24]	@ (800373c <MX_SPI2_Init+0x70>)
 8003724:	2200      	movs	r2, #0
 8003726:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003728:	4804      	ldr	r0, [pc, #16]	@ (800373c <MX_SPI2_Init+0x70>)
 800372a:	f006 fbf1 	bl	8009f10 <HAL_SPI_Init>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d001      	beq.n	8003738 <MX_SPI2_Init+0x6c>
  {
    Error_Handler();
 8003734:	f7ff fdd4 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003738:	bf00      	nop
 800373a:	bd80      	pop	{r7, pc}
 800373c:	20001bb4 	.word	0x20001bb4
 8003740:	40003800 	.word	0x40003800

08003744 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b088      	sub	sp, #32
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800374c:	f107 030c 	add.w	r3, r7, #12
 8003750:	2200      	movs	r2, #0
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	605a      	str	r2, [r3, #4]
 8003756:	609a      	str	r2, [r3, #8]
 8003758:	60da      	str	r2, [r3, #12]
 800375a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a2f      	ldr	r2, [pc, #188]	@ (8003820 <HAL_SPI_MspInit+0xdc>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d12b      	bne.n	80037be <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003766:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800376a:	f7ff ff57 	bl	800361c <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800376e:	2002      	movs	r0, #2
 8003770:	f7ff ff22 	bl	80035b8 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003774:	2001      	movs	r0, #1
 8003776:	f7ff ff1f 	bl	80035b8 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PB5     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = SPI1_MOSI_Pin;
 800377a:	2320      	movs	r3, #32
 800377c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800377e:	2302      	movs	r3, #2
 8003780:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003782:	2301      	movs	r3, #1
 8003784:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003786:	2303      	movs	r3, #3
 8003788:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800378a:	2305      	movs	r3, #5
 800378c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SPI1_MOSI_GPIO_Port, &GPIO_InitStruct);
 800378e:	f107 030c 	add.w	r3, r7, #12
 8003792:	4619      	mov	r1, r3
 8003794:	4823      	ldr	r0, [pc, #140]	@ (8003824 <HAL_SPI_MspInit+0xe0>)
 8003796:	f002 ff85 	bl	80066a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin|SPI1_SCK_Pin;
 800379a:	2360      	movs	r3, #96	@ 0x60
 800379c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800379e:	2302      	movs	r3, #2
 80037a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037a2:	2301      	movs	r3, #1
 80037a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037a6:	2303      	movs	r3, #3
 80037a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037aa:	2305      	movs	r3, #5
 80037ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ae:	f107 030c 	add.w	r3, r7, #12
 80037b2:	4619      	mov	r1, r3
 80037b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037b8:	f002 ff74 	bl	80066a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80037bc:	e02b      	b.n	8003816 <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI2)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a19      	ldr	r2, [pc, #100]	@ (8003828 <HAL_SPI_MspInit+0xe4>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d126      	bne.n	8003816 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80037c8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80037cc:	f7ff ff0d 	bl	80035ea <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037d0:	2008      	movs	r0, #8
 80037d2:	f7ff fef1 	bl	80035b8 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 80037d6:	2301      	movs	r3, #1
 80037d8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037da:	2302      	movs	r3, #2
 80037dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037de:	2301      	movs	r3, #1
 80037e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037e2:	2300      	movs	r3, #0
 80037e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80037e6:	2305      	movs	r3, #5
 80037e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 80037ea:	f107 030c 	add.w	r3, r7, #12
 80037ee:	4619      	mov	r1, r3
 80037f0:	480e      	ldr	r0, [pc, #56]	@ (800382c <HAL_SPI_MspInit+0xe8>)
 80037f2:	f002 ff57 	bl	80066a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_MISOp_Pin|SPI2_MOSIp_Pin;
 80037f6:	231a      	movs	r3, #26
 80037f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037fa:	2302      	movs	r3, #2
 80037fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037fe:	2301      	movs	r3, #1
 8003800:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003802:	2303      	movs	r3, #3
 8003804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003806:	2305      	movs	r3, #5
 8003808:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800380a:	f107 030c 	add.w	r3, r7, #12
 800380e:	4619      	mov	r1, r3
 8003810:	4806      	ldr	r0, [pc, #24]	@ (800382c <HAL_SPI_MspInit+0xe8>)
 8003812:	f002 ff47 	bl	80066a4 <HAL_GPIO_Init>
}
 8003816:	bf00      	nop
 8003818:	3720      	adds	r7, #32
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	40013000 	.word	0x40013000
 8003824:	48000400 	.word	0x48000400
 8003828:	40003800 	.word	0x40003800
 800382c:	48000c00 	.word	0x48000c00

08003830 <LL_AHB3_GRP1_EnableClock>:
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003838:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800383c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800383e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4313      	orrs	r3, r2
 8003846:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003848:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800384c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4013      	ands	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003854:	68fb      	ldr	r3, [r7, #12]
}
 8003856:	bf00      	nop
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr

08003862 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003862:	b580      	push	{r7, lr}
 8003864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8003866:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800386a:	f7ff ffe1 	bl	8003830 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800386e:	2200      	movs	r2, #0
 8003870:	2100      	movs	r1, #0
 8003872:	2005      	movs	r0, #5
 8003874:	f002 fc3d 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003878:	2005      	movs	r0, #5
 800387a:	f002 fc54 	bl	8006126 <HAL_NVIC_EnableIRQ>
  /* PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn, 0, 0);
 800387e:	2200      	movs	r2, #0
 8003880:	2100      	movs	r1, #0
 8003882:	202b      	movs	r0, #43	@ 0x2b
 8003884:	f002 fc35 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn);
 8003888:	202b      	movs	r0, #43	@ 0x2b
 800388a:	f002 fc4c 	bl	8006126 <HAL_NVIC_EnableIRQ>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 800388e:	2200      	movs	r2, #0
 8003890:	2100      	movs	r1, #0
 8003892:	202e      	movs	r0, #46	@ 0x2e
 8003894:	f002 fc2d 	bl	80060f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8003898:	202e      	movs	r0, #46	@ 0x2e
 800389a:	f002 fc44 	bl	8006126 <HAL_NVIC_EnableIRQ>

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 800389e:	2004      	movs	r0, #4
 80038a0:	f000 fe02 	bl	80044a8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80038a4:	f000 fe40 	bl	8004528 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80038a8:	2000      	movs	r0, #0
 80038aa:	f000 fe1d 	bl	80044e8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038ae:	bf00      	nop
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038b2:	b480      	push	{r7}
 80038b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038b6:	bf00      	nop
 80038b8:	e7fd      	b.n	80038b6 <NMI_Handler+0x4>

080038ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038ba:	b480      	push	{r7}
 80038bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038be:	bf00      	nop
 80038c0:	e7fd      	b.n	80038be <HardFault_Handler+0x4>

080038c2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038c2:	b480      	push	{r7}
 80038c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038c6:	bf00      	nop
 80038c8:	e7fd      	b.n	80038c6 <MemManage_Handler+0x4>

080038ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038ca:	b480      	push	{r7}
 80038cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038ce:	bf00      	nop
 80038d0:	e7fd      	b.n	80038ce <BusFault_Handler+0x4>

080038d2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038d2:	b480      	push	{r7}
 80038d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038d6:	bf00      	nop
 80038d8:	e7fd      	b.n	80038d6 <UsageFault_Handler+0x4>

080038da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038da:	b480      	push	{r7}
 80038dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038de:	bf00      	nop
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038ec:	bf00      	nop
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr

080038f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038f6:	b480      	push	{r7}
 80038f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038fa:	bf00      	nop
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003908:	f000 fd96 	bl	8004438 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800390c:	bf00      	nop
 800390e:	bd80      	pop	{r7, pc}

08003910 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8003914:	f7fe ff46 	bl	80027a4 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8003918:	bf00      	nop
 800391a:	bd80      	pop	{r7, pc}

0800391c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800391c:	b480      	push	{r7}
 800391e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003920:	bf00      	nop
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr

0800392a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800392a:	b580      	push	{r7, lr}
 800392c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STBC02_WAKE_UP_Pin);
 800392e:	2001      	movs	r0, #1
 8003930:	f003 f85a 	bl	80069e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003934:	bf00      	nop
 8003936:	bd80      	pop	{r7, pc}

08003938 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STTS22H_INT_Pin);
 800393c:	2002      	movs	r0, #2
 800393e:	f003 f853 	bl	80069e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003942:	bf00      	nop
 8003944:	bd80      	pop	{r7, pc}

08003946 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_Pin);
 800394a:	2004      	movs	r0, #4
 800394c:	f003 f84c 	bl	80069e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003950:	bf00      	nop
 8003952:	bd80      	pop	{r7, pc}

08003954 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IIS3DWB_INT1_Pin);
 8003958:	2008      	movs	r0, #8
 800395a:	f003 f845 	bl	80069e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800395e:	bf00      	nop
 8003960:	bd80      	pop	{r7, pc}

08003962 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003962:	b580      	push	{r7, lr}
 8003964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM330DHCX_INT1_Pin);
 8003966:	2010      	movs	r0, #16
 8003968:	f003 f83e 	bl	80069e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800396c:	bf00      	nop
 800396e:	bd80      	pop	{r7, pc}

08003970 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IIS3DWB_INT2_Pin);
 8003974:	2040      	movs	r0, #64	@ 0x40
 8003976:	f003 f837 	bl	80069e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ISM330DHCX_INT2_Pin);
 800397a:	2080      	movs	r0, #128	@ 0x80
 800397c:	f003 f834 	bl	80069e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IIS2DLPC_INT2_Pin);
 8003980:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003984:	f003 f830 	bl	80069e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003988:	bf00      	nop
 800398a:	bd80      	pop	{r7, pc}

0800398c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003990:	4803      	ldr	r0, [pc, #12]	@ (80039a0 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8003992:	f007 fb10 	bl	800afb6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8003996:	4803      	ldr	r0, [pc, #12]	@ (80039a4 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8003998:	f007 fb0d 	bl	800afb6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800399c:	bf00      	nop
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	20001c18 	.word	0x20001c18
 80039a4:	20001c64 	.word	0x20001c64

080039a8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80039ac:	4802      	ldr	r0, [pc, #8]	@ (80039b8 <LPUART1_IRQHandler+0x10>)
 80039ae:	f008 fd0d 	bl	800c3cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	20001cb0 	.word	0x20001cb0

080039bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IIS2DLPC_INT1_Pin);
 80039c0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80039c4:	f003 f810 	bl	80069e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_USER_Pin);
 80039c8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80039cc:	f003 f80c 	bl	80069e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80039d0:	bf00      	nop
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler>:

/**
  * @brief This function handles PWR switching on the fly, end of BLE activity, end of 802.15.4 activity, end of critical radio phase interrupt.
  */
void PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0

  /* USER CODE END PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 0 */
  /* USER CODE BEGIN PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 1 */

  /* USER CODE END PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 1 */
}
 80039d8:	bf00      	nop
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr

080039e2 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80039e6:	f00d ffa9 	bl	801193c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80039ea:	bf00      	nop
 80039ec:	bd80      	pop	{r7, pc}

080039ee <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80039f2:	f00d ffd9 	bl	80119a8 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80039f6:	bf00      	nop
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80039fe:	f003 f817 	bl	8006a30 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8003a02:	bf00      	nop
 8003a04:	bd80      	pop	{r7, pc}
	...

08003a08 <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8003a0c:	4802      	ldr	r0, [pc, #8]	@ (8003a18 <QUADSPI_IRQHandler+0x10>)
 8003a0e:	f004 f877 	bl	8007b00 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 8003a12:	bf00      	nop
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	20001ae8 	.word	0x20001ae8

08003a1c <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8003a20:	4802      	ldr	r0, [pc, #8]	@ (8003a2c <DMA2_Channel1_IRQHandler+0x10>)
 8003a22:	f002 fd2b 	bl	800647c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8003a26:	bf00      	nop
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20001dd8 	.word	0x20001dd8

08003a30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8003a34:	4b24      	ldr	r3, [pc, #144]	@ (8003ac8 <SystemInit+0x98>)
 8003a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a3a:	4a23      	ldr	r2, [pc, #140]	@ (8003ac8 <SystemInit+0x98>)
 8003a3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003a44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a4e:	f043 0301 	orr.w	r3, r3, #1
 8003a52:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8003a54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a58:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8003a5c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003a5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a68:	4b18      	ldr	r3, [pc, #96]	@ (8003acc <SystemInit+0x9c>)
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003a6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a7a:	f023 0305 	bic.w	r3, r3, #5
 8003a7e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003a82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a8e:	f023 0301 	bic.w	r3, r3, #1
 8003a92:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8003a96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a9a:	4a0d      	ldr	r2, [pc, #52]	@ (8003ad0 <SystemInit+0xa0>)
 8003a9c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8003a9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003aa2:	4a0b      	ldr	r2, [pc, #44]	@ (8003ad0 <SystemInit+0xa0>)
 8003aa4:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003aa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ab0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ab4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003ab6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003aba:	2200      	movs	r2, #0
 8003abc:	619a      	str	r2, [r3, #24]
}
 8003abe:	bf00      	nop
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	e000ed00 	.word	0xe000ed00
 8003acc:	faf6fefb 	.word	0xfaf6fefb
 8003ad0:	22041000 	.word	0x22041000

08003ad4 <LL_AHB2_GRP1_EnableClock>:
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003adc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ae0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003ae2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003aec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003af0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4013      	ands	r3, r2
 8003af6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003af8:	68fb      	ldr	r3, [r7, #12]
}
 8003afa:	bf00      	nop
 8003afc:	3714      	adds	r7, #20
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <LL_APB2_GRP1_EnableClock>:
{
 8003b06:	b480      	push	{r7}
 8003b08:	b085      	sub	sp, #20
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003b0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b12:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b14:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003b1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b22:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4013      	ands	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
}
 8003b2c:	bf00      	nop
 8003b2e:	3714      	adds	r7, #20
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b09c      	sub	sp, #112	@ 0x70
 8003b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b3e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003b42:	2200      	movs	r2, #0
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	605a      	str	r2, [r3, #4]
 8003b48:	609a      	str	r2, [r3, #8]
 8003b4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	605a      	str	r2, [r3, #4]
 8003b56:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b58:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	605a      	str	r2, [r3, #4]
 8003b62:	609a      	str	r2, [r3, #8]
 8003b64:	60da      	str	r2, [r3, #12]
 8003b66:	611a      	str	r2, [r3, #16]
 8003b68:	615a      	str	r2, [r3, #20]
 8003b6a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003b6c:	1d3b      	adds	r3, r7, #4
 8003b6e:	2234      	movs	r2, #52	@ 0x34
 8003b70:	2100      	movs	r1, #0
 8003b72:	4618      	mov	r0, r3
 8003b74:	f00e fd98 	bl	80126a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003b78:	4b45      	ldr	r3, [pc, #276]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003b7a:	4a46      	ldr	r2, [pc, #280]	@ (8003c94 <MX_TIM1_Init+0x15c>)
 8003b7c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003b7e:	4b44      	ldr	r3, [pc, #272]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b84:	4b42      	ldr	r3, [pc, #264]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003b8a:	4b41      	ldr	r3, [pc, #260]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003b8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b90:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b92:	4b3f      	ldr	r3, [pc, #252]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003b98:	4b3d      	ldr	r3, [pc, #244]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b9e:	4b3c      	ldr	r3, [pc, #240]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003ba4:	483a      	ldr	r0, [pc, #232]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003ba6:	f007 f8ed 	bl	800ad84 <HAL_TIM_Base_Init>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003bb0:	f7ff fb96 	bl	80032e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bb8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003bba:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	4833      	ldr	r0, [pc, #204]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003bc2:	f007 fcaf 	bl	800b524 <HAL_TIM_ConfigClockSource>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8003bcc:	f7ff fb88 	bl	80032e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003bd0:	482f      	ldr	r0, [pc, #188]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003bd2:	f007 f92e 	bl	800ae32 <HAL_TIM_PWM_Init>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d001      	beq.n	8003be0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8003bdc:	f7ff fb80 	bl	80032e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003be0:	2300      	movs	r3, #0
 8003be2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003be4:	2300      	movs	r3, #0
 8003be6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003be8:	2300      	movs	r3, #0
 8003bea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003bec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	4827      	ldr	r0, [pc, #156]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003bf4:	f008 fa76 	bl	800c0e4 <HAL_TIMEx_MasterConfigSynchronization>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8003bfe:	f7ff fb6f 	bl	80032e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c02:	2360      	movs	r3, #96	@ 0x60
 8003c04:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8003c06:	2300      	movs	r3, #0
 8003c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c12:	2300      	movs	r3, #0
 8003c14:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003c16:	2300      	movs	r3, #0
 8003c18:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003c1e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003c22:	2204      	movs	r2, #4
 8003c24:	4619      	mov	r1, r3
 8003c26:	481a      	ldr	r0, [pc, #104]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003c28:	f007 fb68 	bl	800b2fc <HAL_TIM_PWM_ConfigChannel>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8003c32:	f7ff fb55 	bl	80032e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003c36:	2300      	movs	r3, #0
 8003c38:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003c42:	2300      	movs	r3, #0
 8003c44:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003c46:	2300      	movs	r3, #0
 8003c48:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003c4a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c4e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003c50:	2300      	movs	r3, #0
 8003c52:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003c54:	2300      	movs	r3, #0
 8003c56:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003c5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c60:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003c62:	2300      	movs	r3, #0
 8003c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003c66:	2300      	movs	r3, #0
 8003c68:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003c6e:	1d3b      	adds	r3, r7, #4
 8003c70:	4619      	mov	r1, r3
 8003c72:	4807      	ldr	r0, [pc, #28]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003c74:	f008 fa96 	bl	800c1a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8003c7e:	f7ff fb2f 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003c82:	4803      	ldr	r0, [pc, #12]	@ (8003c90 <MX_TIM1_Init+0x158>)
 8003c84:	f000 f89e 	bl	8003dc4 <HAL_TIM_MspPostInit>

}
 8003c88:	bf00      	nop
 8003c8a:	3770      	adds	r7, #112	@ 0x70
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	20001c18 	.word	0x20001c18
 8003c94:	40012c00 	.word	0x40012c00

08003c98 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8003c9e:	463b      	mov	r3, r7
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	605a      	str	r2, [r3, #4]
 8003ca6:	609a      	str	r2, [r3, #8]
 8003ca8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003caa:	4b1e      	ldr	r3, [pc, #120]	@ (8003d24 <MX_TIM16_Init+0x8c>)
 8003cac:	4a1e      	ldr	r2, [pc, #120]	@ (8003d28 <MX_TIM16_Init+0x90>)
 8003cae:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8003cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8003d24 <MX_TIM16_Init+0x8c>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d24 <MX_TIM16_Init+0x8c>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 320;
 8003cbc:	4b19      	ldr	r3, [pc, #100]	@ (8003d24 <MX_TIM16_Init+0x8c>)
 8003cbe:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003cc2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cc4:	4b17      	ldr	r3, [pc, #92]	@ (8003d24 <MX_TIM16_Init+0x8c>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003cca:	4b16      	ldr	r3, [pc, #88]	@ (8003d24 <MX_TIM16_Init+0x8c>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cd0:	4b14      	ldr	r3, [pc, #80]	@ (8003d24 <MX_TIM16_Init+0x8c>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003cd6:	4813      	ldr	r0, [pc, #76]	@ (8003d24 <MX_TIM16_Init+0x8c>)
 8003cd8:	f007 f854 	bl	800ad84 <HAL_TIM_Base_Init>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d001      	beq.n	8003ce6 <MX_TIM16_Init+0x4e>
  {
    Error_Handler();
 8003ce2:	f7ff fafd 	bl	80032e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim16) != HAL_OK)
 8003ce6:	480f      	ldr	r0, [pc, #60]	@ (8003d24 <MX_TIM16_Init+0x8c>)
 8003ce8:	f007 f904 	bl	800aef4 <HAL_TIM_IC_Init>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <MX_TIM16_Init+0x5e>
  {
    Error_Handler();
 8003cf2:	f7ff faf5 	bl	80032e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003d02:	2300      	movs	r3, #0
 8003d04:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim16, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003d06:	463b      	mov	r3, r7
 8003d08:	2200      	movs	r2, #0
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4805      	ldr	r0, [pc, #20]	@ (8003d24 <MX_TIM16_Init+0x8c>)
 8003d0e:	f007 fa59 	bl	800b1c4 <HAL_TIM_IC_ConfigChannel>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <MX_TIM16_Init+0x84>
  {
    Error_Handler();
 8003d18:	f7ff fae2 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003d1c:	bf00      	nop
 8003d1e:	3710      	adds	r7, #16
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	20001c64 	.word	0x20001c64
 8003d28:	40014400 	.word	0x40014400

08003d2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b088      	sub	sp, #32
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d34:	f107 030c 	add.w	r3, r7, #12
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	605a      	str	r2, [r3, #4]
 8003d3e:	609a      	str	r2, [r3, #8]
 8003d40:	60da      	str	r2, [r3, #12]
 8003d42:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a1b      	ldr	r2, [pc, #108]	@ (8003db8 <HAL_TIM_Base_MspInit+0x8c>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d10c      	bne.n	8003d68 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d4e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003d52:	f7ff fed8 	bl	8003b06 <LL_APB2_GRP1_EnableClock>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8003d56:	2200      	movs	r2, #0
 8003d58:	2101      	movs	r1, #1
 8003d5a:	2019      	movs	r0, #25
 8003d5c:	f002 f9c9 	bl	80060f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003d60:	2019      	movs	r0, #25
 8003d62:	f002 f9e0 	bl	8006126 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8003d66:	e023      	b.n	8003db0 <HAL_TIM_Base_MspInit+0x84>
  else if(tim_baseHandle->Instance==TIM16)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a13      	ldr	r2, [pc, #76]	@ (8003dbc <HAL_TIM_Base_MspInit+0x90>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d11e      	bne.n	8003db0 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003d72:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8003d76:	f7ff fec6 	bl	8003b06 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d7a:	2010      	movs	r0, #16
 8003d7c:	f7ff feaa 	bl	8003ad4 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = STBC02_CHG_Pin;
 8003d80:	2301      	movs	r3, #1
 8003d82:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d84:	2302      	movs	r3, #2
 8003d86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8003d90:	230e      	movs	r3, #14
 8003d92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STBC02_CHG_GPIO_Port, &GPIO_InitStruct);
 8003d94:	f107 030c 	add.w	r3, r7, #12
 8003d98:	4619      	mov	r1, r3
 8003d9a:	4809      	ldr	r0, [pc, #36]	@ (8003dc0 <HAL_TIM_Base_MspInit+0x94>)
 8003d9c:	f002 fc82 	bl	80066a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8003da0:	2200      	movs	r2, #0
 8003da2:	2101      	movs	r1, #1
 8003da4:	2019      	movs	r0, #25
 8003da6:	f002 f9a4 	bl	80060f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003daa:	2019      	movs	r0, #25
 8003dac:	f002 f9bb 	bl	8006126 <HAL_NVIC_EnableIRQ>
}
 8003db0:	bf00      	nop
 8003db2:	3720      	adds	r7, #32
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40012c00 	.word	0x40012c00
 8003dbc:	40014400 	.word	0x40014400
 8003dc0:	48001000 	.word	0x48001000

08003dc4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b088      	sub	sp, #32
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dcc:	f107 030c 	add.w	r3, r7, #12
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	605a      	str	r2, [r3, #4]
 8003dd6:	609a      	str	r2, [r3, #8]
 8003dd8:	60da      	str	r2, [r3, #12]
 8003dda:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a0d      	ldr	r2, [pc, #52]	@ (8003e18 <HAL_TIM_MspPostInit+0x54>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d113      	bne.n	8003e0e <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003de6:	2008      	movs	r0, #8
 8003de8:	f7ff fe74 	bl	8003ad4 <LL_AHB2_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PD15     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 8003dec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003df0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df2:	2302      	movs	r3, #2
 8003df4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df6:	2300      	movs	r3, #0
 8003df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8003e02:	f107 030c 	add.w	r3, r7, #12
 8003e06:	4619      	mov	r1, r3
 8003e08:	4804      	ldr	r0, [pc, #16]	@ (8003e1c <HAL_TIM_MspPostInit+0x58>)
 8003e0a:	f002 fc4b 	bl	80066a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003e0e:	bf00      	nop
 8003e10:	3720      	adds	r7, #32
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	40012c00 	.word	0x40012c00
 8003e1c:	48000c00 	.word	0x48000c00

08003e20 <LL_AHB2_GRP1_EnableClock>:
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003e28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003e2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003e38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e3c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4013      	ands	r3, r2
 8003e42:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003e44:	68fb      	ldr	r3, [r7, #12]
}
 8003e46:	bf00      	nop
 8003e48:	3714      	adds	r7, #20
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <LL_APB1_GRP2_EnableClock>:
{
 8003e52:	b480      	push	{r7}
 8003e54:	b085      	sub	sp, #20
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8003e5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e5e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8003e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e6e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4013      	ands	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003e76:	68fb      	ldr	r3, [r7, #12]
}
 8003e78:	bf00      	nop
 8003e7a:	3714      	adds	r7, #20
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <LL_APB2_GRP1_EnableClock>:
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003e8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e90:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003e92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003e9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ea0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
}
 8003eaa:	bf00      	nop
 8003eac:	3714      	adds	r7, #20
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
	...

08003eb8 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003ebc:	4b22      	ldr	r3, [pc, #136]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003ebe:	4a23      	ldr	r2, [pc, #140]	@ (8003f4c <MX_LPUART1_UART_Init+0x94>)
 8003ec0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8003ec2:	4b21      	ldr	r3, [pc, #132]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003ec4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003ec8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003eca:	4b1f      	ldr	r3, [pc, #124]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003ed6:	4b1c      	ldr	r3, [pc, #112]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003edc:	4b1a      	ldr	r3, [pc, #104]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003ede:	220c      	movs	r2, #12
 8003ee0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ee2:	4b19      	ldr	r3, [pc, #100]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ee8:	4b17      	ldr	r3, [pc, #92]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003eee:	4b16      	ldr	r3, [pc, #88]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ef4:	4b14      	ldr	r3, [pc, #80]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8003efa:	4b13      	ldr	r3, [pc, #76]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003f00:	4811      	ldr	r0, [pc, #68]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003f02:	f008 fa13 	bl	800c32c <HAL_UART_Init>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d001      	beq.n	8003f10 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8003f0c:	f7ff f9e8 	bl	80032e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f10:	2100      	movs	r1, #0
 8003f12:	480d      	ldr	r0, [pc, #52]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003f14:	f009 fa93 	bl	800d43e <HAL_UARTEx_SetTxFifoThreshold>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003f1e:	f7ff f9df 	bl	80032e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003f22:	2100      	movs	r1, #0
 8003f24:	4808      	ldr	r0, [pc, #32]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003f26:	f009 fac8 	bl	800d4ba <HAL_UARTEx_SetRxFifoThreshold>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003f30:	f7ff f9d6 	bl	80032e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003f34:	4804      	ldr	r0, [pc, #16]	@ (8003f48 <MX_LPUART1_UART_Init+0x90>)
 8003f36:	f009 fa49 	bl	800d3cc <HAL_UARTEx_DisableFifoMode>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003f40:	f7ff f9ce 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003f44:	bf00      	nop
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	20001cb0 	.word	0x20001cb0
 8003f4c:	40008000 	.word	0x40008000

08003f50 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003f54:	4b23      	ldr	r3, [pc, #140]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f56:	4a24      	ldr	r2, [pc, #144]	@ (8003fe8 <MX_USART1_UART_Init+0x98>)
 8003f58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003f5a:	4b22      	ldr	r3, [pc, #136]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003f60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f62:	4b20      	ldr	r3, [pc, #128]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f68:	4b1e      	ldr	r3, [pc, #120]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f74:	4b1b      	ldr	r3, [pc, #108]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f76:	220c      	movs	r2, #12
 8003f78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8003f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f7c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003f80:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f82:	4b18      	ldr	r3, [pc, #96]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003f88:	4b16      	ldr	r3, [pc, #88]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003f8e:	4b15      	ldr	r3, [pc, #84]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f94:	4b13      	ldr	r3, [pc, #76]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f9a:	4812      	ldr	r0, [pc, #72]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003f9c:	f008 f9c6 	bl	800c32c <HAL_UART_Init>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8003fa6:	f7ff f99b 	bl	80032e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003faa:	2100      	movs	r1, #0
 8003fac:	480d      	ldr	r0, [pc, #52]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003fae:	f009 fa46 	bl	800d43e <HAL_UARTEx_SetTxFifoThreshold>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8003fb8:	f7ff f992 	bl	80032e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	4809      	ldr	r0, [pc, #36]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003fc0:	f009 fa7b 	bl	800d4ba <HAL_UARTEx_SetRxFifoThreshold>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8003fca:	f7ff f989 	bl	80032e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003fce:	4805      	ldr	r0, [pc, #20]	@ (8003fe4 <MX_USART1_UART_Init+0x94>)
 8003fd0:	f009 f9fc 	bl	800d3cc <HAL_UARTEx_DisableFifoMode>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8003fda:	f7ff f981 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003fde:	bf00      	nop
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	20001d44 	.word	0x20001d44
 8003fe8:	40013800 	.word	0x40013800

08003fec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b09c      	sub	sp, #112	@ 0x70
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ff4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]
 8003ffc:	605a      	str	r2, [r3, #4]
 8003ffe:	609a      	str	r2, [r3, #8]
 8004000:	60da      	str	r2, [r3, #12]
 8004002:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004004:	f107 030c 	add.w	r3, r7, #12
 8004008:	2250      	movs	r2, #80	@ 0x50
 800400a:	2100      	movs	r1, #0
 800400c:	4618      	mov	r0, r3
 800400e:	f00e fb4b 	bl	80126a8 <memset>
  if(uartHandle->Instance==LPUART1)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a4e      	ldr	r2, [pc, #312]	@ (8004150 <HAL_UART_MspInit+0x164>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d155      	bne.n	80040c8 <HAL_UART_MspInit+0xdc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800401c:	2302      	movs	r3, #2
 800401e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8004020:	2300      	movs	r3, #0
 8004022:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004024:	f107 030c 	add.w	r3, r7, #12
 8004028:	4618      	mov	r0, r3
 800402a:	f005 fb12 	bl	8009652 <HAL_RCCEx_PeriphCLKConfig>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004034:	f7ff f954 	bl	80032e0 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004038:	2001      	movs	r0, #1
 800403a:	f7ff ff0a 	bl	8003e52 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800403e:	2004      	movs	r0, #4
 8004040:	f7ff feee 	bl	8003e20 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8004044:	2303      	movs	r3, #3
 8004046:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004048:	2302      	movs	r3, #2
 800404a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404c:	2300      	movs	r3, #0
 800404e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004050:	2303      	movs	r3, #3
 8004052:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004054:	2308      	movs	r3, #8
 8004056:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004058:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800405c:	4619      	mov	r1, r3
 800405e:	483d      	ldr	r0, [pc, #244]	@ (8004154 <HAL_UART_MspInit+0x168>)
 8004060:	f002 fb20 	bl	80066a4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA2_Channel1;
 8004064:	4b3c      	ldr	r3, [pc, #240]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 8004066:	4a3d      	ldr	r2, [pc, #244]	@ (800415c <HAL_UART_MspInit+0x170>)
 8004068:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800406a:	4b3b      	ldr	r3, [pc, #236]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 800406c:	2211      	movs	r2, #17
 800406e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004070:	4b39      	ldr	r3, [pc, #228]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 8004072:	2210      	movs	r2, #16
 8004074:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004076:	4b38      	ldr	r3, [pc, #224]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 8004078:	2200      	movs	r2, #0
 800407a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800407c:	4b36      	ldr	r3, [pc, #216]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 800407e:	2280      	movs	r2, #128	@ 0x80
 8004080:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004082:	4b35      	ldr	r3, [pc, #212]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 8004084:	2200      	movs	r2, #0
 8004086:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004088:	4b33      	ldr	r3, [pc, #204]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 800408a:	2200      	movs	r2, #0
 800408c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800408e:	4b32      	ldr	r3, [pc, #200]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 8004090:	2200      	movs	r2, #0
 8004092:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004094:	4b30      	ldr	r3, [pc, #192]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 8004096:	2200      	movs	r2, #0
 8004098:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800409a:	482f      	ldr	r0, [pc, #188]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 800409c:	f002 f888 	bl	80061b0 <HAL_DMA_Init>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d001      	beq.n	80040aa <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 80040a6:	f7ff f91b 	bl	80032e0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a2a      	ldr	r2, [pc, #168]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 80040ae:	67da      	str	r2, [r3, #124]	@ 0x7c
 80040b0:	4a29      	ldr	r2, [pc, #164]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80040b6:	2200      	movs	r2, #0
 80040b8:	2100      	movs	r1, #0
 80040ba:	2025      	movs	r0, #37	@ 0x25
 80040bc:	f002 f819 	bl	80060f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80040c0:	2025      	movs	r0, #37	@ 0x25
 80040c2:	f002 f830 	bl	8006126 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80040c6:	e03e      	b.n	8004146 <HAL_UART_MspInit+0x15a>
  else if(uartHandle->Instance==USART1)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a24      	ldr	r2, [pc, #144]	@ (8004160 <HAL_UART_MspInit+0x174>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d139      	bne.n	8004146 <HAL_UART_MspInit+0x15a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80040d2:	2301      	movs	r3, #1
 80040d4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80040d6:	2300      	movs	r3, #0
 80040d8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80040da:	f107 030c 	add.w	r3, r7, #12
 80040de:	4618      	mov	r0, r3
 80040e0:	f005 fab7 	bl	8009652 <HAL_RCCEx_PeriphCLKConfig>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <HAL_UART_MspInit+0x102>
      Error_Handler();
 80040ea:	f7ff f8f9 	bl	80032e0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80040ee:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80040f2:	f7ff fec7 	bl	8003e84 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040f6:	2002      	movs	r0, #2
 80040f8:	f7ff fe92 	bl	8003e20 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040fc:	2001      	movs	r0, #1
 80040fe:	f7ff fe8f 	bl	8003e20 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USART1_CTS_Pin|USART1_RTS_Pin|USART1_TX_Pin;
 8004102:	2358      	movs	r3, #88	@ 0x58
 8004104:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004106:	2302      	movs	r3, #2
 8004108:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800410a:	2300      	movs	r3, #0
 800410c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800410e:	2300      	movs	r3, #0
 8004110:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004112:	2307      	movs	r3, #7
 8004114:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004116:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800411a:	4619      	mov	r1, r3
 800411c:	4811      	ldr	r0, [pc, #68]	@ (8004164 <HAL_UART_MspInit+0x178>)
 800411e:	f002 fac1 	bl	80066a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART1_RX_Pin;
 8004122:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004126:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004128:	2302      	movs	r3, #2
 800412a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412c:	2300      	movs	r3, #0
 800412e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004130:	2300      	movs	r3, #0
 8004132:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004134:	2307      	movs	r3, #7
 8004136:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(USART1_RX_GPIO_Port, &GPIO_InitStruct);
 8004138:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800413c:	4619      	mov	r1, r3
 800413e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004142:	f002 faaf 	bl	80066a4 <HAL_GPIO_Init>
}
 8004146:	bf00      	nop
 8004148:	3770      	adds	r7, #112	@ 0x70
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40008000 	.word	0x40008000
 8004154:	48000800 	.word	0x48000800
 8004158:	20001dd8 	.word	0x20001dd8
 800415c:	40020408 	.word	0x40020408
 8004160:	40013800 	.word	0x40013800
 8004164:	48000400 	.word	0x48000400

08004168 <LL_AHB2_GRP1_EnableClock>:
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004174:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004176:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4313      	orrs	r3, r2
 800417e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004180:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004184:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4013      	ands	r3, r2
 800418a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800418c:	68fb      	ldr	r3, [r7, #12]
}
 800418e:	bf00      	nop
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr

0800419a <LL_APB1_GRP1_EnableClock>:
{
 800419a:	b480      	push	{r7}
 800419c:	b085      	sub	sp, #20
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80041a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80041a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80041b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041b6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4013      	ands	r3, r2
 80041bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80041be:	68fb      	ldr	r3, [r7, #12]
}
 80041c0:	bf00      	nop
 80041c2:	3714      	adds	r7, #20
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80041d0:	4b10      	ldr	r3, [pc, #64]	@ (8004214 <MX_USB_PCD_Init+0x48>)
 80041d2:	4a11      	ldr	r2, [pc, #68]	@ (8004218 <MX_USB_PCD_Init+0x4c>)
 80041d4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80041d6:	4b0f      	ldr	r3, [pc, #60]	@ (8004214 <MX_USB_PCD_Init+0x48>)
 80041d8:	2208      	movs	r2, #8
 80041da:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80041dc:	4b0d      	ldr	r3, [pc, #52]	@ (8004214 <MX_USB_PCD_Init+0x48>)
 80041de:	2202      	movs	r2, #2
 80041e0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80041e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004214 <MX_USB_PCD_Init+0x48>)
 80041e4:	2202      	movs	r2, #2
 80041e6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80041e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004214 <MX_USB_PCD_Init+0x48>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80041ee:	4b09      	ldr	r3, [pc, #36]	@ (8004214 <MX_USB_PCD_Init+0x48>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80041f4:	4b07      	ldr	r3, [pc, #28]	@ (8004214 <MX_USB_PCD_Init+0x48>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80041fa:	4b06      	ldr	r3, [pc, #24]	@ (8004214 <MX_USB_PCD_Init+0x48>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8004200:	4804      	ldr	r0, [pc, #16]	@ (8004214 <MX_USB_PCD_Init+0x48>)
 8004202:	f003 faf1 	bl	80077e8 <HAL_PCD_Init>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d001      	beq.n	8004210 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 800420c:	f7ff f868 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8004210:	bf00      	nop
 8004212:	bd80      	pop	{r7, pc}
 8004214:	20001e38 	.word	0x20001e38
 8004218:	40006800 	.word	0x40006800

0800421c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b09c      	sub	sp, #112	@ 0x70
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004224:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004228:	2200      	movs	r2, #0
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	605a      	str	r2, [r3, #4]
 800422e:	609a      	str	r2, [r3, #8]
 8004230:	60da      	str	r2, [r3, #12]
 8004232:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004234:	f107 030c 	add.w	r3, r7, #12
 8004238:	2250      	movs	r2, #80	@ 0x50
 800423a:	2100      	movs	r1, #0
 800423c:	4618      	mov	r0, r3
 800423e:	f00e fa33 	bl	80126a8 <memset>
  if(pcdHandle->Instance==USB)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a17      	ldr	r2, [pc, #92]	@ (80042a4 <HAL_PCD_MspInit+0x88>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d127      	bne.n	800429c <HAL_PCD_MspInit+0x80>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800424c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004250:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004252:	2300      	movs	r3, #0
 8004254:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004256:	f107 030c 	add.w	r3, r7, #12
 800425a:	4618      	mov	r0, r3
 800425c:	f005 f9f9 	bl	8009652 <HAL_RCCEx_PeriphCLKConfig>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8004266:	f7ff f83b 	bl	80032e0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800426a:	2001      	movs	r0, #1
 800426c:	f7ff ff7c 	bl	8004168 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA12     ------> USB_DP
    PA11     ------> USB_DM
    */
    GPIO_InitStruct.Pin = USB_DP_Pin|USB_DM_Pin;
 8004270:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004274:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004276:	2302      	movs	r3, #2
 8004278:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800427a:	2300      	movs	r3, #0
 800427c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800427e:	2303      	movs	r3, #3
 8004280:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8004282:	230a      	movs	r3, #10
 8004284:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004286:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800428a:	4619      	mov	r1, r3
 800428c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004290:	f002 fa08 	bl	80066a4 <HAL_GPIO_Init>

    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004294:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8004298:	f7ff ff7f 	bl	800419a <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800429c:	bf00      	nop
 800429e:	3770      	adds	r7, #112	@ 0x70
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	40006800 	.word	0x40006800

080042a8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80042a8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042aa:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042ac:	3304      	adds	r3, #4

080042ae <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042ae:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042b0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80042b2:	d3f9      	bcc.n	80042a8 <CopyDataInit>
  bx lr
 80042b4:	4770      	bx	lr

080042b6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80042b6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80042b8:	3004      	adds	r0, #4

080042ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80042ba:	4288      	cmp	r0, r1
  bcc FillZerobss
 80042bc:	d3fb      	bcc.n	80042b6 <FillZerobss>
  bx lr
 80042be:	4770      	bx	lr

080042c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80042c0:	480c      	ldr	r0, [pc, #48]	@ (80042f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80042c2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80042c4:	f7ff fbb4 	bl	8003a30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80042c8:	480b      	ldr	r0, [pc, #44]	@ (80042f8 <LoopForever+0x6>)
 80042ca:	490c      	ldr	r1, [pc, #48]	@ (80042fc <LoopForever+0xa>)
 80042cc:	4a0c      	ldr	r2, [pc, #48]	@ (8004300 <LoopForever+0xe>)
 80042ce:	2300      	movs	r3, #0
 80042d0:	f7ff ffed 	bl	80042ae <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80042d4:	480b      	ldr	r0, [pc, #44]	@ (8004304 <LoopForever+0x12>)
 80042d6:	490c      	ldr	r1, [pc, #48]	@ (8004308 <LoopForever+0x16>)
 80042d8:	4a0c      	ldr	r2, [pc, #48]	@ (800430c <LoopForever+0x1a>)
 80042da:	2300      	movs	r3, #0
 80042dc:	f7ff ffe7 	bl	80042ae <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80042e0:	480b      	ldr	r0, [pc, #44]	@ (8004310 <LoopForever+0x1e>)
 80042e2:	490c      	ldr	r1, [pc, #48]	@ (8004314 <LoopForever+0x22>)
 80042e4:	2300      	movs	r3, #0
 80042e6:	f7ff ffe8 	bl	80042ba <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80042ea:	f00e f9eb 	bl	80126c4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80042ee:	f7fe ff31 	bl	8003154 <main>

080042f2 <LoopForever>:

LoopForever:
  b LoopForever
 80042f2:	e7fe      	b.n	80042f2 <LoopForever>
  ldr   r0, =_estack
 80042f4:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80042f8:	20000008 	.word	0x20000008
 80042fc:	20000074 	.word	0x20000074
 8004300:	08031838 	.word	0x08031838
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8004304:	200301e4 	.word	0x200301e4
 8004308:	20030a67 	.word	0x20030a67
 800430c:	080318ea 	.word	0x080318ea
  INIT_BSS _sbss, _ebss
 8004310:	200000c0 	.word	0x200000c0
 8004314:	20005510 	.word	0x20005510

08004318 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004318:	e7fe      	b.n	8004318 <ADC1_IRQHandler>
	...

0800431c <LL_VREFBUF_Enable>:
  * @brief  Enable Internal voltage reference
  * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Enable
  * @retval None
  */
__STATIC_INLINE void LL_VREFBUF_Enable(void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8004320:	4b05      	ldr	r3, [pc, #20]	@ (8004338 <LL_VREFBUF_Enable+0x1c>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a04      	ldr	r2, [pc, #16]	@ (8004338 <LL_VREFBUF_Enable+0x1c>)
 8004326:	f043 0301 	orr.w	r3, r3, #1
 800432a:	6013      	str	r3, [r2, #0]
}
 800432c:	bf00      	nop
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	40010030 	.word	0x40010030

0800433c <LL_VREFBUF_SetVoltageScaling>:
  *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
  *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
  * @retval None
  */
__STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
 8004344:	4b06      	ldr	r3, [pc, #24]	@ (8004360 <LL_VREFBUF_SetVoltageScaling+0x24>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f023 0204 	bic.w	r2, r3, #4
 800434c:	4904      	ldr	r1, [pc, #16]	@ (8004360 <LL_VREFBUF_SetVoltageScaling+0x24>)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4313      	orrs	r3, r2
 8004352:	600b      	str	r3, [r1, #0]
}
 8004354:	bf00      	nop
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr
 8004360:	40010030 	.word	0x40010030

08004364 <LL_VREFBUF_SetTrimming>:
  * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_SetTrimming
  * @param  Value Between 0 and 0x3F
  * @retval None
  */
__STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  WRITE_REG(VREFBUF->CCR, Value);
 800436c:	4a04      	ldr	r2, [pc, #16]	@ (8004380 <LL_VREFBUF_SetTrimming+0x1c>)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6053      	str	r3, [r2, #4]
}
 8004372:	bf00      	nop
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	40010030 	.word	0x40010030

08004384 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800438a:	2300      	movs	r3, #0
 800438c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800438e:	4b0c      	ldr	r3, [pc, #48]	@ (80043c0 <HAL_Init+0x3c>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a0b      	ldr	r2, [pc, #44]	@ (80043c0 <HAL_Init+0x3c>)
 8004394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004398:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800439a:	2003      	movs	r0, #3
 800439c:	f001 fe9e 	bl	80060dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043a0:	200f      	movs	r0, #15
 80043a2:	f000 f80f 	bl	80043c4 <HAL_InitTick>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d002      	beq.n	80043b2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	71fb      	strb	r3, [r7, #7]
 80043b0:	e001      	b.n	80043b6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80043b2:	f7ff fa56 	bl	8003862 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80043b6:	79fb      	ldrb	r3, [r7, #7]
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3708      	adds	r7, #8
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	58004000 	.word	0x58004000

080043c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80043cc:	2300      	movs	r3, #0
 80043ce:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80043d0:	4b17      	ldr	r3, [pc, #92]	@ (8004430 <HAL_InitTick+0x6c>)
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d024      	beq.n	8004422 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80043d8:	f004 feaa 	bl	8009130 <HAL_RCC_GetHCLKFreq>
 80043dc:	4602      	mov	r2, r0
 80043de:	4b14      	ldr	r3, [pc, #80]	@ (8004430 <HAL_InitTick+0x6c>)
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	4619      	mov	r1, r3
 80043e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80043e8:	fbb3 f3f1 	udiv	r3, r3, r1
 80043ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f0:	4618      	mov	r0, r3
 80043f2:	f001 feb4 	bl	800615e <HAL_SYSTICK_Config>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d10f      	bne.n	800441c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b0f      	cmp	r3, #15
 8004400:	d809      	bhi.n	8004416 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004402:	2200      	movs	r2, #0
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800440a:	f001 fe72 	bl	80060f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800440e:	4a09      	ldr	r2, [pc, #36]	@ (8004434 <HAL_InitTick+0x70>)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6013      	str	r3, [r2, #0]
 8004414:	e007      	b.n	8004426 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	73fb      	strb	r3, [r7, #15]
 800441a:	e004      	b.n	8004426 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	73fb      	strb	r3, [r7, #15]
 8004420:	e001      	b.n	8004426 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004426:	7bfb      	ldrb	r3, [r7, #15]
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}
 8004430:	20000014 	.word	0x20000014
 8004434:	20000010 	.word	0x20000010

08004438 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800443c:	4b06      	ldr	r3, [pc, #24]	@ (8004458 <HAL_IncTick+0x20>)
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	461a      	mov	r2, r3
 8004442:	4b06      	ldr	r3, [pc, #24]	@ (800445c <HAL_IncTick+0x24>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4413      	add	r3, r2
 8004448:	4a04      	ldr	r2, [pc, #16]	@ (800445c <HAL_IncTick+0x24>)
 800444a:	6013      	str	r3, [r2, #0]
}
 800444c:	bf00      	nop
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	20000014 	.word	0x20000014
 800445c:	20002114 	.word	0x20002114

08004460 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004460:	b480      	push	{r7}
 8004462:	af00      	add	r7, sp, #0
  return uwTick;
 8004464:	4b03      	ldr	r3, [pc, #12]	@ (8004474 <HAL_GetTick+0x14>)
 8004466:	681b      	ldr	r3, [r3, #0]
}
 8004468:	4618      	mov	r0, r3
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	20002114 	.word	0x20002114

08004478 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8004478:	b480      	push	{r7}
 800447a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800447c:	4b03      	ldr	r3, [pc, #12]	@ (800448c <HAL_GetTickPrio+0x14>)
 800447e:	681b      	ldr	r3, [r3, #0]
}
 8004480:	4618      	mov	r0, r3
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	20000010 	.word	0x20000010

08004490 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8004494:	4b03      	ldr	r3, [pc, #12]	@ (80044a4 <HAL_GetTickFreq+0x14>)
 8004496:	781b      	ldrb	r3, [r3, #0]
}
 8004498:	4618      	mov	r0, r3
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	20000014 	.word	0x20000014

080044a8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  * @note   Retrieve the TrimmingValue from factory located at
  *         VREFBUF_SC0_CAL_ADDR or VREFBUF_SC1_CAL_ADDR addresses.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t TrimmingValue;

  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  LL_VREFBUF_SetVoltageScaling(VoltageScaling);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f7ff ff43 	bl	800433c <LL_VREFBUF_SetVoltageScaling>

  /* Restrieve Calibration data and store them into trimming field */
  if (VoltageScaling == SYSCFG_VREFBUF_VOLTAGE_SCALE0)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d105      	bne.n	80044c8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x20>
  {
    TrimmingValue = ((uint32_t) * VREFBUF_SC0_CAL_ADDR) & 0x3FU;
 80044bc:	4b08      	ldr	r3, [pc, #32]	@ (80044e0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x38>)
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044c4:	60fb      	str	r3, [r7, #12]
 80044c6:	e004      	b.n	80044d2 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x2a>
  }
  else
  {
    TrimmingValue = ((uint32_t) * VREFBUF_SC1_CAL_ADDR) & 0x3FU;
 80044c8:	4b06      	ldr	r3, [pc, #24]	@ (80044e4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x3c>)
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044d0:	60fb      	str	r3, [r7, #12]
  }
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  HAL_SYSCFG_VREFBUF_TrimmingConfig(TrimmingValue);
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f000 f81c 	bl	8004510 <HAL_SYSCFG_VREFBUF_TrimmingConfig>
}
 80044d8:	bf00      	nop
 80044da:	3710      	adds	r7, #16
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	1fff75f0 	.word	0x1fff75f0
 80044e4:	1fff7530 	.word	0x1fff7530

080044e8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg @ref SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE : VREF+ pin is internally connect to VREFINT output.
  *            @arg @ref SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE : VREF+ pin is high impedance.
  * @retval HAL_OK/HAL_TIMEOUT
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80044f0:	4b06      	ldr	r3, [pc, #24]	@ (800450c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f023 0202 	bic.w	r2, r3, #2
 80044f8:	4904      	ldr	r1, [pc, #16]	@ (800450c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	600b      	str	r3, [r1, #0]
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	40010030 	.word	0x40010030

08004510 <HAL_SYSCFG_VREFBUF_TrimmingConfig>:
  * @param TrimmingValue specifies trimming code for VREFBUF calibration
  *          This parameter can be a number between Min_Data = 0x00 and Max_Data = 0x3F
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  LL_VREFBUF_SetTrimming(TrimmingValue);
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f7ff ff23 	bl	8004364 <LL_VREFBUF_SetTrimming>

}
 800451e:	bf00      	nop
 8004520:	3708      	adds	r7, #8
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  LL_VREFBUF_Enable();
 800452e:	f7ff fef5 	bl	800431c <LL_VREFBUF_Enable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004532:	f7ff ff95 	bl	8004460 <HAL_GetTick>
 8004536:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 8004538:	e008      	b.n	800454c <HAL_SYSCFG_EnableVREFBUF+0x24>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 800453a:	f7ff ff91 	bl	8004460 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b0a      	cmp	r3, #10
 8004546:	d901      	bls.n	800454c <HAL_SYSCFG_EnableVREFBUF+0x24>
    {
      return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e006      	b.n	800455a <HAL_SYSCFG_EnableVREFBUF+0x32>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 800454c:	4b05      	ldr	r3, [pc, #20]	@ (8004564 <HAL_SYSCFG_EnableVREFBUF+0x3c>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0308 	and.w	r3, r3, #8
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0f0      	beq.n	800453a <HAL_SYSCFG_EnableVREFBUF+0x12>
    }
  }

  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	40010030 	.word	0x40010030

08004568 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	431a      	orrs	r2, r3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8004582:	bf00      	nop
 8004584:	370c      	adds	r7, #12
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr

0800458e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800458e:	b480      	push	{r7}
 8004590:	b083      	sub	sp, #12
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
 8004596:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	431a      	orrs	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	609a      	str	r2, [r3, #8]
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b087      	sub	sp, #28
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
 80045dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	3360      	adds	r3, #96	@ 0x60
 80045e2:	461a      	mov	r2, r3
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	4413      	add	r3, r2
 80045ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	4b08      	ldr	r3, [pc, #32]	@ (8004614 <LL_ADC_SetOffset+0x44>)
 80045f2:	4013      	ands	r3, r2
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	430a      	orrs	r2, r1
 80045fe:	4313      	orrs	r3, r2
 8004600:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004608:	bf00      	nop
 800460a:	371c      	adds	r7, #28
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr
 8004614:	03fff000 	.word	0x03fff000

08004618 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	3360      	adds	r3, #96	@ 0x60
 8004626:	461a      	mov	r2, r3
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	4413      	add	r3, r2
 800462e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004638:	4618      	mov	r0, r3
 800463a:	3714      	adds	r7, #20
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004644:	b480      	push	{r7}
 8004646:	b087      	sub	sp, #28
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	3360      	adds	r3, #96	@ 0x60
 8004654:	461a      	mov	r2, r3
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	431a      	orrs	r2, r3
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800466e:	bf00      	nop
 8004670:	371c      	adds	r7, #28
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr

0800467a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800467a:	b480      	push	{r7}
 800467c:	b087      	sub	sp, #28
 800467e:	af00      	add	r7, sp, #0
 8004680:	60f8      	str	r0, [r7, #12]
 8004682:	60b9      	str	r1, [r7, #8]
 8004684:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	3330      	adds	r3, #48	@ 0x30
 800468a:	461a      	mov	r2, r3
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	0a1b      	lsrs	r3, r3, #8
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	f003 030c 	and.w	r3, r3, #12
 8004696:	4413      	add	r3, r2
 8004698:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	f003 031f 	and.w	r3, r3, #31
 80046a4:	211f      	movs	r1, #31
 80046a6:	fa01 f303 	lsl.w	r3, r1, r3
 80046aa:	43db      	mvns	r3, r3
 80046ac:	401a      	ands	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	0e9b      	lsrs	r3, r3, #26
 80046b2:	f003 011f 	and.w	r1, r3, #31
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	f003 031f 	and.w	r3, r3, #31
 80046bc:	fa01 f303 	lsl.w	r3, r1, r3
 80046c0:	431a      	orrs	r2, r3
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80046c6:	bf00      	nop
 80046c8:	371c      	adds	r7, #28
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr

080046d2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b087      	sub	sp, #28
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	60f8      	str	r0, [r7, #12]
 80046da:	60b9      	str	r1, [r7, #8]
 80046dc:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	3314      	adds	r3, #20
 80046e2:	461a      	mov	r2, r3
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	0e5b      	lsrs	r3, r3, #25
 80046e8:	009b      	lsls	r3, r3, #2
 80046ea:	f003 0304 	and.w	r3, r3, #4
 80046ee:	4413      	add	r3, r2
 80046f0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	0d1b      	lsrs	r3, r3, #20
 80046fa:	f003 031f 	and.w	r3, r3, #31
 80046fe:	2107      	movs	r1, #7
 8004700:	fa01 f303 	lsl.w	r3, r1, r3
 8004704:	43db      	mvns	r3, r3
 8004706:	401a      	ands	r2, r3
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	0d1b      	lsrs	r3, r3, #20
 800470c:	f003 031f 	and.w	r3, r3, #31
 8004710:	6879      	ldr	r1, [r7, #4]
 8004712:	fa01 f303 	lsl.w	r3, r1, r3
 8004716:	431a      	orrs	r2, r3
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800471c:	bf00      	nop
 800471e:	371c      	adds	r7, #28
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004740:	43db      	mvns	r3, r3
 8004742:	401a      	ands	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f003 0318 	and.w	r3, r3, #24
 800474a:	4908      	ldr	r1, [pc, #32]	@ (800476c <LL_ADC_SetChannelSingleDiff+0x44>)
 800474c:	40d9      	lsrs	r1, r3
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	400b      	ands	r3, r1
 8004752:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004756:	431a      	orrs	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800475e:	bf00      	nop
 8004760:	3714      	adds	r7, #20
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	0007ffff 	.word	0x0007ffff

08004770 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004780:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	6093      	str	r3, [r2, #8]
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047a8:	d101      	bne.n	80047ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80047aa:	2301      	movs	r3, #1
 80047ac:	e000      	b.n	80047b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80047cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80047d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80047d8:	bf00      	nop
 80047da:	370c      	adds	r7, #12
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr

080047e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047f8:	d101      	bne.n	80047fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80047fa:	2301      	movs	r3, #1
 80047fc:	e000      	b.n	8004800 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	2b01      	cmp	r3, #1
 800481e:	d101      	bne.n	8004824 <LL_ADC_IsEnabled+0x18>
 8004820:	2301      	movs	r3, #1
 8004822:	e000      	b.n	8004826 <LL_ADC_IsEnabled+0x1a>
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	370c      	adds	r7, #12
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr

08004832 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f003 0304 	and.w	r3, r3, #4
 8004842:	2b04      	cmp	r3, #4
 8004844:	d101      	bne.n	800484a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004846:	2301      	movs	r3, #1
 8004848:	e000      	b.n	800484c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 0308 	and.w	r3, r3, #8
 8004868:	2b08      	cmp	r3, #8
 800486a:	d101      	bne.n	8004870 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800486c:	2301      	movs	r3, #1
 800486e:	e000      	b.n	8004872 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
	...

08004880 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b088      	sub	sp, #32
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004888:	2300      	movs	r3, #0
 800488a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 800488c:	2300      	movs	r3, #0
 800488e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004890:	2300      	movs	r3, #0
 8004892:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e12e      	b.n	8004afc <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	691b      	ldr	r3, [r3, #16]
 80048a2:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d109      	bne.n	80048c0 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f7fb fed9 	bl	8000664 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7ff ff65 	bl	8004794 <LL_ADC_IsDeepPowerDownEnabled>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d004      	beq.n	80048da <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7ff ff4b 	bl	8004770 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	f7ff ff80 	bl	80047e4 <LL_ADC_IsInternalRegulatorEnabled>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d115      	bne.n	8004916 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4618      	mov	r0, r3
 80048f0:	f7ff ff64 	bl	80047bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80048f4:	4b83      	ldr	r3, [pc, #524]	@ (8004b04 <HAL_ADC_Init+0x284>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	099b      	lsrs	r3, r3, #6
 80048fa:	4a83      	ldr	r2, [pc, #524]	@ (8004b08 <HAL_ADC_Init+0x288>)
 80048fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004900:	099b      	lsrs	r3, r3, #6
 8004902:	3301      	adds	r3, #1
 8004904:	005b      	lsls	r3, r3, #1
 8004906:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004908:	e002      	b.n	8004910 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	3b01      	subs	r3, #1
 800490e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1f9      	bne.n	800490a <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4618      	mov	r0, r3
 800491c:	f7ff ff62 	bl	80047e4 <LL_ADC_IsInternalRegulatorEnabled>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10d      	bne.n	8004942 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800492a:	f043 0210 	orr.w	r2, r3, #16
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004936:	f043 0201 	orr.w	r2, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4618      	mov	r0, r3
 8004948:	f7ff ff73 	bl	8004832 <LL_ADC_REG_IsConversionOngoing>
 800494c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004952:	f003 0310 	and.w	r3, r3, #16
 8004956:	2b00      	cmp	r3, #0
 8004958:	f040 80c7 	bne.w	8004aea <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	2b00      	cmp	r3, #0
 8004960:	f040 80c3 	bne.w	8004aea <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004968:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800496c:	f043 0202 	orr.w	r2, r3, #2
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4618      	mov	r0, r3
 800497a:	f7ff ff47 	bl	800480c <LL_ADC_IsEnabled>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10b      	bne.n	800499c <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004984:	4861      	ldr	r0, [pc, #388]	@ (8004b0c <HAL_ADC_Init+0x28c>)
 8004986:	f7ff ff41 	bl	800480c <LL_ADC_IsEnabled>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d105      	bne.n	800499c <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	4619      	mov	r1, r3
 8004996:	485e      	ldr	r0, [pc, #376]	@ (8004b10 <HAL_ADC_Init+0x290>)
 8004998:	f7ff fde6 	bl	8004568 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	7e5b      	ldrb	r3, [r3, #25]
 80049a0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80049a6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80049ac:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80049b2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049ba:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 80049bc:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80049be:	69ba      	ldr	r2, [r7, #24]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d106      	bne.n	80049dc <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d2:	3b01      	subs	r3, #1
 80049d4:	045b      	lsls	r3, r3, #17
 80049d6:	69ba      	ldr	r2, [r7, #24]
 80049d8:	4313      	orrs	r3, r2
 80049da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d009      	beq.n	80049f8 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80049f2:	69ba      	ldr	r2, [r7, #24]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68da      	ldr	r2, [r3, #12]
 80049fe:	4b45      	ldr	r3, [pc, #276]	@ (8004b14 <HAL_ADC_Init+0x294>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	6812      	ldr	r2, [r2, #0]
 8004a06:	69b9      	ldr	r1, [r7, #24]
 8004a08:	430b      	orrs	r3, r1
 8004a0a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7ff ff0e 	bl	8004832 <LL_ADC_REG_IsConversionOngoing>
 8004a16:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f7ff ff1b 	bl	8004858 <LL_ADC_INJ_IsConversionOngoing>
 8004a22:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d13d      	bne.n	8004aa6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d13a      	bne.n	8004aa6 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004a34:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004a3c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a4c:	f023 0302 	bic.w	r3, r3, #2
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	6812      	ldr	r2, [r2, #0]
 8004a54:	69b9      	ldr	r1, [r7, #24]
 8004a56:	430b      	orrs	r3, r1
 8004a58:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d118      	bne.n	8004a96 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004a6e:	f023 0304 	bic.w	r3, r3, #4
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004a7a:	4311      	orrs	r1, r2
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004a80:	4311      	orrs	r1, r2
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004a86:	430a      	orrs	r2, r1
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0201 	orr.w	r2, r2, #1
 8004a92:	611a      	str	r2, [r3, #16]
 8004a94:	e007      	b.n	8004aa6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	691a      	ldr	r2, [r3, #16]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 0201 	bic.w	r2, r2, #1
 8004aa4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d10c      	bne.n	8004ac8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab4:	f023 010f 	bic.w	r1, r3, #15
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	69db      	ldr	r3, [r3, #28]
 8004abc:	1e5a      	subs	r2, r3, #1
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ac6:	e007      	b.n	8004ad8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f022 020f 	bic.w	r2, r2, #15
 8004ad6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004adc:	f023 0303 	bic.w	r3, r3, #3
 8004ae0:	f043 0201 	orr.w	r2, r3, #1
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	655a      	str	r2, [r3, #84]	@ 0x54
 8004ae8:	e007      	b.n	8004afa <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aee:	f043 0210 	orr.w	r2, r3, #16
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004afa:	7ffb      	ldrb	r3, [r7, #31]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3720      	adds	r7, #32
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	2000000c 	.word	0x2000000c
 8004b08:	053e2d63 	.word	0x053e2d63
 8004b0c:	50040000 	.word	0x50040000
 8004b10:	50040300 	.word	0x50040300
 8004b14:	fff0c007 	.word	0xfff0c007

08004b18 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b0b6      	sub	sp, #216	@ 0xd8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b22:	2300      	movs	r3, #0
 8004b24:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d101      	bne.n	8004b3a <HAL_ADC_ConfigChannel+0x22>
 8004b36:	2302      	movs	r3, #2
 8004b38:	e39f      	b.n	800527a <HAL_ADC_ConfigChannel+0x762>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7ff fe73 	bl	8004832 <LL_ADC_REG_IsConversionOngoing>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	f040 8384 	bne.w	800525c <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6818      	ldr	r0, [r3, #0]
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	6859      	ldr	r1, [r3, #4]
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	461a      	mov	r2, r3
 8004b62:	f7ff fd8a 	bl	800467a <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7ff fe61 	bl	8004832 <LL_ADC_REG_IsConversionOngoing>
 8004b70:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f7ff fe6d 	bl	8004858 <LL_ADC_INJ_IsConversionOngoing>
 8004b7e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004b82:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f040 81a6 	bne.w	8004ed8 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004b8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f040 81a1 	bne.w	8004ed8 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6818      	ldr	r0, [r3, #0]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	6819      	ldr	r1, [r3, #0]
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	f7ff fd95 	bl	80046d2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	695a      	ldr	r2, [r3, #20]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	08db      	lsrs	r3, r3, #3
 8004bb4:	f003 0303 	and.w	r3, r3, #3
 8004bb8:	005b      	lsls	r3, r3, #1
 8004bba:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d00a      	beq.n	8004be0 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6818      	ldr	r0, [r3, #0]
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	6919      	ldr	r1, [r3, #16]
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004bda:	f7ff fcf9 	bl	80045d0 <LL_ADC_SetOffset>
 8004bde:	e17b      	b.n	8004ed8 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2100      	movs	r1, #0
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff fd16 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004bec:	4603      	mov	r3, r0
 8004bee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d10a      	bne.n	8004c0c <HAL_ADC_ConfigChannel+0xf4>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f7ff fd0b 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004c02:	4603      	mov	r3, r0
 8004c04:	0e9b      	lsrs	r3, r3, #26
 8004c06:	f003 021f 	and.w	r2, r3, #31
 8004c0a:	e01e      	b.n	8004c4a <HAL_ADC_ConfigChannel+0x132>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2100      	movs	r1, #0
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7ff fd00 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004c22:	fa93 f3a3 	rbit	r3, r3
 8004c26:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8004c2a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c2e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8004c32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d101      	bne.n	8004c3e <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 8004c3a:	2320      	movs	r3, #32
 8004c3c:	e004      	b.n	8004c48 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 8004c3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004c42:	fab3 f383 	clz	r3, r3
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	461a      	mov	r2, r3
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d105      	bne.n	8004c62 <HAL_ADC_ConfigChannel+0x14a>
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	0e9b      	lsrs	r3, r3, #26
 8004c5c:	f003 031f 	and.w	r3, r3, #31
 8004c60:	e018      	b.n	8004c94 <HAL_ADC_ConfigChannel+0x17c>
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c6a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c6e:	fa93 f3a3 	rbit	r3, r3
 8004c72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004c76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004c7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8004c86:	2320      	movs	r3, #32
 8004c88:	e004      	b.n	8004c94 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8004c8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c8e:	fab3 f383 	clz	r3, r3
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d106      	bne.n	8004ca6 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7ff fccf 	bl	8004644 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2101      	movs	r1, #1
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7ff fcb3 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d10a      	bne.n	8004cd2 <HAL_ADC_ConfigChannel+0x1ba>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2101      	movs	r1, #1
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f7ff fca8 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	0e9b      	lsrs	r3, r3, #26
 8004ccc:	f003 021f 	and.w	r2, r3, #31
 8004cd0:	e01e      	b.n	8004d10 <HAL_ADC_ConfigChannel+0x1f8>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2101      	movs	r1, #1
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7ff fc9d 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ce4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004ce8:	fa93 f3a3 	rbit	r3, r3
 8004cec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004cf0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004cf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004cf8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d101      	bne.n	8004d04 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8004d00:	2320      	movs	r3, #32
 8004d02:	e004      	b.n	8004d0e <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8004d04:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004d08:	fab3 f383 	clz	r3, r3
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	461a      	mov	r2, r3
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d105      	bne.n	8004d28 <HAL_ADC_ConfigChannel+0x210>
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	0e9b      	lsrs	r3, r3, #26
 8004d22:	f003 031f 	and.w	r3, r3, #31
 8004d26:	e018      	b.n	8004d5a <HAL_ADC_ConfigChannel+0x242>
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d34:	fa93 f3a3 	rbit	r3, r3
 8004d38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004d3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004d44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d101      	bne.n	8004d50 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8004d4c:	2320      	movs	r3, #32
 8004d4e:	e004      	b.n	8004d5a <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8004d50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d54:	fab3 f383 	clz	r3, r3
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d106      	bne.n	8004d6c <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2200      	movs	r2, #0
 8004d64:	2101      	movs	r1, #1
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7ff fc6c 	bl	8004644 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2102      	movs	r1, #2
 8004d72:	4618      	mov	r0, r3
 8004d74:	f7ff fc50 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10a      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x280>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2102      	movs	r1, #2
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7ff fc45 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	0e9b      	lsrs	r3, r3, #26
 8004d92:	f003 021f 	and.w	r2, r3, #31
 8004d96:	e01e      	b.n	8004dd6 <HAL_ADC_ConfigChannel+0x2be>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2102      	movs	r1, #2
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7ff fc3a 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004da4:	4603      	mov	r3, r0
 8004da6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004daa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004dae:	fa93 f3a3 	rbit	r3, r3
 8004db2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004db6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004dba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004dbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8004dc6:	2320      	movs	r3, #32
 8004dc8:	e004      	b.n	8004dd4 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8004dca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004dce:	fab3 f383 	clz	r3, r3
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d105      	bne.n	8004dee <HAL_ADC_ConfigChannel+0x2d6>
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	0e9b      	lsrs	r3, r3, #26
 8004de8:	f003 031f 	and.w	r3, r3, #31
 8004dec:	e016      	b.n	8004e1c <HAL_ADC_ConfigChannel+0x304>
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004dfa:	fa93 f3a3 	rbit	r3, r3
 8004dfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004e00:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004e06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8004e0e:	2320      	movs	r3, #32
 8004e10:	e004      	b.n	8004e1c <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8004e12:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e16:	fab3 f383 	clz	r3, r3
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d106      	bne.n	8004e2e <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2200      	movs	r2, #0
 8004e26:	2102      	movs	r1, #2
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7ff fc0b 	bl	8004644 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2103      	movs	r1, #3
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7ff fbef 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d10a      	bne.n	8004e5a <HAL_ADC_ConfigChannel+0x342>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2103      	movs	r1, #3
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7ff fbe4 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004e50:	4603      	mov	r3, r0
 8004e52:	0e9b      	lsrs	r3, r3, #26
 8004e54:	f003 021f 	and.w	r2, r3, #31
 8004e58:	e017      	b.n	8004e8a <HAL_ADC_ConfigChannel+0x372>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2103      	movs	r1, #3
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff fbd9 	bl	8004618 <LL_ADC_GetOffsetChannel>
 8004e66:	4603      	mov	r3, r0
 8004e68:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e6c:	fa93 f3a3 	rbit	r3, r3
 8004e70:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004e72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e74:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004e76:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d101      	bne.n	8004e80 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8004e7c:	2320      	movs	r3, #32
 8004e7e:	e003      	b.n	8004e88 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8004e80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e82:	fab3 f383 	clz	r3, r3
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	461a      	mov	r2, r3
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d105      	bne.n	8004ea2 <HAL_ADC_ConfigChannel+0x38a>
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	0e9b      	lsrs	r3, r3, #26
 8004e9c:	f003 031f 	and.w	r3, r3, #31
 8004ea0:	e011      	b.n	8004ec6 <HAL_ADC_ConfigChannel+0x3ae>
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004eaa:	fa93 f3a3 	rbit	r3, r3
 8004eae:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004eb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004eb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004eb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8004eba:	2320      	movs	r3, #32
 8004ebc:	e003      	b.n	8004ec6 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8004ebe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ec0:	fab3 f383 	clz	r3, r3
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d106      	bne.n	8004ed8 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	2103      	movs	r1, #3
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7ff fbb6 	bl	8004644 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4618      	mov	r0, r3
 8004ede:	f7ff fc95 	bl	800480c <LL_ADC_IsEnabled>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	f040 81c2 	bne.w	800526e <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6818      	ldr	r0, [r3, #0]
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	6819      	ldr	r1, [r3, #0]
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	f7ff fc16 	bl	8004728 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	4a8e      	ldr	r2, [pc, #568]	@ (800513c <HAL_ADC_ConfigChannel+0x624>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	f040 8130 	bne.w	8005168 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d10b      	bne.n	8004f30 <HAL_ADC_ConfigChannel+0x418>
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	0e9b      	lsrs	r3, r3, #26
 8004f1e:	3301      	adds	r3, #1
 8004f20:	f003 031f 	and.w	r3, r3, #31
 8004f24:	2b09      	cmp	r3, #9
 8004f26:	bf94      	ite	ls
 8004f28:	2301      	movls	r3, #1
 8004f2a:	2300      	movhi	r3, #0
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	e019      	b.n	8004f64 <HAL_ADC_ConfigChannel+0x44c>
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f38:	fa93 f3a3 	rbit	r3, r3
 8004f3c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004f3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004f40:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004f42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d101      	bne.n	8004f4c <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8004f48:	2320      	movs	r3, #32
 8004f4a:	e003      	b.n	8004f54 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8004f4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f4e:	fab3 f383 	clz	r3, r3
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	3301      	adds	r3, #1
 8004f56:	f003 031f 	and.w	r3, r3, #31
 8004f5a:	2b09      	cmp	r3, #9
 8004f5c:	bf94      	ite	ls
 8004f5e:	2301      	movls	r3, #1
 8004f60:	2300      	movhi	r3, #0
 8004f62:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d079      	beq.n	800505c <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d107      	bne.n	8004f84 <HAL_ADC_ConfigChannel+0x46c>
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	0e9b      	lsrs	r3, r3, #26
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	069b      	lsls	r3, r3, #26
 8004f7e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004f82:	e015      	b.n	8004fb0 <HAL_ADC_ConfigChannel+0x498>
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f8c:	fa93 f3a3 	rbit	r3, r3
 8004f90:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004f92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f94:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004f96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004f9c:	2320      	movs	r3, #32
 8004f9e:	e003      	b.n	8004fa8 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004fa0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fa2:	fab3 f383 	clz	r3, r3
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	3301      	adds	r3, #1
 8004faa:	069b      	lsls	r3, r3, #26
 8004fac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d109      	bne.n	8004fd0 <HAL_ADC_ConfigChannel+0x4b8>
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	0e9b      	lsrs	r3, r3, #26
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	f003 031f 	and.w	r3, r3, #31
 8004fc8:	2101      	movs	r1, #1
 8004fca:	fa01 f303 	lsl.w	r3, r1, r3
 8004fce:	e017      	b.n	8005000 <HAL_ADC_ConfigChannel+0x4e8>
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fd8:	fa93 f3a3 	rbit	r3, r3
 8004fdc:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004fde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fe0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004fe2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8004fe8:	2320      	movs	r3, #32
 8004fea:	e003      	b.n	8004ff4 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8004fec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fee:	fab3 f383 	clz	r3, r3
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	3301      	adds	r3, #1
 8004ff6:	f003 031f 	and.w	r3, r3, #31
 8004ffa:	2101      	movs	r1, #1
 8004ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8005000:	ea42 0103 	orr.w	r1, r2, r3
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800500c:	2b00      	cmp	r3, #0
 800500e:	d10a      	bne.n	8005026 <HAL_ADC_ConfigChannel+0x50e>
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	0e9b      	lsrs	r3, r3, #26
 8005016:	3301      	adds	r3, #1
 8005018:	f003 021f 	and.w	r2, r3, #31
 800501c:	4613      	mov	r3, r2
 800501e:	005b      	lsls	r3, r3, #1
 8005020:	4413      	add	r3, r2
 8005022:	051b      	lsls	r3, r3, #20
 8005024:	e018      	b.n	8005058 <HAL_ADC_ConfigChannel+0x540>
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800502c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502e:	fa93 f3a3 	rbit	r3, r3
 8005032:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005036:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800503e:	2320      	movs	r3, #32
 8005040:	e003      	b.n	800504a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8005042:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005044:	fab3 f383 	clz	r3, r3
 8005048:	b2db      	uxtb	r3, r3
 800504a:	3301      	adds	r3, #1
 800504c:	f003 021f 	and.w	r2, r3, #31
 8005050:	4613      	mov	r3, r2
 8005052:	005b      	lsls	r3, r3, #1
 8005054:	4413      	add	r3, r2
 8005056:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005058:	430b      	orrs	r3, r1
 800505a:	e080      	b.n	800515e <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005064:	2b00      	cmp	r3, #0
 8005066:	d107      	bne.n	8005078 <HAL_ADC_ConfigChannel+0x560>
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	0e9b      	lsrs	r3, r3, #26
 800506e:	3301      	adds	r3, #1
 8005070:	069b      	lsls	r3, r3, #26
 8005072:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005076:	e015      	b.n	80050a4 <HAL_ADC_ConfigChannel+0x58c>
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800507e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005080:	fa93 f3a3 	rbit	r3, r3
 8005084:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005088:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800508a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508c:	2b00      	cmp	r3, #0
 800508e:	d101      	bne.n	8005094 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8005090:	2320      	movs	r3, #32
 8005092:	e003      	b.n	800509c <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8005094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005096:	fab3 f383 	clz	r3, r3
 800509a:	b2db      	uxtb	r3, r3
 800509c:	3301      	adds	r3, #1
 800509e:	069b      	lsls	r3, r3, #26
 80050a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d109      	bne.n	80050c4 <HAL_ADC_ConfigChannel+0x5ac>
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	0e9b      	lsrs	r3, r3, #26
 80050b6:	3301      	adds	r3, #1
 80050b8:	f003 031f 	and.w	r3, r3, #31
 80050bc:	2101      	movs	r1, #1
 80050be:	fa01 f303 	lsl.w	r3, r1, r3
 80050c2:	e017      	b.n	80050f4 <HAL_ADC_ConfigChannel+0x5dc>
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ca:	6a3b      	ldr	r3, [r7, #32]
 80050cc:	fa93 f3a3 	rbit	r3, r3
 80050d0:	61fb      	str	r3, [r7, #28]
  return result;
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80050d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d101      	bne.n	80050e0 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 80050dc:	2320      	movs	r3, #32
 80050de:	e003      	b.n	80050e8 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 80050e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e2:	fab3 f383 	clz	r3, r3
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	3301      	adds	r3, #1
 80050ea:	f003 031f 	and.w	r3, r3, #31
 80050ee:	2101      	movs	r1, #1
 80050f0:	fa01 f303 	lsl.w	r3, r1, r3
 80050f4:	ea42 0103 	orr.w	r1, r2, r3
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10d      	bne.n	8005120 <HAL_ADC_ConfigChannel+0x608>
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	0e9b      	lsrs	r3, r3, #26
 800510a:	3301      	adds	r3, #1
 800510c:	f003 021f 	and.w	r2, r3, #31
 8005110:	4613      	mov	r3, r2
 8005112:	005b      	lsls	r3, r3, #1
 8005114:	4413      	add	r3, r2
 8005116:	3b1e      	subs	r3, #30
 8005118:	051b      	lsls	r3, r3, #20
 800511a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800511e:	e01d      	b.n	800515c <HAL_ADC_ConfigChannel+0x644>
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	fa93 f3a3 	rbit	r3, r3
 800512c:	613b      	str	r3, [r7, #16]
  return result;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d103      	bne.n	8005140 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8005138:	2320      	movs	r3, #32
 800513a:	e005      	b.n	8005148 <HAL_ADC_ConfigChannel+0x630>
 800513c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	fab3 f383 	clz	r3, r3
 8005146:	b2db      	uxtb	r3, r3
 8005148:	3301      	adds	r3, #1
 800514a:	f003 021f 	and.w	r2, r3, #31
 800514e:	4613      	mov	r3, r2
 8005150:	005b      	lsls	r3, r3, #1
 8005152:	4413      	add	r3, r2
 8005154:	3b1e      	subs	r3, #30
 8005156:	051b      	lsls	r3, r3, #20
 8005158:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800515c:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 800515e:	683a      	ldr	r2, [r7, #0]
 8005160:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005162:	4619      	mov	r1, r3
 8005164:	f7ff fab5 	bl	80046d2 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	4b45      	ldr	r3, [pc, #276]	@ (8005284 <HAL_ADC_ConfigChannel+0x76c>)
 800516e:	4013      	ands	r3, r2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d07c      	beq.n	800526e <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005174:	4844      	ldr	r0, [pc, #272]	@ (8005288 <HAL_ADC_ConfigChannel+0x770>)
 8005176:	f7ff fa1d 	bl	80045b4 <LL_ADC_GetCommonPathInternalCh>
 800517a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800517e:	4843      	ldr	r0, [pc, #268]	@ (800528c <HAL_ADC_ConfigChannel+0x774>)
 8005180:	f7ff fb44 	bl	800480c <LL_ADC_IsEnabled>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d15e      	bne.n	8005248 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a40      	ldr	r2, [pc, #256]	@ (8005290 <HAL_ADC_ConfigChannel+0x778>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d127      	bne.n	80051e4 <HAL_ADC_ConfigChannel+0x6cc>
 8005194:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005198:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d121      	bne.n	80051e4 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a39      	ldr	r2, [pc, #228]	@ (800528c <HAL_ADC_ConfigChannel+0x774>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d161      	bne.n	800526e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80051aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051b2:	4619      	mov	r1, r3
 80051b4:	4834      	ldr	r0, [pc, #208]	@ (8005288 <HAL_ADC_ConfigChannel+0x770>)
 80051b6:	f7ff f9ea 	bl	800458e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80051ba:	4b36      	ldr	r3, [pc, #216]	@ (8005294 <HAL_ADC_ConfigChannel+0x77c>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	099b      	lsrs	r3, r3, #6
 80051c0:	4a35      	ldr	r2, [pc, #212]	@ (8005298 <HAL_ADC_ConfigChannel+0x780>)
 80051c2:	fba2 2303 	umull	r2, r3, r2, r3
 80051c6:	099b      	lsrs	r3, r3, #6
 80051c8:	1c5a      	adds	r2, r3, #1
 80051ca:	4613      	mov	r3, r2
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	4413      	add	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80051d4:	e002      	b.n	80051dc <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	3b01      	subs	r3, #1
 80051da:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1f9      	bne.n	80051d6 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80051e2:	e044      	b.n	800526e <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a2c      	ldr	r2, [pc, #176]	@ (800529c <HAL_ADC_ConfigChannel+0x784>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d113      	bne.n	8005216 <HAL_ADC_ConfigChannel+0x6fe>
 80051ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10d      	bne.n	8005216 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a23      	ldr	r2, [pc, #140]	@ (800528c <HAL_ADC_ConfigChannel+0x774>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d134      	bne.n	800526e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005204:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005208:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800520c:	4619      	mov	r1, r3
 800520e:	481e      	ldr	r0, [pc, #120]	@ (8005288 <HAL_ADC_ConfigChannel+0x770>)
 8005210:	f7ff f9bd 	bl	800458e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005214:	e02b      	b.n	800526e <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a21      	ldr	r2, [pc, #132]	@ (80052a0 <HAL_ADC_ConfigChannel+0x788>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d126      	bne.n	800526e <HAL_ADC_ConfigChannel+0x756>
 8005220:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005224:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d120      	bne.n	800526e <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a16      	ldr	r2, [pc, #88]	@ (800528c <HAL_ADC_ConfigChannel+0x774>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d11b      	bne.n	800526e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8005236:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800523a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800523e:	4619      	mov	r1, r3
 8005240:	4811      	ldr	r0, [pc, #68]	@ (8005288 <HAL_ADC_ConfigChannel+0x770>)
 8005242:	f7ff f9a4 	bl	800458e <LL_ADC_SetCommonPathInternalCh>
 8005246:	e012      	b.n	800526e <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800524c:	f043 0220 	orr.w	r2, r3, #32
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800525a:	e008      	b.n	800526e <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005260:	f043 0220 	orr.w	r2, r3, #32
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8005276:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800527a:	4618      	mov	r0, r3
 800527c:	37d8      	adds	r7, #216	@ 0xd8
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	80080000 	.word	0x80080000
 8005288:	50040300 	.word	0x50040300
 800528c:	50040000 	.word	0x50040000
 8005290:	c7520000 	.word	0xc7520000
 8005294:	2000000c 	.word	0x2000000c
 8005298:	053e2d63 	.word	0x053e2d63
 800529c:	cb840000 	.word	0xcb840000
 80052a0:	80000001 	.word	0x80000001

080052a4 <LL_ADC_SetCommonPathInternalCh>:
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	431a      	orrs	r2, r3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	609a      	str	r2, [r3, #8]
}
 80052be:	bf00      	nop
 80052c0:	370c      	adds	r7, #12
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr

080052ca <LL_ADC_GetCommonPathInternalCh>:
{
 80052ca:	b480      	push	{r7}
 80052cc:	b083      	sub	sp, #12
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80052da:	4618      	mov	r0, r3
 80052dc:	370c      	adds	r7, #12
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
	...

080052e8 <LL_ADC_SetOffset>:
{
 80052e8:	b480      	push	{r7}
 80052ea:	b087      	sub	sp, #28
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	607a      	str	r2, [r7, #4]
 80052f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	3360      	adds	r3, #96	@ 0x60
 80052fa:	461a      	mov	r2, r3
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4413      	add	r3, r2
 8005302:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	4b08      	ldr	r3, [pc, #32]	@ (800532c <LL_ADC_SetOffset+0x44>)
 800530a:	4013      	ands	r3, r2
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005312:	683a      	ldr	r2, [r7, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	4313      	orrs	r3, r2
 8005318:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	601a      	str	r2, [r3, #0]
}
 8005320:	bf00      	nop
 8005322:	371c      	adds	r7, #28
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr
 800532c:	03fff000 	.word	0x03fff000

08005330 <LL_ADC_GetOffsetChannel>:
{
 8005330:	b480      	push	{r7}
 8005332:	b085      	sub	sp, #20
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	3360      	adds	r3, #96	@ 0x60
 800533e:	461a      	mov	r2, r3
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	4413      	add	r3, r2
 8005346:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005350:	4618      	mov	r0, r3
 8005352:	3714      	adds	r7, #20
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <LL_ADC_SetOffsetState>:
{
 800535c:	b480      	push	{r7}
 800535e:	b087      	sub	sp, #28
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	3360      	adds	r3, #96	@ 0x60
 800536c:	461a      	mov	r2, r3
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	4413      	add	r3, r2
 8005374:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	431a      	orrs	r2, r3
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	601a      	str	r2, [r3, #0]
}
 8005386:	bf00      	nop
 8005388:	371c      	adds	r7, #28
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <LL_ADC_INJ_SetQueueMode>:
{
 8005392:	b480      	push	{r7}
 8005394:	b083      	sub	sp, #12
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
 800539a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80053a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053a8:	683a      	ldr	r2, [r7, #0]
 80053aa:	431a      	orrs	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	60da      	str	r2, [r3, #12]
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <LL_ADC_SetChannelSamplingTime>:
{
 80053bc:	b480      	push	{r7}
 80053be:	b087      	sub	sp, #28
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	3314      	adds	r3, #20
 80053cc:	461a      	mov	r2, r3
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	0e5b      	lsrs	r3, r3, #25
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	f003 0304 	and.w	r3, r3, #4
 80053d8:	4413      	add	r3, r2
 80053da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	0d1b      	lsrs	r3, r3, #20
 80053e4:	f003 031f 	and.w	r3, r3, #31
 80053e8:	2107      	movs	r1, #7
 80053ea:	fa01 f303 	lsl.w	r3, r1, r3
 80053ee:	43db      	mvns	r3, r3
 80053f0:	401a      	ands	r2, r3
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	0d1b      	lsrs	r3, r3, #20
 80053f6:	f003 031f 	and.w	r3, r3, #31
 80053fa:	6879      	ldr	r1, [r7, #4]
 80053fc:	fa01 f303 	lsl.w	r3, r1, r3
 8005400:	431a      	orrs	r2, r3
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	601a      	str	r2, [r3, #0]
}
 8005406:	bf00      	nop
 8005408:	371c      	adds	r7, #28
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
	...

08005414 <LL_ADC_SetChannelSingleDiff>:
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800542c:	43db      	mvns	r3, r3
 800542e:	401a      	ands	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f003 0318 	and.w	r3, r3, #24
 8005436:	4908      	ldr	r1, [pc, #32]	@ (8005458 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005438:	40d9      	lsrs	r1, r3
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	400b      	ands	r3, r1
 800543e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005442:	431a      	orrs	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800544a:	bf00      	nop
 800544c:	3714      	adds	r7, #20
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	0007ffff 	.word	0x0007ffff

0800545c <LL_ADC_IsEnabled>:
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	f003 0301 	and.w	r3, r3, #1
 800546c:	2b01      	cmp	r3, #1
 800546e:	d101      	bne.n	8005474 <LL_ADC_IsEnabled+0x18>
 8005470:	2301      	movs	r3, #1
 8005472:	e000      	b.n	8005476 <LL_ADC_IsEnabled+0x1a>
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <LL_ADC_REG_IsConversionOngoing>:
{
 8005482:	b480      	push	{r7}
 8005484:	b083      	sub	sp, #12
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	f003 0304 	and.w	r3, r3, #4
 8005492:	2b04      	cmp	r3, #4
 8005494:	d101      	bne.n	800549a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005496:	2301      	movs	r3, #1
 8005498:	e000      	b.n	800549c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <LL_ADC_INJ_IsConversionOngoing>:
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f003 0308 	and.w	r3, r3, #8
 80054b8:	2b08      	cmp	r3, #8
 80054ba:	d101      	bne.n	80054c0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80054bc:	2301      	movs	r3, #1
 80054be:	e000      	b.n	80054c2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
	...

080054d0 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, const ADC_InjectionConfTypeDef *sConfigInjected)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b0b6      	sub	sp, #216	@ 0xd8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054da:	2300      	movs	r3, #0
 80054dc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80054e0:	2300      	movs	r3, #0
 80054e2:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 80054e4:	2300      	movs	r3, #0
 80054e6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d102      	bne.n	80054fa <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80054f4:	2302      	movs	r3, #2
 80054f6:	f000 bc85 	b.w	8005e04 <HAL_ADCEx_InjectedConfigChannel+0x934>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800550e:	2b01      	cmp	r3, #1
 8005510:	d130      	bne.n	8005574 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	2b08      	cmp	r3, #8
 8005518:	d179      	bne.n	800560e <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d010      	beq.n	8005544 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	0e9b      	lsrs	r3, r3, #26
 8005528:	021b      	lsls	r3, r3, #8
 800552a:	f403 52f8 	and.w	r2, r3, #7936	@ 0x1f00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	6a1b      	ldr	r3, [r3, #32]
 8005532:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8005536:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800553c:	4313      	orrs	r3, r2
 800553e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005542:	e007      	b.n	8005554 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	0e9b      	lsrs	r3, r3, #26
 800554a:	021b      	lsls	r3, r3, #8
 800554c:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 8005550:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800555a:	4ba0      	ldr	r3, [pc, #640]	@ (80057dc <HAL_ADCEx_InjectedConfigChannel+0x30c>)
 800555c:	4013      	ands	r3, r2
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	6812      	ldr	r2, [r2, #0]
 8005562:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8005566:	430b      	orrs	r3, r1
 8005568:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005570:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005572:	e04c      	b.n	800560e <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005578:	2b00      	cmp	r3, #0
 800557a:	d11d      	bne.n	80055b8 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	699a      	ldr	r2, [r3, #24]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	661a      	str	r2, [r3, #96]	@ 0x60
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00d      	beq.n	80055ae <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80055a0:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055ac:	e004      	b.n	80055b8 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	3b01      	subs	r3, #1
 80055b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	0e9b      	lsrs	r3, r3, #26
 80055be:	f003 021f 	and.w	r2, r3, #31
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f003 031f 	and.w	r3, r3, #31
 80055ca:	fa02 f303 	lsl.w	r3, r2, r3
 80055ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055d2:	4313      	orrs	r3, r2
 80055d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055dc:	1e5a      	subs	r2, r3, #1
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80055e6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80055ea:	431a      	orrs	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d10a      	bne.n	800560e <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80055fe:	4b77      	ldr	r3, [pc, #476]	@ (80057dc <HAL_ADCEx_InjectedConfigChannel+0x30c>)
 8005600:	4013      	ands	r3, r2
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	6dd1      	ldr	r1, [r2, #92]	@ 0x5c
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	6812      	ldr	r2, [r2, #0]
 800560a:	430b      	orrs	r3, r1
 800560c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4618      	mov	r0, r3
 8005614:	f7ff ff48 	bl	80054a8 <LL_ADC_INJ_IsConversionOngoing>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d120      	bne.n	8005660 <HAL_ADCEx_InjectedConfigChannel+0x190>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	7f5b      	ldrb	r3, [r3, #29]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d110      	bne.n	8005648 <HAL_ADCEx_InjectedConfigChannel+0x178>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68db      	ldr	r3, [r3, #12]
 800562c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	7f9b      	ldrb	r3, [r3, #30]
 8005634:	055a      	lsls	r2, r3, #21
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	7f1b      	ldrb	r3, [r3, #28]
 800563a:	051b      	lsls	r3, r3, #20
 800563c:	431a      	orrs	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	430a      	orrs	r2, r1
 8005644:	60da      	str	r2, [r3, #12]
 8005646:	e00b      	b.n	8005660 <HAL_ADCEx_InjectedConfigChannel+0x190>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	7f9b      	ldrb	r3, [r3, #30]
 8005656:	055a      	lsls	r2, r3, #21
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4618      	mov	r0, r3
 8005666:	f7ff ff0c 	bl	8005482 <LL_ADC_REG_IsConversionOngoing>
 800566a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4618      	mov	r0, r3
 8005674:	f7ff ff18 	bl	80054a8 <LL_ADC_INJ_IsConversionOngoing>
 8005678:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800567c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005680:	2b00      	cmp	r3, #0
 8005682:	f040 81f8 	bne.w	8005a76 <HAL_ADCEx_InjectedConfigChannel+0x5a6>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005686:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800568a:	2b00      	cmp	r3, #0
 800568c:	f040 81f3 	bne.w	8005a76 <HAL_ADCEx_InjectedConfigChannel+0x5a6>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d003      	beq.n	80056a0 <HAL_ADCEx_InjectedConfigChannel+0x1d0>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569c:	2b00      	cmp	r3, #0
 800569e:	d115      	bne.n	80056cc <HAL_ADCEx_InjectedConfigChannel+0x1fc>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	7f5b      	ldrb	r3, [r3, #29]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d108      	bne.n	80056ba <HAL_ADCEx_InjectedConfigChannel+0x1ea>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68da      	ldr	r2, [r3, #12]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80056b6:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80056b8:	e01e      	b.n	80056f8 <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68da      	ldr	r2, [r3, #12]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80056c8:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80056ca:	e015      	b.n	80056f8 <HAL_ADCEx_InjectedConfigChannel+0x228>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	7f5b      	ldrb	r3, [r3, #29]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d109      	bne.n	80056e8 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056d8:	f043 0220 	orr.w	r2, r3, #32
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	655a      	str	r2, [r3, #84]	@ 0x54

        tmp_hal_status = HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80056e6:	e007      	b.n	80056f8 <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68da      	ldr	r2, [r3, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80056f6:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d110      	bne.n	8005724 <HAL_ADCEx_InjectedConfigChannel+0x254>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005714:	430b      	orrs	r3, r1
 8005716:	431a      	orrs	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f042 0202 	orr.w	r2, r2, #2
 8005720:	611a      	str	r2, [r3, #16]
 8005722:	e007      	b.n	8005734 <HAL_ADCEx_InjectedConfigChannel+0x264>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	691a      	ldr	r2, [r3, #16]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f022 0202 	bic.w	r2, r2, #2
 8005732:	611a      	str	r2, [r3, #16]
    }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6818      	ldr	r0, [r3, #0]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	6819      	ldr	r1, [r3, #0]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	461a      	mov	r2, r3
 8005742:	f7ff fe3b 	bl	80053bc <LL_ADC_SetChannelSamplingTime>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	695a      	ldr	r2, [r3, #20]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	08db      	lsrs	r3, r3, #3
 8005752:	f003 0303 	and.w	r3, r3, #3
 8005756:	005b      	lsls	r3, r3, #1
 8005758:	fa02 f303 	lsl.w	r3, r2, r3
 800575c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	2b04      	cmp	r3, #4
 8005766:	d00a      	beq.n	800577e <HAL_ADCEx_InjectedConfigChannel+0x2ae>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6818      	ldr	r0, [r3, #0]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	6919      	ldr	r1, [r3, #16]
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005778:	f7ff fdb6 	bl	80052e8 <LL_ADC_SetOffset>
 800577c:	e17b      	b.n	8005a76 <HAL_ADCEx_InjectedConfigChannel+0x5a6>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2100      	movs	r1, #0
 8005784:	4618      	mov	r0, r3
 8005786:	f7ff fdd3 	bl	8005330 <LL_ADC_GetOffsetChannel>
 800578a:	4603      	mov	r3, r0
 800578c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005790:	2b00      	cmp	r3, #0
 8005792:	d10a      	bne.n	80057aa <HAL_ADCEx_InjectedConfigChannel+0x2da>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2100      	movs	r1, #0
 800579a:	4618      	mov	r0, r3
 800579c:	f7ff fdc8 	bl	8005330 <LL_ADC_GetOffsetChannel>
 80057a0:	4603      	mov	r3, r0
 80057a2:	0e9b      	lsrs	r3, r3, #26
 80057a4:	f003 021f 	and.w	r2, r3, #31
 80057a8:	e020      	b.n	80057ec <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2100      	movs	r1, #0
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7ff fdbd 	bl	8005330 <LL_ADC_GetOffsetChannel>
 80057b6:	4603      	mov	r3, r0
 80057b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80057c0:	fa93 f3a3 	rbit	r3, r3
 80057c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 80057c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80057cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80057d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d103      	bne.n	80057e0 <HAL_ADCEx_InjectedConfigChannel+0x310>
    return 32U;
 80057d8:	2320      	movs	r3, #32
 80057da:	e006      	b.n	80057ea <HAL_ADCEx_InjectedConfigChannel+0x31a>
 80057dc:	82082000 	.word	0x82082000
  return __builtin_clz(value);
 80057e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057e4:	fab3 f383 	clz	r3, r3
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	461a      	mov	r2, r3
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d105      	bne.n	8005804 <HAL_ADCEx_InjectedConfigChannel+0x334>
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	0e9b      	lsrs	r3, r3, #26
 80057fe:	f003 031f 	and.w	r3, r3, #31
 8005802:	e018      	b.n	8005836 <HAL_ADCEx_InjectedConfigChannel+0x366>
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800580c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005810:	fa93 f3a3 	rbit	r3, r3
 8005814:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8005818:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800581c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8005820:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005824:	2b00      	cmp	r3, #0
 8005826:	d101      	bne.n	800582c <HAL_ADCEx_InjectedConfigChannel+0x35c>
    return 32U;
 8005828:	2320      	movs	r3, #32
 800582a:	e004      	b.n	8005836 <HAL_ADCEx_InjectedConfigChannel+0x366>
  return __builtin_clz(value);
 800582c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005830:	fab3 f383 	clz	r3, r3
 8005834:	b2db      	uxtb	r3, r3
 8005836:	429a      	cmp	r2, r3
 8005838:	d106      	bne.n	8005848 <HAL_ADCEx_InjectedConfigChannel+0x378>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2200      	movs	r2, #0
 8005840:	2100      	movs	r1, #0
 8005842:	4618      	mov	r0, r3
 8005844:	f7ff fd8a 	bl	800535c <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2101      	movs	r1, #1
 800584e:	4618      	mov	r0, r3
 8005850:	f7ff fd6e 	bl	8005330 <LL_ADC_GetOffsetChannel>
 8005854:	4603      	mov	r3, r0
 8005856:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10a      	bne.n	8005874 <HAL_ADCEx_InjectedConfigChannel+0x3a4>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2101      	movs	r1, #1
 8005864:	4618      	mov	r0, r3
 8005866:	f7ff fd63 	bl	8005330 <LL_ADC_GetOffsetChannel>
 800586a:	4603      	mov	r3, r0
 800586c:	0e9b      	lsrs	r3, r3, #26
 800586e:	f003 021f 	and.w	r2, r3, #31
 8005872:	e01e      	b.n	80058b2 <HAL_ADCEx_InjectedConfigChannel+0x3e2>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2101      	movs	r1, #1
 800587a:	4618      	mov	r0, r3
 800587c:	f7ff fd58 	bl	8005330 <LL_ADC_GetOffsetChannel>
 8005880:	4603      	mov	r3, r0
 8005882:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005886:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800588a:	fa93 f3a3 	rbit	r3, r3
 800588e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8005892:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005896:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800589a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d101      	bne.n	80058a6 <HAL_ADCEx_InjectedConfigChannel+0x3d6>
    return 32U;
 80058a2:	2320      	movs	r3, #32
 80058a4:	e004      	b.n	80058b0 <HAL_ADCEx_InjectedConfigChannel+0x3e0>
  return __builtin_clz(value);
 80058a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058aa:	fab3 f383 	clz	r3, r3
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	461a      	mov	r2, r3
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d105      	bne.n	80058ca <HAL_ADCEx_InjectedConfigChannel+0x3fa>
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	0e9b      	lsrs	r3, r3, #26
 80058c4:	f003 031f 	and.w	r3, r3, #31
 80058c8:	e018      	b.n	80058fc <HAL_ADCEx_InjectedConfigChannel+0x42c>
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80058d6:	fa93 f3a3 	rbit	r3, r3
 80058da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80058de:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80058e2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80058e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <HAL_ADCEx_InjectedConfigChannel+0x422>
    return 32U;
 80058ee:	2320      	movs	r3, #32
 80058f0:	e004      	b.n	80058fc <HAL_ADCEx_InjectedConfigChannel+0x42c>
  return __builtin_clz(value);
 80058f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058f6:	fab3 f383 	clz	r3, r3
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d106      	bne.n	800590e <HAL_ADCEx_InjectedConfigChannel+0x43e>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2200      	movs	r2, #0
 8005906:	2101      	movs	r1, #1
 8005908:	4618      	mov	r0, r3
 800590a:	f7ff fd27 	bl	800535c <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2102      	movs	r1, #2
 8005914:	4618      	mov	r0, r3
 8005916:	f7ff fd0b 	bl	8005330 <LL_ADC_GetOffsetChannel>
 800591a:	4603      	mov	r3, r0
 800591c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005920:	2b00      	cmp	r3, #0
 8005922:	d10a      	bne.n	800593a <HAL_ADCEx_InjectedConfigChannel+0x46a>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2102      	movs	r1, #2
 800592a:	4618      	mov	r0, r3
 800592c:	f7ff fd00 	bl	8005330 <LL_ADC_GetOffsetChannel>
 8005930:	4603      	mov	r3, r0
 8005932:	0e9b      	lsrs	r3, r3, #26
 8005934:	f003 021f 	and.w	r2, r3, #31
 8005938:	e01e      	b.n	8005978 <HAL_ADCEx_InjectedConfigChannel+0x4a8>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	2102      	movs	r1, #2
 8005940:	4618      	mov	r0, r3
 8005942:	f7ff fcf5 	bl	8005330 <LL_ADC_GetOffsetChannel>
 8005946:	4603      	mov	r3, r0
 8005948:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800594c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005950:	fa93 f3a3 	rbit	r3, r3
 8005954:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8005958:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800595c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8005960:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005964:	2b00      	cmp	r3, #0
 8005966:	d101      	bne.n	800596c <HAL_ADCEx_InjectedConfigChannel+0x49c>
    return 32U;
 8005968:	2320      	movs	r3, #32
 800596a:	e004      	b.n	8005976 <HAL_ADCEx_InjectedConfigChannel+0x4a6>
  return __builtin_clz(value);
 800596c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005970:	fab3 f383 	clz	r3, r3
 8005974:	b2db      	uxtb	r3, r3
 8005976:	461a      	mov	r2, r3
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005980:	2b00      	cmp	r3, #0
 8005982:	d105      	bne.n	8005990 <HAL_ADCEx_InjectedConfigChannel+0x4c0>
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	0e9b      	lsrs	r3, r3, #26
 800598a:	f003 031f 	and.w	r3, r3, #31
 800598e:	e014      	b.n	80059ba <HAL_ADCEx_InjectedConfigChannel+0x4ea>
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005996:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005998:	fa93 f3a3 	rbit	r3, r3
 800599c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800599e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80059a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d101      	bne.n	80059b0 <HAL_ADCEx_InjectedConfigChannel+0x4e0>
    return 32U;
 80059ac:	2320      	movs	r3, #32
 80059ae:	e004      	b.n	80059ba <HAL_ADCEx_InjectedConfigChannel+0x4ea>
  return __builtin_clz(value);
 80059b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059b4:	fab3 f383 	clz	r3, r3
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d106      	bne.n	80059cc <HAL_ADCEx_InjectedConfigChannel+0x4fc>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2200      	movs	r2, #0
 80059c4:	2102      	movs	r1, #2
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7ff fcc8 	bl	800535c <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2103      	movs	r1, #3
 80059d2:	4618      	mov	r0, r3
 80059d4:	f7ff fcac 	bl	8005330 <LL_ADC_GetOffsetChannel>
 80059d8:	4603      	mov	r3, r0
 80059da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10a      	bne.n	80059f8 <HAL_ADCEx_InjectedConfigChannel+0x528>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2103      	movs	r1, #3
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7ff fca1 	bl	8005330 <LL_ADC_GetOffsetChannel>
 80059ee:	4603      	mov	r3, r0
 80059f0:	0e9b      	lsrs	r3, r3, #26
 80059f2:	f003 021f 	and.w	r2, r3, #31
 80059f6:	e017      	b.n	8005a28 <HAL_ADCEx_InjectedConfigChannel+0x558>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2103      	movs	r1, #3
 80059fe:	4618      	mov	r0, r3
 8005a00:	f7ff fc96 	bl	8005330 <LL_ADC_GetOffsetChannel>
 8005a04:	4603      	mov	r3, r0
 8005a06:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a08:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a0a:	fa93 f3a3 	rbit	r3, r3
 8005a0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8005a10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a12:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8005a14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <HAL_ADCEx_InjectedConfigChannel+0x54e>
    return 32U;
 8005a1a:	2320      	movs	r3, #32
 8005a1c:	e003      	b.n	8005a26 <HAL_ADCEx_InjectedConfigChannel+0x556>
  return __builtin_clz(value);
 8005a1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a20:	fab3 f383 	clz	r3, r3
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	461a      	mov	r2, r3
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d105      	bne.n	8005a40 <HAL_ADCEx_InjectedConfigChannel+0x570>
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	0e9b      	lsrs	r3, r3, #26
 8005a3a:	f003 031f 	and.w	r3, r3, #31
 8005a3e:	e011      	b.n	8005a64 <HAL_ADCEx_InjectedConfigChannel+0x594>
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a48:	fa93 f3a3 	rbit	r3, r3
 8005a4c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8005a4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a50:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8005a52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d101      	bne.n	8005a5c <HAL_ADCEx_InjectedConfigChannel+0x58c>
    return 32U;
 8005a58:	2320      	movs	r3, #32
 8005a5a:	e003      	b.n	8005a64 <HAL_ADCEx_InjectedConfigChannel+0x594>
  return __builtin_clz(value);
 8005a5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a5e:	fab3 f383 	clz	r3, r3
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d106      	bne.n	8005a76 <HAL_ADCEx_InjectedConfigChannel+0x5a6>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	2103      	movs	r1, #3
 8005a70:	4618      	mov	r0, r3
 8005a72:	f7ff fc73 	bl	800535c <LL_ADC_SetOffsetState>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7ff fcee 	bl	800545c <LL_ADC_IsEnabled>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f040 81b8 	bne.w	8005df8 <HAL_ADCEx_InjectedConfigChannel+0x928>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6818      	ldr	r0, [r3, #0]
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	6819      	ldr	r1, [r3, #0]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	461a      	mov	r2, r3
 8005a96:	f7ff fcbd 	bl	8005414 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	4a8f      	ldr	r2, [pc, #572]	@ (8005cdc <HAL_ADCEx_InjectedConfigChannel+0x80c>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	f040 8131 	bne.w	8005d08 <HAL_ADCEx_InjectedConfigChannel+0x838>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel) + 1UL) & 0x1FUL)), sConfigInjected->InjectedSamplingTime);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6818      	ldr	r0, [r3, #0]
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10b      	bne.n	8005ace <HAL_ADCEx_InjectedConfigChannel+0x5fe>
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	0e9b      	lsrs	r3, r3, #26
 8005abc:	3301      	adds	r3, #1
 8005abe:	f003 031f 	and.w	r3, r3, #31
 8005ac2:	2b09      	cmp	r3, #9
 8005ac4:	bf94      	ite	ls
 8005ac6:	2301      	movls	r3, #1
 8005ac8:	2300      	movhi	r3, #0
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	e019      	b.n	8005b02 <HAL_ADCEx_InjectedConfigChannel+0x632>
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005ad6:	fa93 f3a3 	rbit	r3, r3
 8005ada:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8005adc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ade:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8005ae0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d101      	bne.n	8005aea <HAL_ADCEx_InjectedConfigChannel+0x61a>
    return 32U;
 8005ae6:	2320      	movs	r3, #32
 8005ae8:	e003      	b.n	8005af2 <HAL_ADCEx_InjectedConfigChannel+0x622>
  return __builtin_clz(value);
 8005aea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005aec:	fab3 f383 	clz	r3, r3
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	3301      	adds	r3, #1
 8005af4:	f003 031f 	and.w	r3, r3, #31
 8005af8:	2b09      	cmp	r3, #9
 8005afa:	bf94      	ite	ls
 8005afc:	2301      	movls	r3, #1
 8005afe:	2300      	movhi	r3, #0
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d079      	beq.n	8005bfa <HAL_ADCEx_InjectedConfigChannel+0x72a>
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d107      	bne.n	8005b22 <HAL_ADCEx_InjectedConfigChannel+0x652>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	0e9b      	lsrs	r3, r3, #26
 8005b18:	3301      	adds	r3, #1
 8005b1a:	069b      	lsls	r3, r3, #26
 8005b1c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005b20:	e015      	b.n	8005b4e <HAL_ADCEx_InjectedConfigChannel+0x67e>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b2a:	fa93 f3a3 	rbit	r3, r3
 8005b2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8005b30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b32:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8005b34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d101      	bne.n	8005b3e <HAL_ADCEx_InjectedConfigChannel+0x66e>
    return 32U;
 8005b3a:	2320      	movs	r3, #32
 8005b3c:	e003      	b.n	8005b46 <HAL_ADCEx_InjectedConfigChannel+0x676>
  return __builtin_clz(value);
 8005b3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b40:	fab3 f383 	clz	r3, r3
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	3301      	adds	r3, #1
 8005b48:	069b      	lsls	r3, r3, #26
 8005b4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d109      	bne.n	8005b6e <HAL_ADCEx_InjectedConfigChannel+0x69e>
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	0e9b      	lsrs	r3, r3, #26
 8005b60:	3301      	adds	r3, #1
 8005b62:	f003 031f 	and.w	r3, r3, #31
 8005b66:	2101      	movs	r1, #1
 8005b68:	fa01 f303 	lsl.w	r3, r1, r3
 8005b6c:	e017      	b.n	8005b9e <HAL_ADCEx_InjectedConfigChannel+0x6ce>
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b76:	fa93 f3a3 	rbit	r3, r3
 8005b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8005b7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b7e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8005b80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <HAL_ADCEx_InjectedConfigChannel+0x6ba>
    return 32U;
 8005b86:	2320      	movs	r3, #32
 8005b88:	e003      	b.n	8005b92 <HAL_ADCEx_InjectedConfigChannel+0x6c2>
  return __builtin_clz(value);
 8005b8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b8c:	fab3 f383 	clz	r3, r3
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	3301      	adds	r3, #1
 8005b94:	f003 031f 	and.w	r3, r3, #31
 8005b98:	2101      	movs	r1, #1
 8005b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b9e:	ea42 0103 	orr.w	r1, r2, r3
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d10a      	bne.n	8005bc4 <HAL_ADCEx_InjectedConfigChannel+0x6f4>
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	0e9b      	lsrs	r3, r3, #26
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	f003 021f 	and.w	r2, r3, #31
 8005bba:	4613      	mov	r3, r2
 8005bbc:	005b      	lsls	r3, r3, #1
 8005bbe:	4413      	add	r3, r2
 8005bc0:	051b      	lsls	r3, r3, #20
 8005bc2:	e018      	b.n	8005bf6 <HAL_ADCEx_InjectedConfigChannel+0x726>
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bcc:	fa93 f3a3 	rbit	r3, r3
 8005bd0:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8005bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8005bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d101      	bne.n	8005be0 <HAL_ADCEx_InjectedConfigChannel+0x710>
    return 32U;
 8005bdc:	2320      	movs	r3, #32
 8005bde:	e003      	b.n	8005be8 <HAL_ADCEx_InjectedConfigChannel+0x718>
  return __builtin_clz(value);
 8005be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be2:	fab3 f383 	clz	r3, r3
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	3301      	adds	r3, #1
 8005bea:	f003 021f 	and.w	r2, r3, #31
 8005bee:	4613      	mov	r3, r2
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	4413      	add	r3, r2
 8005bf4:	051b      	lsls	r3, r3, #20
 8005bf6:	430b      	orrs	r3, r1
 8005bf8:	e081      	b.n	8005cfe <HAL_ADCEx_InjectedConfigChannel+0x82e>
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d107      	bne.n	8005c16 <HAL_ADCEx_InjectedConfigChannel+0x746>
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	0e9b      	lsrs	r3, r3, #26
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	069b      	lsls	r3, r3, #26
 8005c10:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c14:	e015      	b.n	8005c42 <HAL_ADCEx_InjectedConfigChannel+0x772>
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c1e:	fa93 f3a3 	rbit	r3, r3
 8005c22:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8005c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d101      	bne.n	8005c32 <HAL_ADCEx_InjectedConfigChannel+0x762>
    return 32U;
 8005c2e:	2320      	movs	r3, #32
 8005c30:	e003      	b.n	8005c3a <HAL_ADCEx_InjectedConfigChannel+0x76a>
  return __builtin_clz(value);
 8005c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c34:	fab3 f383 	clz	r3, r3
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	069b      	lsls	r3, r3, #26
 8005c3e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d109      	bne.n	8005c62 <HAL_ADCEx_InjectedConfigChannel+0x792>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	0e9b      	lsrs	r3, r3, #26
 8005c54:	3301      	adds	r3, #1
 8005c56:	f003 031f 	and.w	r3, r3, #31
 8005c5a:	2101      	movs	r1, #1
 8005c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c60:	e017      	b.n	8005c92 <HAL_ADCEx_InjectedConfigChannel+0x7c2>
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	fa93 f3a3 	rbit	r3, r3
 8005c6e:	61bb      	str	r3, [r7, #24]
  return result;
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005c74:	6a3b      	ldr	r3, [r7, #32]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d101      	bne.n	8005c7e <HAL_ADCEx_InjectedConfigChannel+0x7ae>
    return 32U;
 8005c7a:	2320      	movs	r3, #32
 8005c7c:	e003      	b.n	8005c86 <HAL_ADCEx_InjectedConfigChannel+0x7b6>
  return __builtin_clz(value);
 8005c7e:	6a3b      	ldr	r3, [r7, #32]
 8005c80:	fab3 f383 	clz	r3, r3
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	3301      	adds	r3, #1
 8005c88:	f003 031f 	and.w	r3, r3, #31
 8005c8c:	2101      	movs	r1, #1
 8005c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c92:	ea42 0103 	orr.w	r1, r2, r3
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d10d      	bne.n	8005cbe <HAL_ADCEx_InjectedConfigChannel+0x7ee>
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	0e9b      	lsrs	r3, r3, #26
 8005ca8:	3301      	adds	r3, #1
 8005caa:	f003 021f 	and.w	r2, r3, #31
 8005cae:	4613      	mov	r3, r2
 8005cb0:	005b      	lsls	r3, r3, #1
 8005cb2:	4413      	add	r3, r2
 8005cb4:	3b1e      	subs	r3, #30
 8005cb6:	051b      	lsls	r3, r3, #20
 8005cb8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005cbc:	e01e      	b.n	8005cfc <HAL_ADCEx_InjectedConfigChannel+0x82c>
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	fa93 f3a3 	rbit	r3, r3
 8005cca:	60fb      	str	r3, [r7, #12]
  return result;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d104      	bne.n	8005ce0 <HAL_ADCEx_InjectedConfigChannel+0x810>
    return 32U;
 8005cd6:	2320      	movs	r3, #32
 8005cd8:	e006      	b.n	8005ce8 <HAL_ADCEx_InjectedConfigChannel+0x818>
 8005cda:	bf00      	nop
 8005cdc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	fab3 f383 	clz	r3, r3
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	3301      	adds	r3, #1
 8005cea:	f003 021f 	and.w	r2, r3, #31
 8005cee:	4613      	mov	r3, r2
 8005cf0:	005b      	lsls	r3, r3, #1
 8005cf2:	4413      	add	r3, r2
 8005cf4:	3b1e      	subs	r3, #30
 8005cf6:	051b      	lsls	r3, r3, #20
 8005cf8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005cfc:	430b      	orrs	r3, r1
 8005cfe:	683a      	ldr	r2, [r7, #0]
 8005d00:	6892      	ldr	r2, [r2, #8]
 8005d02:	4619      	mov	r1, r3
 8005d04:	f7ff fb5a 	bl	80053bc <LL_ADC_SetChannelSamplingTime>
    /* internal measurement paths enable: If internal channel selected,       */
    /* enable dedicated internal buffers and path.                            */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	4b3f      	ldr	r3, [pc, #252]	@ (8005e0c <HAL_ADCEx_InjectedConfigChannel+0x93c>)
 8005d0e:	4013      	ands	r3, r2
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d071      	beq.n	8005df8 <HAL_ADCEx_InjectedConfigChannel+0x928>
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005d14:	483e      	ldr	r0, [pc, #248]	@ (8005e10 <HAL_ADCEx_InjectedConfigChannel+0x940>)
 8005d16:	f7ff fba1 	bl	800545c <LL_ADC_IsEnabled>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d162      	bne.n	8005de6 <HAL_ADCEx_InjectedConfigChannel+0x916>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d20:	483c      	ldr	r0, [pc, #240]	@ (8005e14 <HAL_ADCEx_InjectedConfigChannel+0x944>)
 8005d22:	f7ff fad2 	bl	80052ca <LL_ADC_GetCommonPathInternalCh>
 8005d26:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

        /* If the requested internal measurement path has already been enabled, */
        /* bypass the configuration processing.                                 */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a3a      	ldr	r2, [pc, #232]	@ (8005e18 <HAL_ADCEx_InjectedConfigChannel+0x948>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d126      	bne.n	8005d82 <HAL_ADCEx_InjectedConfigChannel+0x8b2>
 8005d34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005d38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d120      	bne.n	8005d82 <HAL_ADCEx_InjectedConfigChannel+0x8b2>
        {
          if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a32      	ldr	r2, [pc, #200]	@ (8005e10 <HAL_ADCEx_InjectedConfigChannel+0x940>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d156      	bne.n	8005df8 <HAL_ADCEx_InjectedConfigChannel+0x928>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8005d4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005d4e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005d52:	4619      	mov	r1, r3
 8005d54:	482f      	ldr	r0, [pc, #188]	@ (8005e14 <HAL_ADCEx_InjectedConfigChannel+0x944>)
 8005d56:	f7ff faa5 	bl	80052a4 <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005d5a:	4b30      	ldr	r3, [pc, #192]	@ (8005e1c <HAL_ADCEx_InjectedConfigChannel+0x94c>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	099b      	lsrs	r3, r3, #6
 8005d60:	4a2f      	ldr	r2, [pc, #188]	@ (8005e20 <HAL_ADCEx_InjectedConfigChannel+0x950>)
 8005d62:	fba2 2303 	umull	r2, r3, r2, r3
 8005d66:	099a      	lsrs	r2, r3, #6
 8005d68:	4613      	mov	r3, r2
 8005d6a:	005b      	lsls	r3, r3, #1
 8005d6c:	4413      	add	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	60bb      	str	r3, [r7, #8]
            while(wait_loop_index != 0UL)
 8005d72:	e002      	b.n	8005d7a <HAL_ADCEx_InjectedConfigChannel+0x8aa>
            {
              wait_loop_index--;
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	3b01      	subs	r3, #1
 8005d78:	60bb      	str	r3, [r7, #8]
            while(wait_loop_index != 0UL)
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d1f9      	bne.n	8005d74 <HAL_ADCEx_InjectedConfigChannel+0x8a4>
          if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005d80:	e03a      	b.n	8005df8 <HAL_ADCEx_InjectedConfigChannel+0x928>
            }
          }
        }
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a27      	ldr	r2, [pc, #156]	@ (8005e24 <HAL_ADCEx_InjectedConfigChannel+0x954>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d113      	bne.n	8005db4 <HAL_ADCEx_InjectedConfigChannel+0x8e4>
 8005d8c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005d90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d10d      	bne.n	8005db4 <HAL_ADCEx_InjectedConfigChannel+0x8e4>
        {
          if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a1c      	ldr	r2, [pc, #112]	@ (8005e10 <HAL_ADCEx_InjectedConfigChannel+0x940>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d12a      	bne.n	8005df8 <HAL_ADCEx_InjectedConfigChannel+0x928>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005da2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005da6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005daa:	4619      	mov	r1, r3
 8005dac:	4819      	ldr	r0, [pc, #100]	@ (8005e14 <HAL_ADCEx_InjectedConfigChannel+0x944>)
 8005dae:	f7ff fa79 	bl	80052a4 <LL_ADC_SetCommonPathInternalCh>
          if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005db2:	e021      	b.n	8005df8 <HAL_ADCEx_InjectedConfigChannel+0x928>
          }
        }
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a1b      	ldr	r2, [pc, #108]	@ (8005e28 <HAL_ADCEx_InjectedConfigChannel+0x958>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d11c      	bne.n	8005df8 <HAL_ADCEx_InjectedConfigChannel+0x928>
 8005dbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005dc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d116      	bne.n	8005df8 <HAL_ADCEx_InjectedConfigChannel+0x928>
        {
          if (ADC_VREFINT_INSTANCE(hadc))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a10      	ldr	r2, [pc, #64]	@ (8005e10 <HAL_ADCEx_InjectedConfigChannel+0x940>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d111      	bne.n	8005df8 <HAL_ADCEx_InjectedConfigChannel+0x928>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8005dd4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005dd8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005ddc:	4619      	mov	r1, r3
 8005dde:	480d      	ldr	r0, [pc, #52]	@ (8005e14 <HAL_ADCEx_InjectedConfigChannel+0x944>)
 8005de0:	f7ff fa60 	bl	80052a4 <LL_ADC_SetCommonPathInternalCh>
 8005de4:	e008      	b.n	8005df8 <HAL_ADCEx_InjectedConfigChannel+0x928>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dea:	f043 0220 	orr.w	r2, r3, #32
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	655a      	str	r2, [r3, #84]	@ 0x54

        tmp_hal_status = HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005e00:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	37d8      	adds	r7, #216	@ 0xd8
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}
 8005e0c:	80080000 	.word	0x80080000
 8005e10:	50040000 	.word	0x50040000
 8005e14:	50040300 	.word	0x50040300
 8005e18:	c7520000 	.word	0xc7520000
 8005e1c:	2000000c 	.word	0x2000000c
 8005e20:	053e2d63 	.word	0x053e2d63
 8005e24:	cb840000 	.word	0xcb840000
 8005e28:	80000001 	.word	0x80000001

08005e2c <HAL_ADCEx_DisableInjectedQueue>:
  *         conversion is ongoing.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b086      	sub	sp, #24
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7ff fb22 	bl	8005482 <LL_ADC_REG_IsConversionOngoing>
 8005e3e:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4618      	mov	r0, r3
 8005e46:	f7ff fb2f 	bl	80054a8 <LL_ADC_INJ_IsConversionOngoing>
 8005e4a:	60f8      	str	r0, [r7, #12]

  /* Parameter can be set only if no conversion is on-going */
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d10c      	bne.n	8005e6c <HAL_ADCEx_DisableInjectedQueue+0x40>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d109      	bne.n	8005e6c <HAL_ADCEx_DisableInjectedQueue+0x40>
     )
  {
    LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005e60:	4618      	mov	r0, r3
 8005e62:	f7ff fa96 	bl	8005392 <LL_ADC_INJ_SetQueueMode>
    tmp_hal_status = HAL_OK;
 8005e66:	2300      	movs	r3, #0
 8005e68:	75fb      	strb	r3, [r7, #23]
 8005e6a:	e001      	b.n	8005e70 <HAL_ADCEx_DisableInjectedQueue+0x44>
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 8005e70:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3718      	adds	r7, #24
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
	...

08005e7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b085      	sub	sp, #20
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f003 0307 	and.w	r3, r3, #7
 8005e8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e92:	68ba      	ldr	r2, [r7, #8]
 8005e94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005e98:	4013      	ands	r3, r2
 8005e9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005ea4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005ea8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005eac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005eae:	4a04      	ldr	r2, [pc, #16]	@ (8005ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	60d3      	str	r3, [r2, #12]
}
 8005eb4:	bf00      	nop
 8005eb6:	3714      	adds	r7, #20
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr
 8005ec0:	e000ed00 	.word	0xe000ed00

08005ec4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ec8:	4b04      	ldr	r3, [pc, #16]	@ (8005edc <__NVIC_GetPriorityGrouping+0x18>)
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	0a1b      	lsrs	r3, r3, #8
 8005ece:	f003 0307 	and.w	r3, r3, #7
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr
 8005edc:	e000ed00 	.word	0xe000ed00

08005ee0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b083      	sub	sp, #12
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	db0b      	blt.n	8005f0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ef2:	79fb      	ldrb	r3, [r7, #7]
 8005ef4:	f003 021f 	and.w	r2, r3, #31
 8005ef8:	4907      	ldr	r1, [pc, #28]	@ (8005f18 <__NVIC_EnableIRQ+0x38>)
 8005efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005efe:	095b      	lsrs	r3, r3, #5
 8005f00:	2001      	movs	r0, #1
 8005f02:	fa00 f202 	lsl.w	r2, r0, r2
 8005f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005f0a:	bf00      	nop
 8005f0c:	370c      	adds	r7, #12
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	e000e100 	.word	0xe000e100

08005f1c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	4603      	mov	r3, r0
 8005f24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	db12      	blt.n	8005f54 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f2e:	79fb      	ldrb	r3, [r7, #7]
 8005f30:	f003 021f 	and.w	r2, r3, #31
 8005f34:	490a      	ldr	r1, [pc, #40]	@ (8005f60 <__NVIC_DisableIRQ+0x44>)
 8005f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f3a:	095b      	lsrs	r3, r3, #5
 8005f3c:	2001      	movs	r0, #1
 8005f3e:	fa00 f202 	lsl.w	r2, r0, r2
 8005f42:	3320      	adds	r3, #32
 8005f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005f48:	f3bf 8f4f 	dsb	sy
}
 8005f4c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005f4e:	f3bf 8f6f 	isb	sy
}
 8005f52:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005f54:	bf00      	nop
 8005f56:	370c      	adds	r7, #12
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr
 8005f60:	e000e100 	.word	0xe000e100

08005f64 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	db0c      	blt.n	8005f90 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f76:	79fb      	ldrb	r3, [r7, #7]
 8005f78:	f003 021f 	and.w	r2, r3, #31
 8005f7c:	4907      	ldr	r1, [pc, #28]	@ (8005f9c <__NVIC_SetPendingIRQ+0x38>)
 8005f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f82:	095b      	lsrs	r3, r3, #5
 8005f84:	2001      	movs	r0, #1
 8005f86:	fa00 f202 	lsl.w	r2, r0, r2
 8005f8a:	3340      	adds	r3, #64	@ 0x40
 8005f8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005f90:	bf00      	nop
 8005f92:	370c      	adds	r7, #12
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr
 8005f9c:	e000e100 	.word	0xe000e100

08005fa0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	db0c      	blt.n	8005fcc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005fb2:	79fb      	ldrb	r3, [r7, #7]
 8005fb4:	f003 021f 	and.w	r2, r3, #31
 8005fb8:	4907      	ldr	r1, [pc, #28]	@ (8005fd8 <__NVIC_ClearPendingIRQ+0x38>)
 8005fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fbe:	095b      	lsrs	r3, r3, #5
 8005fc0:	2001      	movs	r0, #1
 8005fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8005fc6:	3360      	adds	r3, #96	@ 0x60
 8005fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005fcc:	bf00      	nop
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr
 8005fd8:	e000e100 	.word	0xe000e100

08005fdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	6039      	str	r1, [r7, #0]
 8005fe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	db0a      	blt.n	8006006 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	b2da      	uxtb	r2, r3
 8005ff4:	490c      	ldr	r1, [pc, #48]	@ (8006028 <__NVIC_SetPriority+0x4c>)
 8005ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ffa:	0112      	lsls	r2, r2, #4
 8005ffc:	b2d2      	uxtb	r2, r2
 8005ffe:	440b      	add	r3, r1
 8006000:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006004:	e00a      	b.n	800601c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	b2da      	uxtb	r2, r3
 800600a:	4908      	ldr	r1, [pc, #32]	@ (800602c <__NVIC_SetPriority+0x50>)
 800600c:	79fb      	ldrb	r3, [r7, #7]
 800600e:	f003 030f 	and.w	r3, r3, #15
 8006012:	3b04      	subs	r3, #4
 8006014:	0112      	lsls	r2, r2, #4
 8006016:	b2d2      	uxtb	r2, r2
 8006018:	440b      	add	r3, r1
 800601a:	761a      	strb	r2, [r3, #24]
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr
 8006028:	e000e100 	.word	0xe000e100
 800602c:	e000ed00 	.word	0xe000ed00

08006030 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006030:	b480      	push	{r7}
 8006032:	b089      	sub	sp, #36	@ 0x24
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f003 0307 	and.w	r3, r3, #7
 8006042:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	f1c3 0307 	rsb	r3, r3, #7
 800604a:	2b04      	cmp	r3, #4
 800604c:	bf28      	it	cs
 800604e:	2304      	movcs	r3, #4
 8006050:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	3304      	adds	r3, #4
 8006056:	2b06      	cmp	r3, #6
 8006058:	d902      	bls.n	8006060 <NVIC_EncodePriority+0x30>
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	3b03      	subs	r3, #3
 800605e:	e000      	b.n	8006062 <NVIC_EncodePriority+0x32>
 8006060:	2300      	movs	r3, #0
 8006062:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006064:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	fa02 f303 	lsl.w	r3, r2, r3
 800606e:	43da      	mvns	r2, r3
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	401a      	ands	r2, r3
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006078:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	fa01 f303 	lsl.w	r3, r1, r3
 8006082:	43d9      	mvns	r1, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006088:	4313      	orrs	r3, r2
         );
}
 800608a:	4618      	mov	r0, r3
 800608c:	3724      	adds	r7, #36	@ 0x24
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
	...

08006098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	3b01      	subs	r3, #1
 80060a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060a8:	d301      	bcc.n	80060ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80060aa:	2301      	movs	r3, #1
 80060ac:	e00f      	b.n	80060ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80060ae:	4a0a      	ldr	r2, [pc, #40]	@ (80060d8 <SysTick_Config+0x40>)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	3b01      	subs	r3, #1
 80060b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80060b6:	210f      	movs	r1, #15
 80060b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060bc:	f7ff ff8e 	bl	8005fdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80060c0:	4b05      	ldr	r3, [pc, #20]	@ (80060d8 <SysTick_Config+0x40>)
 80060c2:	2200      	movs	r2, #0
 80060c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80060c6:	4b04      	ldr	r3, [pc, #16]	@ (80060d8 <SysTick_Config+0x40>)
 80060c8:	2207      	movs	r2, #7
 80060ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	e000e010 	.word	0xe000e010

080060dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b082      	sub	sp, #8
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f7ff fec9 	bl	8005e7c <__NVIC_SetPriorityGrouping>
}
 80060ea:	bf00      	nop
 80060ec:	3708      	adds	r7, #8
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b086      	sub	sp, #24
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	4603      	mov	r3, r0
 80060fa:	60b9      	str	r1, [r7, #8]
 80060fc:	607a      	str	r2, [r7, #4]
 80060fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006100:	f7ff fee0 	bl	8005ec4 <__NVIC_GetPriorityGrouping>
 8006104:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	68b9      	ldr	r1, [r7, #8]
 800610a:	6978      	ldr	r0, [r7, #20]
 800610c:	f7ff ff90 	bl	8006030 <NVIC_EncodePriority>
 8006110:	4602      	mov	r2, r0
 8006112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006116:	4611      	mov	r1, r2
 8006118:	4618      	mov	r0, r3
 800611a:	f7ff ff5f 	bl	8005fdc <__NVIC_SetPriority>
}
 800611e:	bf00      	nop
 8006120:	3718      	adds	r7, #24
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}

08006126 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006126:	b580      	push	{r7, lr}
 8006128:	b082      	sub	sp, #8
 800612a:	af00      	add	r7, sp, #0
 800612c:	4603      	mov	r3, r0
 800612e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006134:	4618      	mov	r0, r3
 8006136:	f7ff fed3 	bl	8005ee0 <__NVIC_EnableIRQ>
}
 800613a:	bf00      	nop
 800613c:	3708      	adds	r7, #8
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006142:	b580      	push	{r7, lr}
 8006144:	b082      	sub	sp, #8
 8006146:	af00      	add	r7, sp, #0
 8006148:	4603      	mov	r3, r0
 800614a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800614c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006150:	4618      	mov	r0, r3
 8006152:	f7ff fee3 	bl	8005f1c <__NVIC_DisableIRQ>
}
 8006156:	bf00      	nop
 8006158:	3708      	adds	r7, #8
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}

0800615e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800615e:	b580      	push	{r7, lr}
 8006160:	b082      	sub	sp, #8
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f7ff ff96 	bl	8006098 <SysTick_Config>
 800616c:	4603      	mov	r3, r0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3708      	adds	r7, #8
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}

08006176 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8006176:	b580      	push	{r7, lr}
 8006178:	b082      	sub	sp, #8
 800617a:	af00      	add	r7, sp, #0
 800617c:	4603      	mov	r3, r0
 800617e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8006180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006184:	4618      	mov	r0, r3
 8006186:	f7ff feed 	bl	8005f64 <__NVIC_SetPendingIRQ>
}
 800618a:	bf00      	nop
 800618c:	3708      	adds	r7, #8
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}

08006192 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8006192:	b580      	push	{r7, lr}
 8006194:	b082      	sub	sp, #8
 8006196:	af00      	add	r7, sp, #0
 8006198:	4603      	mov	r3, r0
 800619a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 800619c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061a0:	4618      	mov	r0, r3
 80061a2:	f7ff fefd 	bl	8005fa0 <__NVIC_ClearPendingIRQ>
}
 80061a6:	bf00      	nop
 80061a8:	3708      	adds	r7, #8
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
	...

080061b0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d101      	bne.n	80061c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e08e      	b.n	80062e0 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	461a      	mov	r2, r3
 80061c8:	4b47      	ldr	r3, [pc, #284]	@ (80062e8 <HAL_DMA_Init+0x138>)
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d80f      	bhi.n	80061ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	461a      	mov	r2, r3
 80061d4:	4b45      	ldr	r3, [pc, #276]	@ (80062ec <HAL_DMA_Init+0x13c>)
 80061d6:	4413      	add	r3, r2
 80061d8:	4a45      	ldr	r2, [pc, #276]	@ (80062f0 <HAL_DMA_Init+0x140>)
 80061da:	fba2 2303 	umull	r2, r3, r2, r3
 80061de:	091b      	lsrs	r3, r3, #4
 80061e0:	009a      	lsls	r2, r3, #2
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a42      	ldr	r2, [pc, #264]	@ (80062f4 <HAL_DMA_Init+0x144>)
 80061ea:	641a      	str	r2, [r3, #64]	@ 0x40
 80061ec:	e00e      	b.n	800620c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	461a      	mov	r2, r3
 80061f4:	4b40      	ldr	r3, [pc, #256]	@ (80062f8 <HAL_DMA_Init+0x148>)
 80061f6:	4413      	add	r3, r2
 80061f8:	4a3d      	ldr	r2, [pc, #244]	@ (80062f0 <HAL_DMA_Init+0x140>)
 80061fa:	fba2 2303 	umull	r2, r3, r2, r3
 80061fe:	091b      	lsrs	r3, r3, #4
 8006200:	009a      	lsls	r2, r3, #2
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a3c      	ldr	r2, [pc, #240]	@ (80062fc <HAL_DMA_Init+0x14c>)
 800620a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2202      	movs	r2, #2
 8006210:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006226:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006230:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800623c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006248:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a1b      	ldr	r3, [r3, #32]
 800624e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	4313      	orrs	r3, r2
 8006254:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 f9bc 	bl	80065dc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800626c:	d102      	bne.n	8006274 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800627c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006280:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800628a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d010      	beq.n	80062b6 <HAL_DMA_Init+0x106>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	2b04      	cmp	r3, #4
 800629a:	d80c      	bhi.n	80062b6 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f000 f9db 	bl	8006658 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a6:	2200      	movs	r2, #0
 80062a8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80062b2:	605a      	str	r2, [r3, #4]
 80062b4:	e008      	b.n	80062c8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2201      	movs	r2, #1
 80062d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3710      	adds	r7, #16
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	40020407 	.word	0x40020407
 80062ec:	bffdfff8 	.word	0xbffdfff8
 80062f0:	cccccccd 	.word	0xcccccccd
 80062f4:	40020000 	.word	0x40020000
 80062f8:	bffdfbf8 	.word	0xbffdfbf8
 80062fc:	40020400 	.word	0x40020400

08006300 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d101      	bne.n	8006312 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e04f      	b.n	80063b2 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b02      	cmp	r3, #2
 800631c:	d008      	beq.n	8006330 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2204      	movs	r2, #4
 8006322:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e040      	b.n	80063b2 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f022 020e 	bic.w	r2, r2, #14
 800633e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800634a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800634e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f022 0201 	bic.w	r2, r2, #1
 800635e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006364:	f003 021c 	and.w	r2, r3, #28
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636c:	2101      	movs	r1, #1
 800636e:	fa01 f202 	lsl.w	r2, r1, r2
 8006372:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800637c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00c      	beq.n	80063a0 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006390:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006394:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800639e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80063b0:	2300      	movs	r3, #0
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	370c      	adds	r7, #12
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr

080063be <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b084      	sub	sp, #16
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063c6:	2300      	movs	r3, #0
 80063c8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d005      	beq.n	80063e2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2204      	movs	r2, #4
 80063da:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	73fb      	strb	r3, [r7, #15]
 80063e0:	e047      	b.n	8006472 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f022 020e 	bic.w	r2, r2, #14
 80063f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f022 0201 	bic.w	r2, r2, #1
 8006400:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800640c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006410:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006416:	f003 021c 	and.w	r2, r3, #28
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800641e:	2101      	movs	r1, #1
 8006420:	fa01 f202 	lsl.w	r2, r1, r2
 8006424:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800642e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006434:	2b00      	cmp	r3, #0
 8006436:	d00c      	beq.n	8006452 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006442:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006446:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006450:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	4798      	blx	r3
    }
  }
  return status;
 8006472:	7bfb      	ldrb	r3, [r7, #15]
}
 8006474:	4618      	mov	r0, r3
 8006476:	3710      	adds	r7, #16
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006498:	f003 031c 	and.w	r3, r3, #28
 800649c:	2204      	movs	r2, #4
 800649e:	409a      	lsls	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	4013      	ands	r3, r2
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d026      	beq.n	80064f6 <HAL_DMA_IRQHandler+0x7a>
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	f003 0304 	and.w	r3, r3, #4
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d021      	beq.n	80064f6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0320 	and.w	r3, r3, #32
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d107      	bne.n	80064d0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f022 0204 	bic.w	r2, r2, #4
 80064ce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064d4:	f003 021c 	and.w	r2, r3, #28
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064dc:	2104      	movs	r1, #4
 80064de:	fa01 f202 	lsl.w	r2, r1, r2
 80064e2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d071      	beq.n	80065d0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80064f4:	e06c      	b.n	80065d0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064fa:	f003 031c 	and.w	r3, r3, #28
 80064fe:	2202      	movs	r2, #2
 8006500:	409a      	lsls	r2, r3
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	4013      	ands	r3, r2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d02e      	beq.n	8006568 <HAL_DMA_IRQHandler+0xec>
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	f003 0302 	and.w	r3, r3, #2
 8006510:	2b00      	cmp	r3, #0
 8006512:	d029      	beq.n	8006568 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 0320 	and.w	r3, r3, #32
 800651e:	2b00      	cmp	r3, #0
 8006520:	d10b      	bne.n	800653a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f022 020a 	bic.w	r2, r2, #10
 8006530:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2201      	movs	r2, #1
 8006536:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800653e:	f003 021c 	and.w	r2, r3, #28
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006546:	2102      	movs	r1, #2
 8006548:	fa01 f202 	lsl.w	r2, r1, r2
 800654c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655a:	2b00      	cmp	r3, #0
 800655c:	d038      	beq.n	80065d0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006566:	e033      	b.n	80065d0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800656c:	f003 031c 	and.w	r3, r3, #28
 8006570:	2208      	movs	r2, #8
 8006572:	409a      	lsls	r2, r3
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	4013      	ands	r3, r2
 8006578:	2b00      	cmp	r3, #0
 800657a:	d02a      	beq.n	80065d2 <HAL_DMA_IRQHandler+0x156>
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	f003 0308 	and.w	r3, r3, #8
 8006582:	2b00      	cmp	r3, #0
 8006584:	d025      	beq.n	80065d2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f022 020e 	bic.w	r2, r2, #14
 8006594:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800659a:	f003 021c 	and.w	r2, r3, #28
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a2:	2101      	movs	r1, #1
 80065a4:	fa01 f202 	lsl.w	r2, r1, r2
 80065a8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2201      	movs	r2, #1
 80065ae:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d004      	beq.n	80065d2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80065d0:	bf00      	nop
 80065d2:	bf00      	nop
}
 80065d4:	3710      	adds	r7, #16
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
	...

080065dc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80065dc:	b480      	push	{r7}
 80065de:	b085      	sub	sp, #20
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	461a      	mov	r2, r3
 80065ea:	4b17      	ldr	r3, [pc, #92]	@ (8006648 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d80a      	bhi.n	8006606 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065f4:	089b      	lsrs	r3, r3, #2
 80065f6:	009b      	lsls	r3, r3, #2
 80065f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80065fc:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	6493      	str	r3, [r2, #72]	@ 0x48
 8006604:	e007      	b.n	8006616 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660a:	089b      	lsrs	r3, r3, #2
 800660c:	009a      	lsls	r2, r3, #2
 800660e:	4b0f      	ldr	r3, [pc, #60]	@ (800664c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006610:	4413      	add	r3, r2
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	b2db      	uxtb	r3, r3
 800661c:	3b08      	subs	r3, #8
 800661e:	4a0c      	ldr	r2, [pc, #48]	@ (8006650 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006620:	fba2 2303 	umull	r2, r3, r2, r3
 8006624:	091b      	lsrs	r3, r3, #4
 8006626:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a0a      	ldr	r2, [pc, #40]	@ (8006654 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800662c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f003 031f 	and.w	r3, r3, #31
 8006634:	2201      	movs	r2, #1
 8006636:	409a      	lsls	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800663c:	bf00      	nop
 800663e:	3714      	adds	r7, #20
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr
 8006648:	40020407 	.word	0x40020407
 800664c:	4002081c 	.word	0x4002081c
 8006650:	cccccccd 	.word	0xcccccccd
 8006654:	40020880 	.word	0x40020880

08006658 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006658:	b480      	push	{r7}
 800665a:	b085      	sub	sp, #20
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006668:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800666a:	68fa      	ldr	r2, [r7, #12]
 800666c:	4b0b      	ldr	r3, [pc, #44]	@ (800669c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800666e:	4413      	add	r3, r2
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	461a      	mov	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a09      	ldr	r2, [pc, #36]	@ (80066a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800667c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	3b01      	subs	r3, #1
 8006682:	f003 0303 	and.w	r3, r3, #3
 8006686:	2201      	movs	r2, #1
 8006688:	409a      	lsls	r2, r3
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800668e:	bf00      	nop
 8006690:	3714      	adds	r7, #20
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop
 800669c:	1000823f 	.word	0x1000823f
 80066a0:	40020940 	.word	0x40020940

080066a4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 80066ae:	2300      	movs	r3, #0
 80066b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80066b2:	e14c      	b.n	800694e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	2101      	movs	r1, #1
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	fa01 f303 	lsl.w	r3, r1, r3
 80066c0:	4013      	ands	r3, r2
 80066c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f000 813e 	beq.w	8006948 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f003 0303 	and.w	r3, r3, #3
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d005      	beq.n	80066e4 <HAL_GPIO_Init+0x40>
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f003 0303 	and.w	r3, r3, #3
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d130      	bne.n	8006746 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	005b      	lsls	r3, r3, #1
 80066ee:	2203      	movs	r2, #3
 80066f0:	fa02 f303 	lsl.w	r3, r2, r3
 80066f4:	43db      	mvns	r3, r3
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	4013      	ands	r3, r2
 80066fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	68da      	ldr	r2, [r3, #12]
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	005b      	lsls	r3, r3, #1
 8006704:	fa02 f303 	lsl.w	r3, r2, r3
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	4313      	orrs	r3, r2
 800670c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800671a:	2201      	movs	r2, #1
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	fa02 f303 	lsl.w	r3, r2, r3
 8006722:	43db      	mvns	r3, r3
 8006724:	693a      	ldr	r2, [r7, #16]
 8006726:	4013      	ands	r3, r2
 8006728:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	091b      	lsrs	r3, r3, #4
 8006730:	f003 0201 	and.w	r2, r3, #1
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	fa02 f303 	lsl.w	r3, r2, r3
 800673a:	693a      	ldr	r2, [r7, #16]
 800673c:	4313      	orrs	r3, r2
 800673e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f003 0303 	and.w	r3, r3, #3
 800674e:	2b03      	cmp	r3, #3
 8006750:	d017      	beq.n	8006782 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	005b      	lsls	r3, r3, #1
 800675c:	2203      	movs	r2, #3
 800675e:	fa02 f303 	lsl.w	r3, r2, r3
 8006762:	43db      	mvns	r3, r3
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	4013      	ands	r3, r2
 8006768:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	689a      	ldr	r2, [r3, #8]
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	005b      	lsls	r3, r3, #1
 8006772:	fa02 f303 	lsl.w	r3, r2, r3
 8006776:	693a      	ldr	r2, [r7, #16]
 8006778:	4313      	orrs	r3, r2
 800677a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	693a      	ldr	r2, [r7, #16]
 8006780:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	f003 0303 	and.w	r3, r3, #3
 800678a:	2b02      	cmp	r3, #2
 800678c:	d123      	bne.n	80067d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	08da      	lsrs	r2, r3, #3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	3208      	adds	r2, #8
 8006796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800679a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f003 0307 	and.w	r3, r3, #7
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	220f      	movs	r2, #15
 80067a6:	fa02 f303 	lsl.w	r3, r2, r3
 80067aa:	43db      	mvns	r3, r3
 80067ac:	693a      	ldr	r2, [r7, #16]
 80067ae:	4013      	ands	r3, r2
 80067b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	691a      	ldr	r2, [r3, #16]
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f003 0307 	and.w	r3, r3, #7
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	fa02 f303 	lsl.w	r3, r2, r3
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	08da      	lsrs	r2, r3, #3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	3208      	adds	r2, #8
 80067d0:	6939      	ldr	r1, [r7, #16]
 80067d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	005b      	lsls	r3, r3, #1
 80067e0:	2203      	movs	r2, #3
 80067e2:	fa02 f303 	lsl.w	r3, r2, r3
 80067e6:	43db      	mvns	r3, r3
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	4013      	ands	r3, r2
 80067ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f003 0203 	and.w	r2, r3, #3
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	005b      	lsls	r3, r3, #1
 80067fa:	fa02 f303 	lsl.w	r3, r2, r3
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	4313      	orrs	r3, r2
 8006802:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	693a      	ldr	r2, [r7, #16]
 8006808:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006812:	2b00      	cmp	r3, #0
 8006814:	f000 8098 	beq.w	8006948 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8006818:	4a54      	ldr	r2, [pc, #336]	@ (800696c <HAL_GPIO_Init+0x2c8>)
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	089b      	lsrs	r3, r3, #2
 800681e:	3302      	adds	r3, #2
 8006820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006824:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	f003 0303 	and.w	r3, r3, #3
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	220f      	movs	r2, #15
 8006830:	fa02 f303 	lsl.w	r3, r2, r3
 8006834:	43db      	mvns	r3, r3
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	4013      	ands	r3, r2
 800683a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006842:	d019      	beq.n	8006878 <HAL_GPIO_Init+0x1d4>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a4a      	ldr	r2, [pc, #296]	@ (8006970 <HAL_GPIO_Init+0x2cc>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d013      	beq.n	8006874 <HAL_GPIO_Init+0x1d0>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a49      	ldr	r2, [pc, #292]	@ (8006974 <HAL_GPIO_Init+0x2d0>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d00d      	beq.n	8006870 <HAL_GPIO_Init+0x1cc>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4a48      	ldr	r2, [pc, #288]	@ (8006978 <HAL_GPIO_Init+0x2d4>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d007      	beq.n	800686c <HAL_GPIO_Init+0x1c8>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a47      	ldr	r2, [pc, #284]	@ (800697c <HAL_GPIO_Init+0x2d8>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d101      	bne.n	8006868 <HAL_GPIO_Init+0x1c4>
 8006864:	2304      	movs	r3, #4
 8006866:	e008      	b.n	800687a <HAL_GPIO_Init+0x1d6>
 8006868:	2307      	movs	r3, #7
 800686a:	e006      	b.n	800687a <HAL_GPIO_Init+0x1d6>
 800686c:	2303      	movs	r3, #3
 800686e:	e004      	b.n	800687a <HAL_GPIO_Init+0x1d6>
 8006870:	2302      	movs	r3, #2
 8006872:	e002      	b.n	800687a <HAL_GPIO_Init+0x1d6>
 8006874:	2301      	movs	r3, #1
 8006876:	e000      	b.n	800687a <HAL_GPIO_Init+0x1d6>
 8006878:	2300      	movs	r3, #0
 800687a:	697a      	ldr	r2, [r7, #20]
 800687c:	f002 0203 	and.w	r2, r2, #3
 8006880:	0092      	lsls	r2, r2, #2
 8006882:	4093      	lsls	r3, r2
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	4313      	orrs	r3, r2
 8006888:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800688a:	4938      	ldr	r1, [pc, #224]	@ (800696c <HAL_GPIO_Init+0x2c8>)
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	089b      	lsrs	r3, r3, #2
 8006890:	3302      	adds	r3, #2
 8006892:	693a      	ldr	r2, [r7, #16]
 8006894:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006898:	4b39      	ldr	r3, [pc, #228]	@ (8006980 <HAL_GPIO_Init+0x2dc>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	43db      	mvns	r3, r3
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	4013      	ands	r3, r2
 80068a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d003      	beq.n	80068bc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80068bc:	4a30      	ldr	r2, [pc, #192]	@ (8006980 <HAL_GPIO_Init+0x2dc>)
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80068c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006980 <HAL_GPIO_Init+0x2dc>)
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	43db      	mvns	r3, r3
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	4013      	ands	r3, r2
 80068d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d003      	beq.n	80068e6 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80068e6:	4a26      	ldr	r2, [pc, #152]	@ (8006980 <HAL_GPIO_Init+0x2dc>)
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80068ec:	4b24      	ldr	r3, [pc, #144]	@ (8006980 <HAL_GPIO_Init+0x2dc>)
 80068ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	43db      	mvns	r3, r3
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	4013      	ands	r3, r2
 80068fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d003      	beq.n	8006912 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800690a:	693a      	ldr	r2, [r7, #16]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	4313      	orrs	r3, r2
 8006910:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006912:	4a1b      	ldr	r2, [pc, #108]	@ (8006980 <HAL_GPIO_Init+0x2dc>)
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800691a:	4b19      	ldr	r3, [pc, #100]	@ (8006980 <HAL_GPIO_Init+0x2dc>)
 800691c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006920:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	43db      	mvns	r3, r3
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	4013      	ands	r3, r2
 800692a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006934:	2b00      	cmp	r3, #0
 8006936:	d003      	beq.n	8006940 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	4313      	orrs	r3, r2
 800693e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006940:	4a0f      	ldr	r2, [pc, #60]	@ (8006980 <HAL_GPIO_Init+0x2dc>)
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	3301      	adds	r3, #1
 800694c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	fa22 f303 	lsr.w	r3, r2, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	f47f aeab 	bne.w	80066b4 <HAL_GPIO_Init+0x10>
  }
}
 800695e:	bf00      	nop
 8006960:	bf00      	nop
 8006962:	371c      	adds	r7, #28
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr
 800696c:	40010000 	.word	0x40010000
 8006970:	48000400 	.word	0x48000400
 8006974:	48000800 	.word	0x48000800
 8006978:	48000c00 	.word	0x48000c00
 800697c:	48001000 	.word	0x48001000
 8006980:	58000800 	.word	0x58000800

08006984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	460b      	mov	r3, r1
 800698e:	807b      	strh	r3, [r7, #2]
 8006990:	4613      	mov	r3, r2
 8006992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006994:	787b      	ldrb	r3, [r7, #1]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d003      	beq.n	80069a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800699a:	887a      	ldrh	r2, [r7, #2]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80069a0:	e002      	b.n	80069a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80069a2:	887a      	ldrh	r2, [r7, #2]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b085      	sub	sp, #20
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	460b      	mov	r3, r1
 80069be:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	695b      	ldr	r3, [r3, #20]
 80069c4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80069c6:	887a      	ldrh	r2, [r7, #2]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	4013      	ands	r3, r2
 80069cc:	041a      	lsls	r2, r3, #16
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	43d9      	mvns	r1, r3
 80069d2:	887b      	ldrh	r3, [r7, #2]
 80069d4:	400b      	ands	r3, r1
 80069d6:	431a      	orrs	r2, r3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	619a      	str	r2, [r3, #24]
}
 80069dc:	bf00      	nop
 80069de:	3714      	adds	r7, #20
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr

080069e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	4603      	mov	r3, r0
 80069f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80069f2:	4b08      	ldr	r3, [pc, #32]	@ (8006a14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80069f4:	68da      	ldr	r2, [r3, #12]
 80069f6:	88fb      	ldrh	r3, [r7, #6]
 80069f8:	4013      	ands	r3, r2
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d006      	beq.n	8006a0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80069fe:	4a05      	ldr	r2, [pc, #20]	@ (8006a14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a00:	88fb      	ldrh	r3, [r7, #6]
 8006a02:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006a04:	88fb      	ldrh	r3, [r7, #6]
 8006a06:	4618      	mov	r0, r3
 8006a08:	f000 f806 	bl	8006a18 <HAL_GPIO_EXTI_Callback>
  }
}
 8006a0c:	bf00      	nop
 8006a0e:	3708      	adds	r7, #8
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	58000800 	.word	0x58000800

08006a18 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	4603      	mov	r3, r0
 8006a20:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
	...

08006a30 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b082      	sub	sp, #8
 8006a34:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8006a36:	4b0a      	ldr	r3, [pc, #40]	@ (8006a60 <HAL_HSEM_IRQHandler+0x30>)
 8006a38:	68db      	ldr	r3, [r3, #12]
 8006a3a:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8006a3c:	4b08      	ldr	r3, [pc, #32]	@ (8006a60 <HAL_HSEM_IRQHandler+0x30>)
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	43db      	mvns	r3, r3
 8006a44:	4906      	ldr	r1, [pc, #24]	@ (8006a60 <HAL_HSEM_IRQHandler+0x30>)
 8006a46:	4013      	ands	r3, r2
 8006a48:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8006a4a:	4a05      	ldr	r2, [pc, #20]	@ (8006a60 <HAL_HSEM_IRQHandler+0x30>)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 f807 	bl	8006a64 <HAL_HSEM_FreeCallback>
}
 8006a56:	bf00      	nop
 8006a58:	3708      	adds	r7, #8
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	bf00      	nop
 8006a60:	58001500 	.word	0x58001500

08006a64 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8006a6c:	bf00      	nop
 8006a6e:	370c      	adds	r7, #12
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr

08006a78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b082      	sub	sp, #8
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d101      	bne.n	8006a8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e08d      	b.n	8006ba6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d106      	bne.n	8006aa4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f7fc fa66 	bl	8002f70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2224      	movs	r2, #36	@ 0x24
 8006aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f022 0201 	bic.w	r2, r2, #1
 8006aba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685a      	ldr	r2, [r3, #4]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006ac8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	689a      	ldr	r2, [r3, #8]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ad8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d107      	bne.n	8006af2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	689a      	ldr	r2, [r3, #8]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006aee:	609a      	str	r2, [r3, #8]
 8006af0:	e006      	b.n	8006b00 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	689a      	ldr	r2, [r3, #8]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006afe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	d108      	bne.n	8006b1a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	685a      	ldr	r2, [r3, #4]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b16:	605a      	str	r2, [r3, #4]
 8006b18:	e007      	b.n	8006b2a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b28:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	6812      	ldr	r2, [r2, #0]
 8006b34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006b38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b3c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68da      	ldr	r2, [r3, #12]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b4c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	691a      	ldr	r2, [r3, #16]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	695b      	ldr	r3, [r3, #20]
 8006b56:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	699b      	ldr	r3, [r3, #24]
 8006b5e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	430a      	orrs	r2, r1
 8006b66:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	69d9      	ldr	r1, [r3, #28]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a1a      	ldr	r2, [r3, #32]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	430a      	orrs	r2, r1
 8006b76:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f042 0201 	orr.w	r2, r2, #1
 8006b86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2220      	movs	r2, #32
 8006b92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006ba4:	2300      	movs	r3, #0
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3708      	adds	r7, #8
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
	...

08006bb0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b088      	sub	sp, #32
 8006bb4:	af02      	add	r7, sp, #8
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	4608      	mov	r0, r1
 8006bba:	4611      	mov	r1, r2
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	817b      	strh	r3, [r7, #10]
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	813b      	strh	r3, [r7, #8]
 8006bc6:	4613      	mov	r3, r2
 8006bc8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	2b20      	cmp	r3, #32
 8006bd4:	f040 80f9 	bne.w	8006dca <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bd8:	6a3b      	ldr	r3, [r7, #32]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d002      	beq.n	8006be4 <HAL_I2C_Mem_Write+0x34>
 8006bde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d105      	bne.n	8006bf0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bea:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e0ed      	b.n	8006dcc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d101      	bne.n	8006bfe <HAL_I2C_Mem_Write+0x4e>
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	e0e6      	b.n	8006dcc <HAL_I2C_Mem_Write+0x21c>
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2201      	movs	r2, #1
 8006c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006c06:	f7fd fc2b 	bl	8004460 <HAL_GetTick>
 8006c0a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	9300      	str	r3, [sp, #0]
 8006c10:	2319      	movs	r3, #25
 8006c12:	2201      	movs	r2, #1
 8006c14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006c18:	68f8      	ldr	r0, [r7, #12]
 8006c1a:	f000 fad1 	bl	80071c0 <I2C_WaitOnFlagUntilTimeout>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d001      	beq.n	8006c28 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e0d1      	b.n	8006dcc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2221      	movs	r2, #33	@ 0x21
 8006c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2240      	movs	r2, #64	@ 0x40
 8006c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	6a3a      	ldr	r2, [r7, #32]
 8006c42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006c48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c50:	88f8      	ldrh	r0, [r7, #6]
 8006c52:	893a      	ldrh	r2, [r7, #8]
 8006c54:	8979      	ldrh	r1, [r7, #10]
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	9301      	str	r3, [sp, #4]
 8006c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c5c:	9300      	str	r3, [sp, #0]
 8006c5e:	4603      	mov	r3, r0
 8006c60:	68f8      	ldr	r0, [r7, #12]
 8006c62:	f000 f9e1 	bl	8007028 <I2C_RequestMemoryWrite>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d005      	beq.n	8006c78 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e0a9      	b.n	8006dcc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	2bff      	cmp	r3, #255	@ 0xff
 8006c80:	d90e      	bls.n	8006ca0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	22ff      	movs	r2, #255	@ 0xff
 8006c86:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c8c:	b2da      	uxtb	r2, r3
 8006c8e:	8979      	ldrh	r1, [r7, #10]
 8006c90:	2300      	movs	r3, #0
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006c98:	68f8      	ldr	r0, [r7, #12]
 8006c9a:	f000 fc55 	bl	8007548 <I2C_TransferConfig>
 8006c9e:	e00f      	b.n	8006cc0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ca4:	b29a      	uxth	r2, r3
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cae:	b2da      	uxtb	r2, r3
 8006cb0:	8979      	ldrh	r1, [r7, #10]
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	9300      	str	r3, [sp, #0]
 8006cb6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006cba:	68f8      	ldr	r0, [r7, #12]
 8006cbc:	f000 fc44 	bl	8007548 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cc0:	697a      	ldr	r2, [r7, #20]
 8006cc2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cc4:	68f8      	ldr	r0, [r7, #12]
 8006cc6:	f000 fad4 	bl	8007272 <I2C_WaitOnTXISFlagUntilTimeout>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d001      	beq.n	8006cd4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e07b      	b.n	8006dcc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd8:	781a      	ldrb	r2, [r3, #0]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce4:	1c5a      	adds	r2, r3, #1
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	3b01      	subs	r3, #1
 8006cf2:	b29a      	uxth	r2, r3
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	b29a      	uxth	r2, r3
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d034      	beq.n	8006d78 <HAL_I2C_Mem_Write+0x1c8>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d130      	bne.n	8006d78 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	9300      	str	r3, [sp, #0]
 8006d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	2180      	movs	r1, #128	@ 0x80
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f000 fa4d 	bl	80071c0 <I2C_WaitOnFlagUntilTimeout>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d001      	beq.n	8006d30 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e04d      	b.n	8006dcc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	2bff      	cmp	r3, #255	@ 0xff
 8006d38:	d90e      	bls.n	8006d58 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	22ff      	movs	r2, #255	@ 0xff
 8006d3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d44:	b2da      	uxtb	r2, r3
 8006d46:	8979      	ldrh	r1, [r7, #10]
 8006d48:	2300      	movs	r3, #0
 8006d4a:	9300      	str	r3, [sp, #0]
 8006d4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d50:	68f8      	ldr	r0, [r7, #12]
 8006d52:	f000 fbf9 	bl	8007548 <I2C_TransferConfig>
 8006d56:	e00f      	b.n	8006d78 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d66:	b2da      	uxtb	r2, r3
 8006d68:	8979      	ldrh	r1, [r7, #10]
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	9300      	str	r3, [sp, #0]
 8006d6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f000 fbe8 	bl	8007548 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d19e      	bne.n	8006cc0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f000 faba 	bl	8007300 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d001      	beq.n	8006d96 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e01a      	b.n	8006dcc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	6859      	ldr	r1, [r3, #4]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	4b0a      	ldr	r3, [pc, #40]	@ (8006dd4 <HAL_I2C_Mem_Write+0x224>)
 8006daa:	400b      	ands	r3, r1
 8006dac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2220      	movs	r2, #32
 8006db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	e000      	b.n	8006dcc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006dca:	2302      	movs	r3, #2
  }
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3718      	adds	r7, #24
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	fe00e800 	.word	0xfe00e800

08006dd8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b088      	sub	sp, #32
 8006ddc:	af02      	add	r7, sp, #8
 8006dde:	60f8      	str	r0, [r7, #12]
 8006de0:	4608      	mov	r0, r1
 8006de2:	4611      	mov	r1, r2
 8006de4:	461a      	mov	r2, r3
 8006de6:	4603      	mov	r3, r0
 8006de8:	817b      	strh	r3, [r7, #10]
 8006dea:	460b      	mov	r3, r1
 8006dec:	813b      	strh	r3, [r7, #8]
 8006dee:	4613      	mov	r3, r2
 8006df0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	2b20      	cmp	r3, #32
 8006dfc:	f040 80fd 	bne.w	8006ffa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e00:	6a3b      	ldr	r3, [r7, #32]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d002      	beq.n	8006e0c <HAL_I2C_Mem_Read+0x34>
 8006e06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d105      	bne.n	8006e18 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e12:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e0f1      	b.n	8006ffc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d101      	bne.n	8006e26 <HAL_I2C_Mem_Read+0x4e>
 8006e22:	2302      	movs	r3, #2
 8006e24:	e0ea      	b.n	8006ffc <HAL_I2C_Mem_Read+0x224>
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006e2e:	f7fd fb17 	bl	8004460 <HAL_GetTick>
 8006e32:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	2319      	movs	r3, #25
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f000 f9bd 	bl	80071c0 <I2C_WaitOnFlagUntilTimeout>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d001      	beq.n	8006e50 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e0d5      	b.n	8006ffc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2222      	movs	r2, #34	@ 0x22
 8006e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2240      	movs	r2, #64	@ 0x40
 8006e5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6a3a      	ldr	r2, [r7, #32]
 8006e6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006e70:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e78:	88f8      	ldrh	r0, [r7, #6]
 8006e7a:	893a      	ldrh	r2, [r7, #8]
 8006e7c:	8979      	ldrh	r1, [r7, #10]
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	9301      	str	r3, [sp, #4]
 8006e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e84:	9300      	str	r3, [sp, #0]
 8006e86:	4603      	mov	r3, r0
 8006e88:	68f8      	ldr	r0, [r7, #12]
 8006e8a:	f000 f921 	bl	80070d0 <I2C_RequestMemoryRead>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d005      	beq.n	8006ea0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e0ad      	b.n	8006ffc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	2bff      	cmp	r3, #255	@ 0xff
 8006ea8:	d90e      	bls.n	8006ec8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	22ff      	movs	r2, #255	@ 0xff
 8006eae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eb4:	b2da      	uxtb	r2, r3
 8006eb6:	8979      	ldrh	r1, [r7, #10]
 8006eb8:	4b52      	ldr	r3, [pc, #328]	@ (8007004 <HAL_I2C_Mem_Read+0x22c>)
 8006eba:	9300      	str	r3, [sp, #0]
 8006ebc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006ec0:	68f8      	ldr	r0, [r7, #12]
 8006ec2:	f000 fb41 	bl	8007548 <I2C_TransferConfig>
 8006ec6:	e00f      	b.n	8006ee8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	8979      	ldrh	r1, [r7, #10]
 8006eda:	4b4a      	ldr	r3, [pc, #296]	@ (8007004 <HAL_I2C_Mem_Read+0x22c>)
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006ee2:	68f8      	ldr	r0, [r7, #12]
 8006ee4:	f000 fb30 	bl	8007548 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eee:	2200      	movs	r2, #0
 8006ef0:	2104      	movs	r1, #4
 8006ef2:	68f8      	ldr	r0, [r7, #12]
 8006ef4:	f000 f964 	bl	80071c0 <I2C_WaitOnFlagUntilTimeout>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d001      	beq.n	8006f02 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	e07c      	b.n	8006ffc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0c:	b2d2      	uxtb	r2, r2
 8006f0e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f14:	1c5a      	adds	r2, r3, #1
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	b29a      	uxth	r2, r3
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d034      	beq.n	8006fa8 <HAL_I2C_Mem_Read+0x1d0>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d130      	bne.n	8006fa8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	9300      	str	r3, [sp, #0]
 8006f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	2180      	movs	r1, #128	@ 0x80
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f000 f935 	bl	80071c0 <I2C_WaitOnFlagUntilTimeout>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d001      	beq.n	8006f60 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	e04d      	b.n	8006ffc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	2bff      	cmp	r3, #255	@ 0xff
 8006f68:	d90e      	bls.n	8006f88 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	22ff      	movs	r2, #255	@ 0xff
 8006f6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f74:	b2da      	uxtb	r2, r3
 8006f76:	8979      	ldrh	r1, [r7, #10]
 8006f78:	2300      	movs	r3, #0
 8006f7a:	9300      	str	r3, [sp, #0]
 8006f7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006f80:	68f8      	ldr	r0, [r7, #12]
 8006f82:	f000 fae1 	bl	8007548 <I2C_TransferConfig>
 8006f86:	e00f      	b.n	8006fa8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f96:	b2da      	uxtb	r2, r3
 8006f98:	8979      	ldrh	r1, [r7, #10]
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	9300      	str	r3, [sp, #0]
 8006f9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	f000 fad0 	bl	8007548 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d19a      	bne.n	8006ee8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	f000 f9a2 	bl	8007300 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d001      	beq.n	8006fc6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e01a      	b.n	8006ffc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2220      	movs	r2, #32
 8006fcc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	6859      	ldr	r1, [r3, #4]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8007008 <HAL_I2C_Mem_Read+0x230>)
 8006fda:	400b      	ands	r3, r1
 8006fdc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2220      	movs	r2, #32
 8006fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	e000      	b.n	8006ffc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006ffa:	2302      	movs	r3, #2
  }
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3718      	adds	r7, #24
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}
 8007004:	80002400 	.word	0x80002400
 8007008:	fe00e800 	.word	0xfe00e800

0800700c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800701a:	b2db      	uxtb	r3, r3
}
 800701c:	4618      	mov	r0, r3
 800701e:	370c      	adds	r7, #12
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b086      	sub	sp, #24
 800702c:	af02      	add	r7, sp, #8
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	4608      	mov	r0, r1
 8007032:	4611      	mov	r1, r2
 8007034:	461a      	mov	r2, r3
 8007036:	4603      	mov	r3, r0
 8007038:	817b      	strh	r3, [r7, #10]
 800703a:	460b      	mov	r3, r1
 800703c:	813b      	strh	r3, [r7, #8]
 800703e:	4613      	mov	r3, r2
 8007040:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007042:	88fb      	ldrh	r3, [r7, #6]
 8007044:	b2da      	uxtb	r2, r3
 8007046:	8979      	ldrh	r1, [r7, #10]
 8007048:	4b20      	ldr	r3, [pc, #128]	@ (80070cc <I2C_RequestMemoryWrite+0xa4>)
 800704a:	9300      	str	r3, [sp, #0]
 800704c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007050:	68f8      	ldr	r0, [r7, #12]
 8007052:	f000 fa79 	bl	8007548 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007056:	69fa      	ldr	r2, [r7, #28]
 8007058:	69b9      	ldr	r1, [r7, #24]
 800705a:	68f8      	ldr	r0, [r7, #12]
 800705c:	f000 f909 	bl	8007272 <I2C_WaitOnTXISFlagUntilTimeout>
 8007060:	4603      	mov	r3, r0
 8007062:	2b00      	cmp	r3, #0
 8007064:	d001      	beq.n	800706a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007066:	2301      	movs	r3, #1
 8007068:	e02c      	b.n	80070c4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800706a:	88fb      	ldrh	r3, [r7, #6]
 800706c:	2b01      	cmp	r3, #1
 800706e:	d105      	bne.n	800707c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007070:	893b      	ldrh	r3, [r7, #8]
 8007072:	b2da      	uxtb	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	629a      	str	r2, [r3, #40]	@ 0x28
 800707a:	e015      	b.n	80070a8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800707c:	893b      	ldrh	r3, [r7, #8]
 800707e:	0a1b      	lsrs	r3, r3, #8
 8007080:	b29b      	uxth	r3, r3
 8007082:	b2da      	uxtb	r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800708a:	69fa      	ldr	r2, [r7, #28]
 800708c:	69b9      	ldr	r1, [r7, #24]
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f000 f8ef 	bl	8007272 <I2C_WaitOnTXISFlagUntilTimeout>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d001      	beq.n	800709e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	e012      	b.n	80070c4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800709e:	893b      	ldrh	r3, [r7, #8]
 80070a0:	b2da      	uxtb	r2, r3
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80070a8:	69fb      	ldr	r3, [r7, #28]
 80070aa:	9300      	str	r3, [sp, #0]
 80070ac:	69bb      	ldr	r3, [r7, #24]
 80070ae:	2200      	movs	r2, #0
 80070b0:	2180      	movs	r1, #128	@ 0x80
 80070b2:	68f8      	ldr	r0, [r7, #12]
 80070b4:	f000 f884 	bl	80071c0 <I2C_WaitOnFlagUntilTimeout>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d001      	beq.n	80070c2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e000      	b.n	80070c4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80070c2:	2300      	movs	r3, #0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3710      	adds	r7, #16
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	80002000 	.word	0x80002000

080070d0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b086      	sub	sp, #24
 80070d4:	af02      	add	r7, sp, #8
 80070d6:	60f8      	str	r0, [r7, #12]
 80070d8:	4608      	mov	r0, r1
 80070da:	4611      	mov	r1, r2
 80070dc:	461a      	mov	r2, r3
 80070de:	4603      	mov	r3, r0
 80070e0:	817b      	strh	r3, [r7, #10]
 80070e2:	460b      	mov	r3, r1
 80070e4:	813b      	strh	r3, [r7, #8]
 80070e6:	4613      	mov	r3, r2
 80070e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80070ea:	88fb      	ldrh	r3, [r7, #6]
 80070ec:	b2da      	uxtb	r2, r3
 80070ee:	8979      	ldrh	r1, [r7, #10]
 80070f0:	4b20      	ldr	r3, [pc, #128]	@ (8007174 <I2C_RequestMemoryRead+0xa4>)
 80070f2:	9300      	str	r3, [sp, #0]
 80070f4:	2300      	movs	r3, #0
 80070f6:	68f8      	ldr	r0, [r7, #12]
 80070f8:	f000 fa26 	bl	8007548 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070fc:	69fa      	ldr	r2, [r7, #28]
 80070fe:	69b9      	ldr	r1, [r7, #24]
 8007100:	68f8      	ldr	r0, [r7, #12]
 8007102:	f000 f8b6 	bl	8007272 <I2C_WaitOnTXISFlagUntilTimeout>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d001      	beq.n	8007110 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e02c      	b.n	800716a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007110:	88fb      	ldrh	r3, [r7, #6]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d105      	bne.n	8007122 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007116:	893b      	ldrh	r3, [r7, #8]
 8007118:	b2da      	uxtb	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007120:	e015      	b.n	800714e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007122:	893b      	ldrh	r3, [r7, #8]
 8007124:	0a1b      	lsrs	r3, r3, #8
 8007126:	b29b      	uxth	r3, r3
 8007128:	b2da      	uxtb	r2, r3
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007130:	69fa      	ldr	r2, [r7, #28]
 8007132:	69b9      	ldr	r1, [r7, #24]
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 f89c 	bl	8007272 <I2C_WaitOnTXISFlagUntilTimeout>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d001      	beq.n	8007144 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e012      	b.n	800716a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007144:	893b      	ldrh	r3, [r7, #8]
 8007146:	b2da      	uxtb	r2, r3
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800714e:	69fb      	ldr	r3, [r7, #28]
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	2200      	movs	r2, #0
 8007156:	2140      	movs	r1, #64	@ 0x40
 8007158:	68f8      	ldr	r0, [r7, #12]
 800715a:	f000 f831 	bl	80071c0 <I2C_WaitOnFlagUntilTimeout>
 800715e:	4603      	mov	r3, r0
 8007160:	2b00      	cmp	r3, #0
 8007162:	d001      	beq.n	8007168 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	e000      	b.n	800716a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	80002000 	.word	0x80002000

08007178 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	699b      	ldr	r3, [r3, #24]
 8007186:	f003 0302 	and.w	r3, r3, #2
 800718a:	2b02      	cmp	r3, #2
 800718c:	d103      	bne.n	8007196 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2200      	movs	r2, #0
 8007194:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	699b      	ldr	r3, [r3, #24]
 800719c:	f003 0301 	and.w	r3, r3, #1
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d007      	beq.n	80071b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	699a      	ldr	r2, [r3, #24]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f042 0201 	orr.w	r2, r2, #1
 80071b2:	619a      	str	r2, [r3, #24]
  }
}
 80071b4:	bf00      	nop
 80071b6:	370c      	adds	r7, #12
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b084      	sub	sp, #16
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	60f8      	str	r0, [r7, #12]
 80071c8:	60b9      	str	r1, [r7, #8]
 80071ca:	603b      	str	r3, [r7, #0]
 80071cc:	4613      	mov	r3, r2
 80071ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071d0:	e03b      	b.n	800724a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80071d2:	69ba      	ldr	r2, [r7, #24]
 80071d4:	6839      	ldr	r1, [r7, #0]
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f000 f8d6 	bl	8007388 <I2C_IsErrorOccurred>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d001      	beq.n	80071e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e041      	b.n	800726a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071ec:	d02d      	beq.n	800724a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071ee:	f7fd f937 	bl	8004460 <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	683a      	ldr	r2, [r7, #0]
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d302      	bcc.n	8007204 <I2C_WaitOnFlagUntilTimeout+0x44>
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d122      	bne.n	800724a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	699a      	ldr	r2, [r3, #24]
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	4013      	ands	r3, r2
 800720e:	68ba      	ldr	r2, [r7, #8]
 8007210:	429a      	cmp	r2, r3
 8007212:	bf0c      	ite	eq
 8007214:	2301      	moveq	r3, #1
 8007216:	2300      	movne	r3, #0
 8007218:	b2db      	uxtb	r3, r3
 800721a:	461a      	mov	r2, r3
 800721c:	79fb      	ldrb	r3, [r7, #7]
 800721e:	429a      	cmp	r2, r3
 8007220:	d113      	bne.n	800724a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007226:	f043 0220 	orr.w	r2, r3, #32
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2220      	movs	r2, #32
 8007232:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2200      	movs	r2, #0
 800723a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2200      	movs	r2, #0
 8007242:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007246:	2301      	movs	r3, #1
 8007248:	e00f      	b.n	800726a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	699a      	ldr	r2, [r3, #24]
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	4013      	ands	r3, r2
 8007254:	68ba      	ldr	r2, [r7, #8]
 8007256:	429a      	cmp	r2, r3
 8007258:	bf0c      	ite	eq
 800725a:	2301      	moveq	r3, #1
 800725c:	2300      	movne	r3, #0
 800725e:	b2db      	uxtb	r3, r3
 8007260:	461a      	mov	r2, r3
 8007262:	79fb      	ldrb	r3, [r7, #7]
 8007264:	429a      	cmp	r2, r3
 8007266:	d0b4      	beq.n	80071d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007268:	2300      	movs	r3, #0
}
 800726a:	4618      	mov	r0, r3
 800726c:	3710      	adds	r7, #16
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}

08007272 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007272:	b580      	push	{r7, lr}
 8007274:	b084      	sub	sp, #16
 8007276:	af00      	add	r7, sp, #0
 8007278:	60f8      	str	r0, [r7, #12]
 800727a:	60b9      	str	r1, [r7, #8]
 800727c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800727e:	e033      	b.n	80072e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	68b9      	ldr	r1, [r7, #8]
 8007284:	68f8      	ldr	r0, [r7, #12]
 8007286:	f000 f87f 	bl	8007388 <I2C_IsErrorOccurred>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d001      	beq.n	8007294 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	e031      	b.n	80072f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800729a:	d025      	beq.n	80072e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800729c:	f7fd f8e0 	bl	8004460 <HAL_GetTick>
 80072a0:	4602      	mov	r2, r0
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	1ad3      	subs	r3, r2, r3
 80072a6:	68ba      	ldr	r2, [r7, #8]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d302      	bcc.n	80072b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d11a      	bne.n	80072e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	699b      	ldr	r3, [r3, #24]
 80072b8:	f003 0302 	and.w	r3, r3, #2
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d013      	beq.n	80072e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072c4:	f043 0220 	orr.w	r2, r3, #32
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2220      	movs	r2, #32
 80072d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	e007      	b.n	80072f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	f003 0302 	and.w	r3, r3, #2
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	d1c4      	bne.n	8007280 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80072f6:	2300      	movs	r3, #0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3710      	adds	r7, #16
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	60f8      	str	r0, [r7, #12]
 8007308:	60b9      	str	r1, [r7, #8]
 800730a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800730c:	e02f      	b.n	800736e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	68b9      	ldr	r1, [r7, #8]
 8007312:	68f8      	ldr	r0, [r7, #12]
 8007314:	f000 f838 	bl	8007388 <I2C_IsErrorOccurred>
 8007318:	4603      	mov	r3, r0
 800731a:	2b00      	cmp	r3, #0
 800731c:	d001      	beq.n	8007322 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e02d      	b.n	800737e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007322:	f7fd f89d 	bl	8004460 <HAL_GetTick>
 8007326:	4602      	mov	r2, r0
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	1ad3      	subs	r3, r2, r3
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	429a      	cmp	r2, r3
 8007330:	d302      	bcc.n	8007338 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d11a      	bne.n	800736e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	f003 0320 	and.w	r3, r3, #32
 8007342:	2b20      	cmp	r3, #32
 8007344:	d013      	beq.n	800736e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800734a:	f043 0220 	orr.w	r2, r3, #32
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2220      	movs	r2, #32
 8007356:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2200      	movs	r2, #0
 8007366:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e007      	b.n	800737e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	699b      	ldr	r3, [r3, #24]
 8007374:	f003 0320 	and.w	r3, r3, #32
 8007378:	2b20      	cmp	r3, #32
 800737a:	d1c8      	bne.n	800730e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800737c:	2300      	movs	r3, #0
}
 800737e:	4618      	mov	r0, r3
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
	...

08007388 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b08a      	sub	sp, #40	@ 0x28
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007394:	2300      	movs	r3, #0
 8007396:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80073a2:	2300      	movs	r3, #0
 80073a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	f003 0310 	and.w	r3, r3, #16
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d068      	beq.n	8007486 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2210      	movs	r2, #16
 80073ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80073bc:	e049      	b.n	8007452 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073c4:	d045      	beq.n	8007452 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80073c6:	f7fd f84b 	bl	8004460 <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	68ba      	ldr	r2, [r7, #8]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d302      	bcc.n	80073dc <I2C_IsErrorOccurred+0x54>
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d13a      	bne.n	8007452 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	699b      	ldr	r3, [r3, #24]
 80073f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073fe:	d121      	bne.n	8007444 <I2C_IsErrorOccurred+0xbc>
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007406:	d01d      	beq.n	8007444 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007408:	7cfb      	ldrb	r3, [r7, #19]
 800740a:	2b20      	cmp	r3, #32
 800740c:	d01a      	beq.n	8007444 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	685a      	ldr	r2, [r3, #4]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800741c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800741e:	f7fd f81f 	bl	8004460 <HAL_GetTick>
 8007422:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007424:	e00e      	b.n	8007444 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007426:	f7fd f81b 	bl	8004460 <HAL_GetTick>
 800742a:	4602      	mov	r2, r0
 800742c:	69fb      	ldr	r3, [r7, #28]
 800742e:	1ad3      	subs	r3, r2, r3
 8007430:	2b19      	cmp	r3, #25
 8007432:	d907      	bls.n	8007444 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007434:	6a3b      	ldr	r3, [r7, #32]
 8007436:	f043 0320 	orr.w	r3, r3, #32
 800743a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007442:	e006      	b.n	8007452 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	699b      	ldr	r3, [r3, #24]
 800744a:	f003 0320 	and.w	r3, r3, #32
 800744e:	2b20      	cmp	r3, #32
 8007450:	d1e9      	bne.n	8007426 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	699b      	ldr	r3, [r3, #24]
 8007458:	f003 0320 	and.w	r3, r3, #32
 800745c:	2b20      	cmp	r3, #32
 800745e:	d003      	beq.n	8007468 <I2C_IsErrorOccurred+0xe0>
 8007460:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007464:	2b00      	cmp	r3, #0
 8007466:	d0aa      	beq.n	80073be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007468:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800746c:	2b00      	cmp	r3, #0
 800746e:	d103      	bne.n	8007478 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2220      	movs	r2, #32
 8007476:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007478:	6a3b      	ldr	r3, [r7, #32]
 800747a:	f043 0304 	orr.w	r3, r3, #4
 800747e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	699b      	ldr	r3, [r3, #24]
 800748c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800748e:	69bb      	ldr	r3, [r7, #24]
 8007490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00b      	beq.n	80074b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	f043 0301 	orr.w	r3, r3, #1
 800749e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80074a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80074b0:	69bb      	ldr	r3, [r7, #24]
 80074b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00b      	beq.n	80074d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80074ba:	6a3b      	ldr	r3, [r7, #32]
 80074bc:	f043 0308 	orr.w	r3, r3, #8
 80074c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80074ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80074d2:	69bb      	ldr	r3, [r7, #24]
 80074d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00b      	beq.n	80074f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80074dc:	6a3b      	ldr	r3, [r7, #32]
 80074de:	f043 0302 	orr.w	r3, r3, #2
 80074e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80074ee:	2301      	movs	r3, #1
 80074f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80074f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d01c      	beq.n	8007536 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f7ff fe3b 	bl	8007178 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	6859      	ldr	r1, [r3, #4]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	4b0d      	ldr	r3, [pc, #52]	@ (8007544 <I2C_IsErrorOccurred+0x1bc>)
 800750e:	400b      	ands	r3, r1
 8007510:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007516:	6a3b      	ldr	r3, [r7, #32]
 8007518:	431a      	orrs	r2, r3
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2220      	movs	r2, #32
 8007522:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2200      	movs	r2, #0
 8007532:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007536:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800753a:	4618      	mov	r0, r3
 800753c:	3728      	adds	r7, #40	@ 0x28
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	fe00e800 	.word	0xfe00e800

08007548 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007548:	b480      	push	{r7}
 800754a:	b087      	sub	sp, #28
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	607b      	str	r3, [r7, #4]
 8007552:	460b      	mov	r3, r1
 8007554:	817b      	strh	r3, [r7, #10]
 8007556:	4613      	mov	r3, r2
 8007558:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800755a:	897b      	ldrh	r3, [r7, #10]
 800755c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007560:	7a7b      	ldrb	r3, [r7, #9]
 8007562:	041b      	lsls	r3, r3, #16
 8007564:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007568:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800756e:	6a3b      	ldr	r3, [r7, #32]
 8007570:	4313      	orrs	r3, r2
 8007572:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007576:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	685a      	ldr	r2, [r3, #4]
 800757e:	6a3b      	ldr	r3, [r7, #32]
 8007580:	0d5b      	lsrs	r3, r3, #21
 8007582:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007586:	4b08      	ldr	r3, [pc, #32]	@ (80075a8 <I2C_TransferConfig+0x60>)
 8007588:	430b      	orrs	r3, r1
 800758a:	43db      	mvns	r3, r3
 800758c:	ea02 0103 	and.w	r1, r2, r3
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	697a      	ldr	r2, [r7, #20]
 8007596:	430a      	orrs	r2, r1
 8007598:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800759a:	bf00      	nop
 800759c:	371c      	adds	r7, #28
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	03ff63ff 	.word	0x03ff63ff

080075ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
 80075b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	2b20      	cmp	r3, #32
 80075c0:	d138      	bne.n	8007634 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d101      	bne.n	80075d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80075cc:	2302      	movs	r3, #2
 80075ce:	e032      	b.n	8007636 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2224      	movs	r2, #36	@ 0x24
 80075dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f022 0201 	bic.w	r2, r2, #1
 80075ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80075fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	6819      	ldr	r1, [r3, #0]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	683a      	ldr	r2, [r7, #0]
 800760c:	430a      	orrs	r2, r1
 800760e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f042 0201 	orr.w	r2, r2, #1
 800761e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2220      	movs	r2, #32
 8007624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007630:	2300      	movs	r3, #0
 8007632:	e000      	b.n	8007636 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007634:	2302      	movs	r3, #2
  }
}
 8007636:	4618      	mov	r0, r3
 8007638:	370c      	adds	r7, #12
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr

08007642 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007642:	b480      	push	{r7}
 8007644:	b085      	sub	sp, #20
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
 800764a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007652:	b2db      	uxtb	r3, r3
 8007654:	2b20      	cmp	r3, #32
 8007656:	d139      	bne.n	80076cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800765e:	2b01      	cmp	r3, #1
 8007660:	d101      	bne.n	8007666 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007662:	2302      	movs	r3, #2
 8007664:	e033      	b.n	80076ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2201      	movs	r2, #1
 800766a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2224      	movs	r2, #36	@ 0x24
 8007672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f022 0201 	bic.w	r2, r2, #1
 8007684:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007694:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	021b      	lsls	r3, r3, #8
 800769a:	68fa      	ldr	r2, [r7, #12]
 800769c:	4313      	orrs	r3, r2
 800769e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f042 0201 	orr.w	r2, r2, #1
 80076b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2220      	movs	r2, #32
 80076bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80076c8:	2300      	movs	r3, #0
 80076ca:	e000      	b.n	80076ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80076cc:	2302      	movs	r3, #2
  }
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3714      	adds	r7, #20
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr
	...

080076dc <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 80076e4:	2300      	movs	r3, #0
 80076e6:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d01e      	beq.n	800772c <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 80076ee:	4b13      	ldr	r3, [pc, #76]	@ (800773c <HAL_IPCC_Init+0x60>)
 80076f0:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d102      	bne.n	8007704 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f7fb fcee 	bl	80030e0 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8007704:	68b8      	ldr	r0, [r7, #8]
 8007706:	f000 f85b 	bl	80077c0 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 f82c 	bl	8007774 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800772a:	e001      	b.n	8007730 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8007730:	7bfb      	ldrb	r3, [r7, #15]
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	58000c00 	.word	0x58000c00

08007740 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8007740:	b480      	push	{r7}
 8007742:	b085      	sub	sp, #20
 8007744:	af00      	add	r7, sp, #0
 8007746:	60f8      	str	r0, [r7, #12]
 8007748:	60b9      	str	r1, [r7, #8]
 800774a:	4613      	mov	r3, r2
 800774c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800774e:	bf00      	nop
 8007750:	3714      	adds	r7, #20
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr

0800775a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800775a:	b480      	push	{r7}
 800775c:	b085      	sub	sp, #20
 800775e:	af00      	add	r7, sp, #0
 8007760:	60f8      	str	r0, [r7, #12]
 8007762:	60b9      	str	r1, [r7, #8]
 8007764:	4613      	mov	r3, r2
 8007766:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8007768:	bf00      	nop
 800776a:	3714      	adds	r7, #20
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8007774:	b480      	push	{r7}
 8007776:	b085      	sub	sp, #20
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800777c:	2300      	movs	r3, #0
 800777e:	60fb      	str	r3, [r7, #12]
 8007780:	e00f      	b.n	80077a2 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	009b      	lsls	r3, r3, #2
 8007788:	4413      	add	r3, r2
 800778a:	4a0b      	ldr	r2, [pc, #44]	@ (80077b8 <IPCC_SetDefaultCallbacks+0x44>)
 800778c:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	3306      	adds	r3, #6
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	4413      	add	r3, r2
 8007798:	4a08      	ldr	r2, [pc, #32]	@ (80077bc <IPCC_SetDefaultCallbacks+0x48>)
 800779a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	3301      	adds	r3, #1
 80077a0:	60fb      	str	r3, [r7, #12]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2b05      	cmp	r3, #5
 80077a6:	d9ec      	bls.n	8007782 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80077a8:	bf00      	nop
 80077aa:	bf00      	nop
 80077ac:	3714      	adds	r7, #20
 80077ae:	46bd      	mov	sp, r7
 80077b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b4:	4770      	bx	lr
 80077b6:	bf00      	nop
 80077b8:	08007741 	.word	0x08007741
 80077bc:	0800775b 	.word	0x0800775b

080077c0 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 80077d4:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	223f      	movs	r2, #63	@ 0x3f
 80077da:	609a      	str	r2, [r3, #8]
}
 80077dc:	bf00      	nop
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d101      	bne.n	80077fa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	e0c0      	b.n	800797c <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b00      	cmp	r3, #0
 8007804:	d106      	bne.n	8007814 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f7fc fd04 	bl	800421c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2203      	movs	r2, #3
 8007818:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4618      	mov	r0, r3
 8007822:	f005 fed7 	bl	800d5d4 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007826:	2300      	movs	r3, #0
 8007828:	73fb      	strb	r3, [r7, #15]
 800782a:	e03e      	b.n	80078aa <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800782c:	7bfa      	ldrb	r2, [r7, #15]
 800782e:	6879      	ldr	r1, [r7, #4]
 8007830:	4613      	mov	r3, r2
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	4413      	add	r3, r2
 8007836:	00db      	lsls	r3, r3, #3
 8007838:	440b      	add	r3, r1
 800783a:	3311      	adds	r3, #17
 800783c:	2201      	movs	r2, #1
 800783e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007840:	7bfa      	ldrb	r2, [r7, #15]
 8007842:	6879      	ldr	r1, [r7, #4]
 8007844:	4613      	mov	r3, r2
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	4413      	add	r3, r2
 800784a:	00db      	lsls	r3, r3, #3
 800784c:	440b      	add	r3, r1
 800784e:	3310      	adds	r3, #16
 8007850:	7bfa      	ldrb	r2, [r7, #15]
 8007852:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007854:	7bfa      	ldrb	r2, [r7, #15]
 8007856:	6879      	ldr	r1, [r7, #4]
 8007858:	4613      	mov	r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	4413      	add	r3, r2
 800785e:	00db      	lsls	r3, r3, #3
 8007860:	440b      	add	r3, r1
 8007862:	3313      	adds	r3, #19
 8007864:	2200      	movs	r2, #0
 8007866:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007868:	7bfa      	ldrb	r2, [r7, #15]
 800786a:	6879      	ldr	r1, [r7, #4]
 800786c:	4613      	mov	r3, r2
 800786e:	009b      	lsls	r3, r3, #2
 8007870:	4413      	add	r3, r2
 8007872:	00db      	lsls	r3, r3, #3
 8007874:	440b      	add	r3, r1
 8007876:	3320      	adds	r3, #32
 8007878:	2200      	movs	r2, #0
 800787a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800787c:	7bfa      	ldrb	r2, [r7, #15]
 800787e:	6879      	ldr	r1, [r7, #4]
 8007880:	4613      	mov	r3, r2
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	4413      	add	r3, r2
 8007886:	00db      	lsls	r3, r3, #3
 8007888:	440b      	add	r3, r1
 800788a:	3324      	adds	r3, #36	@ 0x24
 800788c:	2200      	movs	r2, #0
 800788e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007890:	7bfb      	ldrb	r3, [r7, #15]
 8007892:	6879      	ldr	r1, [r7, #4]
 8007894:	1c5a      	adds	r2, r3, #1
 8007896:	4613      	mov	r3, r2
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	4413      	add	r3, r2
 800789c:	00db      	lsls	r3, r3, #3
 800789e:	440b      	add	r3, r1
 80078a0:	2200      	movs	r2, #0
 80078a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80078a4:	7bfb      	ldrb	r3, [r7, #15]
 80078a6:	3301      	adds	r3, #1
 80078a8:	73fb      	strb	r3, [r7, #15]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	791b      	ldrb	r3, [r3, #4]
 80078ae:	7bfa      	ldrb	r2, [r7, #15]
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d3bb      	bcc.n	800782c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80078b4:	2300      	movs	r3, #0
 80078b6:	73fb      	strb	r3, [r7, #15]
 80078b8:	e044      	b.n	8007944 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80078ba:	7bfa      	ldrb	r2, [r7, #15]
 80078bc:	6879      	ldr	r1, [r7, #4]
 80078be:	4613      	mov	r3, r2
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	4413      	add	r3, r2
 80078c4:	00db      	lsls	r3, r3, #3
 80078c6:	440b      	add	r3, r1
 80078c8:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80078cc:	2200      	movs	r2, #0
 80078ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80078d0:	7bfa      	ldrb	r2, [r7, #15]
 80078d2:	6879      	ldr	r1, [r7, #4]
 80078d4:	4613      	mov	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	00db      	lsls	r3, r3, #3
 80078dc:	440b      	add	r3, r1
 80078de:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80078e2:	7bfa      	ldrb	r2, [r7, #15]
 80078e4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80078e6:	7bfa      	ldrb	r2, [r7, #15]
 80078e8:	6879      	ldr	r1, [r7, #4]
 80078ea:	4613      	mov	r3, r2
 80078ec:	009b      	lsls	r3, r3, #2
 80078ee:	4413      	add	r3, r2
 80078f0:	00db      	lsls	r3, r3, #3
 80078f2:	440b      	add	r3, r1
 80078f4:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80078f8:	2200      	movs	r2, #0
 80078fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80078fc:	7bfa      	ldrb	r2, [r7, #15]
 80078fe:	6879      	ldr	r1, [r7, #4]
 8007900:	4613      	mov	r3, r2
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	4413      	add	r3, r2
 8007906:	00db      	lsls	r3, r3, #3
 8007908:	440b      	add	r3, r1
 800790a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800790e:	2200      	movs	r2, #0
 8007910:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007912:	7bfa      	ldrb	r2, [r7, #15]
 8007914:	6879      	ldr	r1, [r7, #4]
 8007916:	4613      	mov	r3, r2
 8007918:	009b      	lsls	r3, r3, #2
 800791a:	4413      	add	r3, r2
 800791c:	00db      	lsls	r3, r3, #3
 800791e:	440b      	add	r3, r1
 8007920:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007924:	2200      	movs	r2, #0
 8007926:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007928:	7bfa      	ldrb	r2, [r7, #15]
 800792a:	6879      	ldr	r1, [r7, #4]
 800792c:	4613      	mov	r3, r2
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	4413      	add	r3, r2
 8007932:	00db      	lsls	r3, r3, #3
 8007934:	440b      	add	r3, r1
 8007936:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800793a:	2200      	movs	r2, #0
 800793c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800793e:	7bfb      	ldrb	r3, [r7, #15]
 8007940:	3301      	adds	r3, #1
 8007942:	73fb      	strb	r3, [r7, #15]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	791b      	ldrb	r3, [r3, #4]
 8007948:	7bfa      	ldrb	r2, [r7, #15]
 800794a:	429a      	cmp	r2, r3
 800794c:	d3b5      	bcc.n	80078ba <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6818      	ldr	r0, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	3304      	adds	r3, #4
 8007956:	e893 0006 	ldmia.w	r3, {r1, r2}
 800795a:	f005 fe56 	bl	800d60a <USB_DevInit>

  hpcd->USB_Address = 0U;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2200      	movs	r2, #0
 8007962:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2201      	movs	r2, #1
 8007968:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	7a9b      	ldrb	r3, [r3, #10]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d102      	bne.n	800797a <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 f805 	bl	8007984 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800797a:	2300      	movs	r3, #0
}
 800797c:	4618      	mov	r0, r3
 800797e:	3710      	adds	r7, #16
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007984:	b480      	push	{r7}
 8007986:	b085      	sub	sp, #20
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2201      	movs	r2, #1
 8007996:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	f043 0301 	orr.w	r3, r3, #1
 80079ae:	b29a      	uxth	r2, r3
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80079bc:	b29b      	uxth	r3, r3
 80079be:	f043 0302 	orr.w	r3, r3, #2
 80079c2:	b29a      	uxth	r2, r3
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80079ca:	2300      	movs	r3, #0
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	3714      	adds	r7, #20
 80079d0:	46bd      	mov	sp, r7
 80079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d6:	4770      	bx	lr

080079d8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80079d8:	b480      	push	{r7}
 80079da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079dc:	4b05      	ldr	r3, [pc, #20]	@ (80079f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a04      	ldr	r2, [pc, #16]	@ (80079f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80079e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079e6:	6013      	str	r3, [r2, #0]
}
 80079e8:	bf00      	nop
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr
 80079f2:	bf00      	nop
 80079f4:	58000400 	.word	0x58000400

080079f8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80079f8:	b480      	push	{r7}
 80079fa:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80079fc:	4b04      	ldr	r3, [pc, #16]	@ (8007a10 <HAL_PWREx_GetVoltageRange+0x18>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	58000400 	.word	0x58000400

08007a14 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b086      	sub	sp, #24
 8007a18:	af02      	add	r7, sp, #8
 8007a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007a1c:	f7fc fd20 	bl	8004460 <HAL_GetTick>
 8007a20:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d101      	bne.n	8007a2c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e063      	b.n	8007af4 <HAL_QSPI_Init+0xe0>
  assert_param(IS_QSPI_SSHIFT(hqspi->Init.SampleShifting));
  assert_param(IS_QSPI_FLASH_SIZE(hqspi->Init.FlashSize));
  assert_param(IS_QSPI_CS_HIGH_TIME(hqspi->Init.ChipSelectHighTime));
  assert_param(IS_QSPI_CLOCK_MODE(hqspi->Init.ClockMode));

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d10b      	bne.n	8007a50 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f7fb fcab 	bl	800339c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007a46:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 fa62 	bl	8007f14 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	021a      	lsls	r2, r3, #8
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	430a      	orrs	r2, r1
 8007a68:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a6e:	9300      	str	r3, [sp, #0]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	2120      	movs	r1, #32
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 fa8d 	bl	8007f96 <QSPI_WaitFlagStateUntilTimeout>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007a80:	7afb      	ldrb	r3, [r7, #11]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d131      	bne.n	8007aea <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007a90:	f023 0310 	bic.w	r3, r3, #16
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	6852      	ldr	r2, [r2, #4]
 8007a98:	0611      	lsls	r1, r2, #24
 8007a9a:	687a      	ldr	r2, [r7, #4]
 8007a9c:	68d2      	ldr	r2, [r2, #12]
 8007a9e:	4311      	orrs	r1, r2
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	6812      	ldr	r2, [r2, #0]
 8007aa4:	430b      	orrs	r3, r1
 8007aa6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	685a      	ldr	r2, [r3, #4]
 8007aae:	4b13      	ldr	r3, [pc, #76]	@ (8007afc <HAL_QSPI_Init+0xe8>)
 8007ab0:	4013      	ands	r3, r2
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	6912      	ldr	r2, [r2, #16]
 8007ab6:	0411      	lsls	r1, r2, #16
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	6952      	ldr	r2, [r2, #20]
 8007abc:	4311      	orrs	r1, r2
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	6992      	ldr	r2, [r2, #24]
 8007ac2:	4311      	orrs	r1, r2
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	6812      	ldr	r2, [r2, #0]
 8007ac8:	430b      	orrs	r3, r1
 8007aca:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f042 0201 	orr.w	r2, r2, #1
 8007ada:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8007af2:	7afb      	ldrb	r3, [r7, #11]
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3710      	adds	r7, #16
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}
 8007afc:	ffe0f8fe 	.word	0xffe0f8fe

08007b00 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b086      	sub	sp, #24
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f003 0304 	and.w	r3, r3, #4
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d064      	beq.n	8007bec <HAL_QSPI_IRQHandler+0xec>
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d05f      	beq.n	8007bec <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	3320      	adds	r3, #32
 8007b32:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	2b12      	cmp	r3, #18
 8007b3e:	d125      	bne.n	8007b8c <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8007b40:	e01c      	b.n	8007b7c <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d00f      	beq.n	8007b6a <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	69db      	ldr	r3, [r3, #28]
 8007b4e:	781a      	ldrb	r2, [r3, #0]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	69db      	ldr	r3, [r3, #28]
 8007b58:	1c5a      	adds	r2, r3, #1
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	61da      	str	r2, [r3, #28]
          hqspi->TxXferCount--;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b62:	1e5a      	subs	r2, r3, #1
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b68:	e008      	b.n	8007b7c <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007b78:	601a      	str	r2, [r3, #0]
          break;
 8007b7a:	e033      	b.n	8007be4 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	f003 0304 	and.w	r3, r3, #4
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1db      	bne.n	8007b42 <HAL_QSPI_IRQHandler+0x42>
 8007b8a:	e02b      	b.n	8007be4 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	2b22      	cmp	r3, #34	@ 0x22
 8007b96:	d125      	bne.n	8007be4 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8007b98:	e01d      	b.n	8007bd6 <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d010      	beq.n	8007bc4 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	7812      	ldrb	r2, [r2, #0]
 8007baa:	b2d2      	uxtb	r2, r2
 8007bac:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bb2:	1c5a      	adds	r2, r3, #1
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	629a      	str	r2, [r3, #40]	@ 0x28
          hqspi->RxXferCount--;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bbc:	1e5a      	subs	r2, r3, #1
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	631a      	str	r2, [r3, #48]	@ 0x30
 8007bc2:	e008      	b.n	8007bd6 <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007bd2:	601a      	str	r2, [r3, #0]
          break;
 8007bd4:	e006      	b.n	8007be4 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	f003 0304 	and.w	r3, r3, #4
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d1da      	bne.n	8007b9a <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f000 f977 	bl	8007ed8 <HAL_QSPI_FifoThresholdCallback>
 8007bea:	e13c      	b.n	8007e66 <HAL_QSPI_IRQHandler+0x366>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	f003 0302 	and.w	r3, r3, #2
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	f000 80b0 	beq.w	8007d58 <HAL_QSPI_IRQHandler+0x258>
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	f000 80aa 	beq.w	8007d58 <HAL_QSPI_IRQHandler+0x258>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2202      	movs	r2, #2
 8007c0a:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 8007c1a:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	2b12      	cmp	r3, #18
 8007c26:	d120      	bne.n	8007c6a <HAL_QSPI_IRQHandler+0x16a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f003 0304 	and.w	r3, r3, #4
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d011      	beq.n	8007c5a <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f022 0204 	bic.w	r2, r2, #4
 8007c44:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f022 0201 	bic.w	r2, r2, #1
 8007c58:	601a      	str	r2, [r3, #0]
      }


      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 f92e 	bl	8007ec4 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007c68:	e0fa      	b.n	8007e60 <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	2b22      	cmp	r3, #34	@ 0x22
 8007c74:	d143      	bne.n	8007cfe <HAL_QSPI_IRQHandler+0x1fe>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f003 0304 	and.w	r3, r3, #4
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d012      	beq.n	8007caa <HAL_QSPI_IRQHandler+0x1aa>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f022 0204 	bic.w	r2, r2, #4
 8007c92:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f022 0201 	bic.w	r2, r2, #1
 8007ca6:	601a      	str	r2, [r3, #0]
 8007ca8:	e021      	b.n	8007cee <HAL_QSPI_IRQHandler+0x1ee>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	3320      	adds	r3, #32
 8007cb0:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8007cb2:	e013      	b.n	8007cdc <HAL_QSPI_IRQHandler+0x1dc>
        {
          if (hqspi->RxXferCount > 0U)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d017      	beq.n	8007cec <HAL_QSPI_IRQHandler+0x1ec>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cc0:	68fa      	ldr	r2, [r7, #12]
 8007cc2:	7812      	ldrb	r2, [r2, #0]
 8007cc4:	b2d2      	uxtb	r2, r2
 8007cc6:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ccc:	1c5a      	adds	r2, r3, #1
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	629a      	str	r2, [r3, #40]	@ 0x28
            hqspi->RxXferCount--;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cd6:	1e5a      	subs	r2, r3, #1
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	631a      	str	r2, [r3, #48]	@ 0x30
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d1e4      	bne.n	8007cb4 <HAL_QSPI_IRQHandler+0x1b4>
 8007cea:	e000      	b.n	8007cee <HAL_QSPI_IRQHandler+0x1ee>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8007cec:	bf00      	nop
        }
      }


      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f000 f8da 	bl	8007eb0 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007cfc:	e0b0      	b.n	8007e60 <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	d107      	bne.n	8007d1a <HAL_QSPI_IRQHandler+0x21a>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f000 f8c2 	bl	8007e9c <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007d18:	e0a2      	b.n	8007e60 <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	2b08      	cmp	r3, #8
 8007d24:	f040 809c 	bne.w	8007e60 <HAL_QSPI_IRQHandler+0x360>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	695a      	ldr	r2, [r3, #20]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8007d36:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d103      	bne.n	8007d50 <HAL_QSPI_IRQHandler+0x250>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 f89d 	bl	8007e88 <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007d4e:	e087      	b.n	8007e60 <HAL_QSPI_IRQHandler+0x360>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f000 f88f 	bl	8007e74 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007d56:	e083      	b.n	8007e60 <HAL_QSPI_IRQHandler+0x360>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	f003 0308 	and.w	r3, r3, #8
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d01f      	beq.n	8007da2 <HAL_QSPI_IRQHandler+0x2a2>
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d01a      	beq.n	8007da2 <HAL_QSPI_IRQHandler+0x2a2>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2208      	movs	r2, #8
 8007d72:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00b      	beq.n	8007d9a <HAL_QSPI_IRQHandler+0x29a>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 8007d90:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f000 f8a6 	bl	8007eec <HAL_QSPI_StatusMatchCallback>
 8007da0:	e061      	b.n	8007e66 <HAL_QSPI_IRQHandler+0x366>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	f003 0301 	and.w	r3, r3, #1
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d047      	beq.n	8007e3c <HAL_QSPI_IRQHandler+0x33c>
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d042      	beq.n	8007e3c <HAL_QSPI_IRQHandler+0x33c>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 8007dcc:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dd2:	f043 0202 	orr.w	r2, r3, #2
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	63da      	str	r2, [r3, #60]	@ 0x3c

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 0304 	and.w	r3, r3, #4
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d021      	beq.n	8007e2c <HAL_QSPI_IRQHandler+0x32c>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f022 0204 	bic.w	r2, r2, #4
 8007df6:	601a      	str	r2, [r3, #0]

      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dfc:	4a1c      	ldr	r2, [pc, #112]	@ (8007e70 <HAL_QSPI_IRQHandler+0x370>)
 8007dfe:	639a      	str	r2, [r3, #56]	@ 0x38
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e04:	4618      	mov	r0, r3
 8007e06:	f7fe fada 	bl	80063be <HAL_DMA_Abort_IT>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d029      	beq.n	8007e64 <HAL_QSPI_IRQHandler+0x364>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e14:	f043 0204 	orr.w	r2, r3, #4
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 f825 	bl	8007e74 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007e2a:	e01b      	b.n	8007e64 <HAL_QSPI_IRQHandler+0x364>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 f81d 	bl	8007e74 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007e3a:	e013      	b.n	8007e64 <HAL_QSPI_IRQHandler+0x364>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	f003 0310 	and.w	r3, r3, #16
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d00f      	beq.n	8007e66 <HAL_QSPI_IRQHandler+0x366>
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d00a      	beq.n	8007e66 <HAL_QSPI_IRQHandler+0x366>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	2210      	movs	r2, #16
 8007e56:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f000 f851 	bl	8007f00 <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 8007e5e:	e002      	b.n	8007e66 <HAL_QSPI_IRQHandler+0x366>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007e60:	bf00      	nop
 8007e62:	e000      	b.n	8007e66 <HAL_QSPI_IRQHandler+0x366>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007e64:	bf00      	nop
}
 8007e66:	bf00      	nop
 8007e68:	3718      	adds	r7, #24
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	08007f31 	.word	0x08007f31

08007e74 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b083      	sub	sp, #12
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 8007e7c:	bf00      	nop
 8007e7e:	370c      	adds	r7, #12
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr

08007e88 <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 8007e90:	bf00      	nop
 8007e92:	370c      	adds	r7, #12
 8007e94:	46bd      	mov	sp, r7
 8007e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9a:	4770      	bx	lr

08007e9c <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b083      	sub	sp, #12
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 8007ea4:	bf00      	nop
 8007ea6:	370c      	adds	r7, #12
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr

08007eb0 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b083      	sub	sp, #12
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 8007eb8:	bf00      	nop
 8007eba:	370c      	adds	r7, #12
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr

08007ec4 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 8007ecc:	bf00      	nop
 8007ece:	370c      	adds	r7, #12
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr

08007ed8 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b083      	sub	sp, #12
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8007ee0:	bf00      	nop
 8007ee2:	370c      	adds	r7, #12
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr

08007eec <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8007ef4:	bf00      	nop
 8007ef6:	370c      	adds	r7, #12
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b083      	sub	sp, #12
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 8007f08:	bf00      	nop
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	683a      	ldr	r2, [r7, #0]
 8007f22:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8007f24:	bf00      	nop
 8007f26:	370c      	adds	r7, #12
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f3c:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2200      	movs	r2, #0
 8007f42:	631a      	str	r2, [r3, #48]	@ 0x30
  hqspi->TxXferCount = 0U;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2200      	movs	r2, #0
 8007f48:	625a      	str	r2, [r3, #36]	@ 0x24

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	2b08      	cmp	r3, #8
 8007f54:	d114      	bne.n	8007f80 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	2202      	movs	r2, #2
 8007f5c:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007f6c:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f042 0202 	orr.w	r2, r2, #2
 8007f7c:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 8007f7e:	e006      	b.n	8007f8e <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    HAL_QSPI_ErrorCallback(hqspi);
 8007f88:	68f8      	ldr	r0, [r7, #12]
 8007f8a:	f7ff ff73 	bl	8007e74 <HAL_QSPI_ErrorCallback>
}
 8007f8e:	bf00      	nop
 8007f90:	3710      	adds	r7, #16
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}

08007f96 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007f96:	b580      	push	{r7, lr}
 8007f98:	b084      	sub	sp, #16
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	60f8      	str	r0, [r7, #12]
 8007f9e:	60b9      	str	r1, [r7, #8]
 8007fa0:	603b      	str	r3, [r7, #0]
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007fa6:	e01a      	b.n	8007fde <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007fae:	d016      	beq.n	8007fde <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fb0:	f7fc fa56 	bl	8004460 <HAL_GetTick>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	1ad3      	subs	r3, r2, r3
 8007fba:	69ba      	ldr	r2, [r7, #24]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d302      	bcc.n	8007fc6 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d10b      	bne.n	8007fde <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2204      	movs	r2, #4
 8007fca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fd2:	f043 0201 	orr.w	r2, r3, #1
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	e00e      	b.n	8007ffc <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	689a      	ldr	r2, [r3, #8]
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	4013      	ands	r3, r2
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	bf14      	ite	ne
 8007fec:	2301      	movne	r3, #1
 8007fee:	2300      	moveq	r3, #0
 8007ff0:	b2db      	uxtb	r3, r3
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	79fb      	ldrb	r3, [r7, #7]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d1d6      	bne.n	8007fa8 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3710      	adds	r7, #16
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}

08008004 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8008004:	b480      	push	{r7}
 8008006:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8008008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008012:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008016:	d101      	bne.n	800801c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8008018:	2301      	movs	r3, #1
 800801a:	e000      	b.n	800801e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800801c:	2300      	movs	r3, #0
}
 800801e:	4618      	mov	r0, r3
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr

08008028 <LL_RCC_HSE_Enable>:
{
 8008028:	b480      	push	{r7}
 800802a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800802c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008036:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800803a:	6013      	str	r3, [r2, #0]
}
 800803c:	bf00      	nop
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr

08008046 <LL_RCC_HSE_Disable>:
{
 8008046:	b480      	push	{r7}
 8008048:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800804a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008054:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008058:	6013      	str	r3, [r2, #0]
}
 800805a:	bf00      	nop
 800805c:	46bd      	mov	sp, r7
 800805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008062:	4770      	bx	lr

08008064 <LL_RCC_HSE_IsReady>:
{
 8008064:	b480      	push	{r7}
 8008066:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8008068:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008072:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008076:	d101      	bne.n	800807c <LL_RCC_HSE_IsReady+0x18>
 8008078:	2301      	movs	r3, #1
 800807a:	e000      	b.n	800807e <LL_RCC_HSE_IsReady+0x1a>
 800807c:	2300      	movs	r3, #0
}
 800807e:	4618      	mov	r0, r3
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <LL_RCC_HSI_Enable>:
{
 8008088:	b480      	push	{r7}
 800808a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800808c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008096:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800809a:	6013      	str	r3, [r2, #0]
}
 800809c:	bf00      	nop
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr

080080a6 <LL_RCC_HSI_Disable>:
{
 80080a6:	b480      	push	{r7}
 80080a8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80080aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80080b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080b8:	6013      	str	r3, [r2, #0]
}
 80080ba:	bf00      	nop
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <LL_RCC_HSI_IsReady>:
{
 80080c4:	b480      	push	{r7}
 80080c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80080c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080d6:	d101      	bne.n	80080dc <LL_RCC_HSI_IsReady+0x18>
 80080d8:	2301      	movs	r3, #1
 80080da:	e000      	b.n	80080de <LL_RCC_HSI_IsReady+0x1a>
 80080dc:	2300      	movs	r3, #0
}
 80080de:	4618      	mov	r0, r3
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <LL_RCC_HSI_SetCalibTrimming>:
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80080f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	061b      	lsls	r3, r3, #24
 80080fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008102:	4313      	orrs	r3, r2
 8008104:	604b      	str	r3, [r1, #4]
}
 8008106:	bf00      	nop
 8008108:	370c      	adds	r7, #12
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr

08008112 <LL_RCC_HSI48_Enable>:
{
 8008112:	b480      	push	{r7}
 8008114:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8008116:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800811a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800811e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008122:	f043 0301 	orr.w	r3, r3, #1
 8008126:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800812a:	bf00      	nop
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <LL_RCC_HSI48_Disable>:
{
 8008134:	b480      	push	{r7}
 8008136:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8008138:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800813c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008140:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008144:	f023 0301 	bic.w	r3, r3, #1
 8008148:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800814c:	bf00      	nop
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr

08008156 <LL_RCC_HSI48_IsReady>:
{
 8008156:	b480      	push	{r7}
 8008158:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800815a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800815e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008162:	f003 0302 	and.w	r3, r3, #2
 8008166:	2b02      	cmp	r3, #2
 8008168:	d101      	bne.n	800816e <LL_RCC_HSI48_IsReady+0x18>
 800816a:	2301      	movs	r3, #1
 800816c:	e000      	b.n	8008170 <LL_RCC_HSI48_IsReady+0x1a>
 800816e:	2300      	movs	r3, #0
}
 8008170:	4618      	mov	r0, r3
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr

0800817a <LL_RCC_LSE_Enable>:
{
 800817a:	b480      	push	{r7}
 800817c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800817e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008186:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800818a:	f043 0301 	orr.w	r3, r3, #1
 800818e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8008192:	bf00      	nop
 8008194:	46bd      	mov	sp, r7
 8008196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819a:	4770      	bx	lr

0800819c <LL_RCC_LSE_Disable>:
{
 800819c:	b480      	push	{r7}
 800819e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80081a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80081ac:	f023 0301 	bic.w	r3, r3, #1
 80081b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80081b4:	bf00      	nop
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr

080081be <LL_RCC_LSE_EnableBypass>:
{
 80081be:	b480      	push	{r7}
 80081c0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80081c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80081ce:	f043 0304 	orr.w	r3, r3, #4
 80081d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80081d6:	bf00      	nop
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr

080081e0 <LL_RCC_LSE_DisableBypass>:
{
 80081e0:	b480      	push	{r7}
 80081e2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80081e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80081f0:	f023 0304 	bic.w	r3, r3, #4
 80081f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80081f8:	bf00      	nop
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr

08008202 <LL_RCC_LSE_IsReady>:
{
 8008202:	b480      	push	{r7}
 8008204:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008206:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800820a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800820e:	f003 0302 	and.w	r3, r3, #2
 8008212:	2b02      	cmp	r3, #2
 8008214:	d101      	bne.n	800821a <LL_RCC_LSE_IsReady+0x18>
 8008216:	2301      	movs	r3, #1
 8008218:	e000      	b.n	800821c <LL_RCC_LSE_IsReady+0x1a>
 800821a:	2300      	movs	r3, #0
}
 800821c:	4618      	mov	r0, r3
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr

08008226 <LL_RCC_LSI1_Enable>:
{
 8008226:	b480      	push	{r7}
 8008228:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800822a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800822e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008232:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008236:	f043 0301 	orr.w	r3, r3, #1
 800823a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800823e:	bf00      	nop
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <LL_RCC_LSI1_Disable>:
{
 8008248:	b480      	push	{r7}
 800824a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800824c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008250:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008254:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008258:	f023 0301 	bic.w	r3, r3, #1
 800825c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8008260:	bf00      	nop
 8008262:	46bd      	mov	sp, r7
 8008264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008268:	4770      	bx	lr

0800826a <LL_RCC_LSI1_IsReady>:
{
 800826a:	b480      	push	{r7}
 800826c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800826e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008272:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008276:	f003 0302 	and.w	r3, r3, #2
 800827a:	2b02      	cmp	r3, #2
 800827c:	d101      	bne.n	8008282 <LL_RCC_LSI1_IsReady+0x18>
 800827e:	2301      	movs	r3, #1
 8008280:	e000      	b.n	8008284 <LL_RCC_LSI1_IsReady+0x1a>
 8008282:	2300      	movs	r3, #0
}
 8008284:	4618      	mov	r0, r3
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr

0800828e <LL_RCC_LSI2_Enable>:
{
 800828e:	b480      	push	{r7}
 8008290:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8008292:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008296:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800829a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800829e:	f043 0304 	orr.w	r3, r3, #4
 80082a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80082a6:	bf00      	nop
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr

080082b0 <LL_RCC_LSI2_Disable>:
{
 80082b0:	b480      	push	{r7}
 80082b2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80082b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80082c0:	f023 0304 	bic.w	r3, r3, #4
 80082c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80082c8:	bf00      	nop
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr

080082d2 <LL_RCC_LSI2_IsReady>:
{
 80082d2:	b480      	push	{r7}
 80082d4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80082d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082de:	f003 0308 	and.w	r3, r3, #8
 80082e2:	2b08      	cmp	r3, #8
 80082e4:	d101      	bne.n	80082ea <LL_RCC_LSI2_IsReady+0x18>
 80082e6:	2301      	movs	r3, #1
 80082e8:	e000      	b.n	80082ec <LL_RCC_LSI2_IsReady+0x1a>
 80082ea:	2300      	movs	r3, #0
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr

080082f6 <LL_RCC_LSI2_SetTrimming>:
{
 80082f6:	b480      	push	{r7}
 80082f8:	b083      	sub	sp, #12
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80082fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008302:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008306:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	021b      	lsls	r3, r3, #8
 800830e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008312:	4313      	orrs	r3, r2
 8008314:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8008318:	bf00      	nop
 800831a:	370c      	adds	r7, #12
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <LL_RCC_MSI_Enable>:
{
 8008324:	b480      	push	{r7}
 8008326:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8008328:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008332:	f043 0301 	orr.w	r3, r3, #1
 8008336:	6013      	str	r3, [r2, #0]
}
 8008338:	bf00      	nop
 800833a:	46bd      	mov	sp, r7
 800833c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008340:	4770      	bx	lr

08008342 <LL_RCC_MSI_Disable>:
{
 8008342:	b480      	push	{r7}
 8008344:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8008346:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008350:	f023 0301 	bic.w	r3, r3, #1
 8008354:	6013      	str	r3, [r2, #0]
}
 8008356:	bf00      	nop
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <LL_RCC_MSI_IsReady>:
{
 8008360:	b480      	push	{r7}
 8008362:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8008364:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f003 0302 	and.w	r3, r3, #2
 800836e:	2b02      	cmp	r3, #2
 8008370:	d101      	bne.n	8008376 <LL_RCC_MSI_IsReady+0x16>
 8008372:	2301      	movs	r3, #1
 8008374:	e000      	b.n	8008378 <LL_RCC_MSI_IsReady+0x18>
 8008376:	2300      	movs	r3, #0
}
 8008378:	4618      	mov	r0, r3
 800837a:	46bd      	mov	sp, r7
 800837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008380:	4770      	bx	lr

08008382 <LL_RCC_MSI_SetRange>:
{
 8008382:	b480      	push	{r7}
 8008384:	b083      	sub	sp, #12
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800838a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008394:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	4313      	orrs	r3, r2
 800839c:	600b      	str	r3, [r1, #0]
}
 800839e:	bf00      	nop
 80083a0:	370c      	adds	r7, #12
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr

080083aa <LL_RCC_MSI_GetRange>:
{
 80083aa:	b480      	push	{r7}
 80083ac:	b083      	sub	sp, #12
 80083ae:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80083b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80083ba:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2bb0      	cmp	r3, #176	@ 0xb0
 80083c0:	d901      	bls.n	80083c6 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80083c2:	23b0      	movs	r3, #176	@ 0xb0
 80083c4:	607b      	str	r3, [r7, #4]
  return msiRange;
 80083c6:	687b      	ldr	r3, [r7, #4]
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	370c      	adds	r7, #12
 80083cc:	46bd      	mov	sp, r7
 80083ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d2:	4770      	bx	lr

080083d4 <LL_RCC_MSI_SetCalibTrimming>:
{
 80083d4:	b480      	push	{r7}
 80083d6:	b083      	sub	sp, #12
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80083dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	021b      	lsls	r3, r3, #8
 80083ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80083ee:	4313      	orrs	r3, r2
 80083f0:	604b      	str	r3, [r1, #4]
}
 80083f2:	bf00      	nop
 80083f4:	370c      	adds	r7, #12
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr

080083fe <LL_RCC_SetSysClkSource>:
{
 80083fe:	b480      	push	{r7}
 8008400:	b083      	sub	sp, #12
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8008406:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	f023 0203 	bic.w	r2, r3, #3
 8008410:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4313      	orrs	r3, r2
 8008418:	608b      	str	r3, [r1, #8]
}
 800841a:	bf00      	nop
 800841c:	370c      	adds	r7, #12
 800841e:	46bd      	mov	sp, r7
 8008420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008424:	4770      	bx	lr

08008426 <LL_RCC_GetSysClkSource>:
{
 8008426:	b480      	push	{r7}
 8008428:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800842a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	f003 030c 	and.w	r3, r3, #12
}
 8008434:	4618      	mov	r0, r3
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr

0800843e <LL_RCC_SetAHBPrescaler>:
{
 800843e:	b480      	push	{r7}
 8008440:	b083      	sub	sp, #12
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8008446:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008450:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4313      	orrs	r3, r2
 8008458:	608b      	str	r3, [r1, #8]
}
 800845a:	bf00      	nop
 800845c:	370c      	adds	r7, #12
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr

08008466 <LL_C2_RCC_SetAHBPrescaler>:
{
 8008466:	b480      	push	{r7}
 8008468:	b083      	sub	sp, #12
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800846e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008472:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008476:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800847a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	4313      	orrs	r3, r2
 8008482:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8008486:	bf00      	nop
 8008488:	370c      	adds	r7, #12
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr

08008492 <LL_RCC_SetAHB4Prescaler>:
{
 8008492:	b480      	push	{r7}
 8008494:	b083      	sub	sp, #12
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800849a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800849e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80084a2:	f023 020f 	bic.w	r2, r3, #15
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	091b      	lsrs	r3, r3, #4
 80084aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80084ae:	4313      	orrs	r3, r2
 80084b0:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80084b4:	bf00      	nop
 80084b6:	370c      	adds	r7, #12
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <LL_RCC_SetAPB1Prescaler>:
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80084c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80084d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	4313      	orrs	r3, r2
 80084da:	608b      	str	r3, [r1, #8]
}
 80084dc:	bf00      	nop
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <LL_RCC_SetAPB2Prescaler>:
{
 80084e8:	b480      	push	{r7}
 80084ea:	b083      	sub	sp, #12
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80084f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80084fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	4313      	orrs	r3, r2
 8008502:	608b      	str	r3, [r1, #8]
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <LL_RCC_GetAHBPrescaler>:
{
 8008510:	b480      	push	{r7}
 8008512:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008514:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800851e:	4618      	mov	r0, r3
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <LL_RCC_GetAHB4Prescaler>:
{
 8008528:	b480      	push	{r7}
 800852a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800852c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008530:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008534:	011b      	lsls	r3, r3, #4
 8008536:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800853a:	4618      	mov	r0, r3
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <LL_RCC_GetAPB1Prescaler>:
{
 8008544:	b480      	push	{r7}
 8008546:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8008548:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8008552:	4618      	mov	r0, r3
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <LL_RCC_GetAPB2Prescaler>:
{
 800855c:	b480      	push	{r7}
 800855e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8008560:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800856a:	4618      	mov	r0, r3
 800856c:	46bd      	mov	sp, r7
 800856e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008572:	4770      	bx	lr

08008574 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8008574:	b480      	push	{r7}
 8008576:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8008578:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008582:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008586:	6013      	str	r3, [r2, #0]
}
 8008588:	bf00      	nop
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr

08008592 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8008592:	b480      	push	{r7}
 8008594:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8008596:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80085a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085a4:	6013      	str	r3, [r2, #0]
}
 80085a6:	bf00      	nop
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr

080085b0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80085b0:	b480      	push	{r7}
 80085b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80085b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80085c2:	d101      	bne.n	80085c8 <LL_RCC_PLL_IsReady+0x18>
 80085c4:	2301      	movs	r3, #1
 80085c6:	e000      	b.n	80085ca <LL_RCC_PLL_IsReady+0x1a>
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80085d4:	b480      	push	{r7}
 80085d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80085d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	0a1b      	lsrs	r3, r3, #8
 80085e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr

080085ee <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80085ee:	b480      	push	{r7}
 80085f0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80085f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085f6:	68db      	ldr	r3, [r3, #12]
 80085f8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	46bd      	mov	sp, r7
 8008600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008604:	4770      	bx	lr

08008606 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8008606:	b480      	push	{r7}
 8008608:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800860a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8008614:	4618      	mov	r0, r3
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr

0800861e <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800861e:	b480      	push	{r7}
 8008620:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8008622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008626:	68db      	ldr	r3, [r3, #12]
 8008628:	f003 0303 	and.w	r3, r3, #3
}
 800862c:	4618      	mov	r0, r3
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr

08008636 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8008636:	b480      	push	{r7}
 8008638:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800863a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008644:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008648:	d101      	bne.n	800864e <LL_RCC_IsActiveFlag_HPRE+0x18>
 800864a:	2301      	movs	r3, #1
 800864c:	e000      	b.n	8008650 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800864e:	2300      	movs	r3, #0
}
 8008650:	4618      	mov	r0, r3
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr

0800865a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800865a:	b480      	push	{r7}
 800865c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800865e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008662:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800866a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800866e:	d101      	bne.n	8008674 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8008670:	2301      	movs	r3, #1
 8008672:	e000      	b.n	8008676 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8008674:	2300      	movs	r3, #0
}
 8008676:	4618      	mov	r0, r3
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr

08008680 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8008680:	b480      	push	{r7}
 8008682:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8008684:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008688:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800868c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008694:	d101      	bne.n	800869a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8008696:	2301      	movs	r3, #1
 8008698:	e000      	b.n	800869c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800869a:	2300      	movs	r3, #0
}
 800869c:	4618      	mov	r0, r3
 800869e:	46bd      	mov	sp, r7
 80086a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a4:	4770      	bx	lr

080086a6 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80086a6:	b480      	push	{r7}
 80086a8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80086aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086b8:	d101      	bne.n	80086be <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80086ba:	2301      	movs	r3, #1
 80086bc:	e000      	b.n	80086c0 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr

080086ca <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80086ca:	b480      	push	{r7}
 80086cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80086ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80086d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80086dc:	d101      	bne.n	80086e2 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80086de:	2301      	movs	r3, #1
 80086e0:	e000      	b.n	80086e4 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr
	...

080086f0 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80086f0:	b590      	push	{r4, r7, lr}
 80086f2:	b08d      	sub	sp, #52	@ 0x34
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d101      	bne.n	8008702 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80086fe:	2301      	movs	r3, #1
 8008700:	e363      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 0320 	and.w	r3, r3, #32
 800870a:	2b00      	cmp	r3, #0
 800870c:	f000 808d 	beq.w	800882a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008710:	f7ff fe89 	bl	8008426 <LL_RCC_GetSysClkSource>
 8008714:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008716:	f7ff ff82 	bl	800861e <LL_RCC_PLL_GetMainSource>
 800871a:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800871c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800871e:	2b00      	cmp	r3, #0
 8008720:	d005      	beq.n	800872e <HAL_RCC_OscConfig+0x3e>
 8008722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008724:	2b0c      	cmp	r3, #12
 8008726:	d147      	bne.n	80087b8 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8008728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872a:	2b01      	cmp	r3, #1
 800872c:	d144      	bne.n	80087b8 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	69db      	ldr	r3, [r3, #28]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d101      	bne.n	800873a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	e347      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800873e:	f7ff fe34 	bl	80083aa <LL_RCC_MSI_GetRange>
 8008742:	4603      	mov	r3, r0
 8008744:	429c      	cmp	r4, r3
 8008746:	d914      	bls.n	8008772 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800874c:	4618      	mov	r0, r3
 800874e:	f000 fd2f 	bl	80091b0 <RCC_SetFlashLatencyFromMSIRange>
 8008752:	4603      	mov	r3, r0
 8008754:	2b00      	cmp	r3, #0
 8008756:	d001      	beq.n	800875c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e336      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008760:	4618      	mov	r0, r3
 8008762:	f7ff fe0e 	bl	8008382 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a1b      	ldr	r3, [r3, #32]
 800876a:	4618      	mov	r0, r3
 800876c:	f7ff fe32 	bl	80083d4 <LL_RCC_MSI_SetCalibTrimming>
 8008770:	e013      	b.n	800879a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008776:	4618      	mov	r0, r3
 8008778:	f7ff fe03 	bl	8008382 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6a1b      	ldr	r3, [r3, #32]
 8008780:	4618      	mov	r0, r3
 8008782:	f7ff fe27 	bl	80083d4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800878a:	4618      	mov	r0, r3
 800878c:	f000 fd10 	bl	80091b0 <RCC_SetFlashLatencyFromMSIRange>
 8008790:	4603      	mov	r3, r0
 8008792:	2b00      	cmp	r3, #0
 8008794:	d001      	beq.n	800879a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	e317      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800879a:	f000 fcc9 	bl	8009130 <HAL_RCC_GetHCLKFreq>
 800879e:	4603      	mov	r3, r0
 80087a0:	4aa4      	ldr	r2, [pc, #656]	@ (8008a34 <HAL_RCC_OscConfig+0x344>)
 80087a2:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80087a4:	4ba4      	ldr	r3, [pc, #656]	@ (8008a38 <HAL_RCC_OscConfig+0x348>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7fb fe0b 	bl	80043c4 <HAL_InitTick>
 80087ae:	4603      	mov	r3, r0
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d039      	beq.n	8008828 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e308      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	69db      	ldr	r3, [r3, #28]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d01e      	beq.n	80087fe <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80087c0:	f7ff fdb0 	bl	8008324 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80087c4:	f7fb fe4c 	bl	8004460 <HAL_GetTick>
 80087c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80087ca:	e008      	b.n	80087de <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80087cc:	f7fb fe48 	bl	8004460 <HAL_GetTick>
 80087d0:	4602      	mov	r2, r0
 80087d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d4:	1ad3      	subs	r3, r2, r3
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d901      	bls.n	80087de <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80087da:	2303      	movs	r3, #3
 80087dc:	e2f5      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80087de:	f7ff fdbf 	bl	8008360 <LL_RCC_MSI_IsReady>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d0f1      	beq.n	80087cc <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ec:	4618      	mov	r0, r3
 80087ee:	f7ff fdc8 	bl	8008382 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6a1b      	ldr	r3, [r3, #32]
 80087f6:	4618      	mov	r0, r3
 80087f8:	f7ff fdec 	bl	80083d4 <LL_RCC_MSI_SetCalibTrimming>
 80087fc:	e015      	b.n	800882a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80087fe:	f7ff fda0 	bl	8008342 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008802:	f7fb fe2d 	bl	8004460 <HAL_GetTick>
 8008806:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8008808:	e008      	b.n	800881c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800880a:	f7fb fe29 	bl	8004460 <HAL_GetTick>
 800880e:	4602      	mov	r2, r0
 8008810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008812:	1ad3      	subs	r3, r2, r3
 8008814:	2b02      	cmp	r3, #2
 8008816:	d901      	bls.n	800881c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	e2d6      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800881c:	f7ff fda0 	bl	8008360 <LL_RCC_MSI_IsReady>
 8008820:	4603      	mov	r3, r0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1f1      	bne.n	800880a <HAL_RCC_OscConfig+0x11a>
 8008826:	e000      	b.n	800882a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8008828:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f003 0301 	and.w	r3, r3, #1
 8008832:	2b00      	cmp	r3, #0
 8008834:	d047      	beq.n	80088c6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008836:	f7ff fdf6 	bl	8008426 <LL_RCC_GetSysClkSource>
 800883a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800883c:	f7ff feef 	bl	800861e <LL_RCC_PLL_GetMainSource>
 8008840:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8008842:	6a3b      	ldr	r3, [r7, #32]
 8008844:	2b08      	cmp	r3, #8
 8008846:	d005      	beq.n	8008854 <HAL_RCC_OscConfig+0x164>
 8008848:	6a3b      	ldr	r3, [r7, #32]
 800884a:	2b0c      	cmp	r3, #12
 800884c:	d108      	bne.n	8008860 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800884e:	69fb      	ldr	r3, [r7, #28]
 8008850:	2b03      	cmp	r3, #3
 8008852:	d105      	bne.n	8008860 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d134      	bne.n	80088c6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800885c:	2301      	movs	r3, #1
 800885e:	e2b4      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008868:	d102      	bne.n	8008870 <HAL_RCC_OscConfig+0x180>
 800886a:	f7ff fbdd 	bl	8008028 <LL_RCC_HSE_Enable>
 800886e:	e001      	b.n	8008874 <HAL_RCC_OscConfig+0x184>
 8008870:	f7ff fbe9 	bl	8008046 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d012      	beq.n	80088a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800887c:	f7fb fdf0 	bl	8004460 <HAL_GetTick>
 8008880:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8008882:	e008      	b.n	8008896 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008884:	f7fb fdec 	bl	8004460 <HAL_GetTick>
 8008888:	4602      	mov	r2, r0
 800888a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800888c:	1ad3      	subs	r3, r2, r3
 800888e:	2b64      	cmp	r3, #100	@ 0x64
 8008890:	d901      	bls.n	8008896 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8008892:	2303      	movs	r3, #3
 8008894:	e299      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8008896:	f7ff fbe5 	bl	8008064 <LL_RCC_HSE_IsReady>
 800889a:	4603      	mov	r3, r0
 800889c:	2b00      	cmp	r3, #0
 800889e:	d0f1      	beq.n	8008884 <HAL_RCC_OscConfig+0x194>
 80088a0:	e011      	b.n	80088c6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088a2:	f7fb fddd 	bl	8004460 <HAL_GetTick>
 80088a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80088a8:	e008      	b.n	80088bc <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80088aa:	f7fb fdd9 	bl	8004460 <HAL_GetTick>
 80088ae:	4602      	mov	r2, r0
 80088b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b2:	1ad3      	subs	r3, r2, r3
 80088b4:	2b64      	cmp	r3, #100	@ 0x64
 80088b6:	d901      	bls.n	80088bc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80088b8:	2303      	movs	r3, #3
 80088ba:	e286      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80088bc:	f7ff fbd2 	bl	8008064 <LL_RCC_HSE_IsReady>
 80088c0:	4603      	mov	r3, r0
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d1f1      	bne.n	80088aa <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f003 0302 	and.w	r3, r3, #2
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d04c      	beq.n	800896c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80088d2:	f7ff fda8 	bl	8008426 <LL_RCC_GetSysClkSource>
 80088d6:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80088d8:	f7ff fea1 	bl	800861e <LL_RCC_PLL_GetMainSource>
 80088dc:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80088de:	69bb      	ldr	r3, [r7, #24]
 80088e0:	2b04      	cmp	r3, #4
 80088e2:	d005      	beq.n	80088f0 <HAL_RCC_OscConfig+0x200>
 80088e4:	69bb      	ldr	r3, [r7, #24]
 80088e6:	2b0c      	cmp	r3, #12
 80088e8:	d10e      	bne.n	8008908 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	2b02      	cmp	r3, #2
 80088ee:	d10b      	bne.n	8008908 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d101      	bne.n	80088fc <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	e266      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	691b      	ldr	r3, [r3, #16]
 8008900:	4618      	mov	r0, r3
 8008902:	f7ff fbf1 	bl	80080e8 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8008906:	e031      	b.n	800896c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d019      	beq.n	8008944 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008910:	f7ff fbba 	bl	8008088 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008914:	f7fb fda4 	bl	8004460 <HAL_GetTick>
 8008918:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800891a:	e008      	b.n	800892e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800891c:	f7fb fda0 	bl	8004460 <HAL_GetTick>
 8008920:	4602      	mov	r2, r0
 8008922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008924:	1ad3      	subs	r3, r2, r3
 8008926:	2b02      	cmp	r3, #2
 8008928:	d901      	bls.n	800892e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800892a:	2303      	movs	r3, #3
 800892c:	e24d      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800892e:	f7ff fbc9 	bl	80080c4 <LL_RCC_HSI_IsReady>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d0f1      	beq.n	800891c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	691b      	ldr	r3, [r3, #16]
 800893c:	4618      	mov	r0, r3
 800893e:	f7ff fbd3 	bl	80080e8 <LL_RCC_HSI_SetCalibTrimming>
 8008942:	e013      	b.n	800896c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008944:	f7ff fbaf 	bl	80080a6 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008948:	f7fb fd8a 	bl	8004460 <HAL_GetTick>
 800894c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800894e:	e008      	b.n	8008962 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008950:	f7fb fd86 	bl	8004460 <HAL_GetTick>
 8008954:	4602      	mov	r2, r0
 8008956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008958:	1ad3      	subs	r3, r2, r3
 800895a:	2b02      	cmp	r3, #2
 800895c:	d901      	bls.n	8008962 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800895e:	2303      	movs	r3, #3
 8008960:	e233      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8008962:	f7ff fbaf 	bl	80080c4 <LL_RCC_HSI_IsReady>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1f1      	bne.n	8008950 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f003 0308 	and.w	r3, r3, #8
 8008974:	2b00      	cmp	r3, #0
 8008976:	d106      	bne.n	8008986 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8008980:	2b00      	cmp	r3, #0
 8008982:	f000 80a3 	beq.w	8008acc <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	695b      	ldr	r3, [r3, #20]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d076      	beq.n	8008a7c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f003 0310 	and.w	r3, r3, #16
 8008996:	2b00      	cmp	r3, #0
 8008998:	d046      	beq.n	8008a28 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800899a:	f7ff fc66 	bl	800826a <LL_RCC_LSI1_IsReady>
 800899e:	4603      	mov	r3, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d113      	bne.n	80089cc <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80089a4:	f7ff fc3f 	bl	8008226 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80089a8:	f7fb fd5a 	bl	8004460 <HAL_GetTick>
 80089ac:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80089ae:	e008      	b.n	80089c2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80089b0:	f7fb fd56 	bl	8004460 <HAL_GetTick>
 80089b4:	4602      	mov	r2, r0
 80089b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089b8:	1ad3      	subs	r3, r2, r3
 80089ba:	2b02      	cmp	r3, #2
 80089bc:	d901      	bls.n	80089c2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80089be:	2303      	movs	r3, #3
 80089c0:	e203      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80089c2:	f7ff fc52 	bl	800826a <LL_RCC_LSI1_IsReady>
 80089c6:	4603      	mov	r3, r0
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d0f1      	beq.n	80089b0 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80089cc:	f7ff fc5f 	bl	800828e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089d0:	f7fb fd46 	bl	8004460 <HAL_GetTick>
 80089d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80089d6:	e008      	b.n	80089ea <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80089d8:	f7fb fd42 	bl	8004460 <HAL_GetTick>
 80089dc:	4602      	mov	r2, r0
 80089de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e0:	1ad3      	subs	r3, r2, r3
 80089e2:	2b03      	cmp	r3, #3
 80089e4:	d901      	bls.n	80089ea <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80089e6:	2303      	movs	r3, #3
 80089e8:	e1ef      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80089ea:	f7ff fc72 	bl	80082d2 <LL_RCC_LSI2_IsReady>
 80089ee:	4603      	mov	r3, r0
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d0f1      	beq.n	80089d8 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	699b      	ldr	r3, [r3, #24]
 80089f8:	4618      	mov	r0, r3
 80089fa:	f7ff fc7c 	bl	80082f6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80089fe:	f7ff fc23 	bl	8008248 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a02:	f7fb fd2d 	bl	8004460 <HAL_GetTick>
 8008a06:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8008a08:	e008      	b.n	8008a1c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8008a0a:	f7fb fd29 	bl	8004460 <HAL_GetTick>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a12:	1ad3      	subs	r3, r2, r3
 8008a14:	2b02      	cmp	r3, #2
 8008a16:	d901      	bls.n	8008a1c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8008a18:	2303      	movs	r3, #3
 8008a1a:	e1d6      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8008a1c:	f7ff fc25 	bl	800826a <LL_RCC_LSI1_IsReady>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1f1      	bne.n	8008a0a <HAL_RCC_OscConfig+0x31a>
 8008a26:	e051      	b.n	8008acc <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8008a28:	f7ff fbfd 	bl	8008226 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a2c:	f7fb fd18 	bl	8004460 <HAL_GetTick>
 8008a30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8008a32:	e00c      	b.n	8008a4e <HAL_RCC_OscConfig+0x35e>
 8008a34:	2000000c 	.word	0x2000000c
 8008a38:	20000010 	.word	0x20000010
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8008a3c:	f7fb fd10 	bl	8004460 <HAL_GetTick>
 8008a40:	4602      	mov	r2, r0
 8008a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a44:	1ad3      	subs	r3, r2, r3
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d901      	bls.n	8008a4e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8008a4a:	2303      	movs	r3, #3
 8008a4c:	e1bd      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8008a4e:	f7ff fc0c 	bl	800826a <LL_RCC_LSI1_IsReady>
 8008a52:	4603      	mov	r3, r0
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d0f1      	beq.n	8008a3c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8008a58:	f7ff fc2a 	bl	80082b0 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8008a5c:	e008      	b.n	8008a70 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8008a5e:	f7fb fcff 	bl	8004460 <HAL_GetTick>
 8008a62:	4602      	mov	r2, r0
 8008a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a66:	1ad3      	subs	r3, r2, r3
 8008a68:	2b03      	cmp	r3, #3
 8008a6a:	d901      	bls.n	8008a70 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8008a6c:	2303      	movs	r3, #3
 8008a6e:	e1ac      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8008a70:	f7ff fc2f 	bl	80082d2 <LL_RCC_LSI2_IsReady>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d1f1      	bne.n	8008a5e <HAL_RCC_OscConfig+0x36e>
 8008a7a:	e027      	b.n	8008acc <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8008a7c:	f7ff fc18 	bl	80082b0 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a80:	f7fb fcee 	bl	8004460 <HAL_GetTick>
 8008a84:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8008a86:	e008      	b.n	8008a9a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8008a88:	f7fb fcea 	bl	8004460 <HAL_GetTick>
 8008a8c:	4602      	mov	r2, r0
 8008a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a90:	1ad3      	subs	r3, r2, r3
 8008a92:	2b03      	cmp	r3, #3
 8008a94:	d901      	bls.n	8008a9a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008a96:	2303      	movs	r3, #3
 8008a98:	e197      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8008a9a:	f7ff fc1a 	bl	80082d2 <LL_RCC_LSI2_IsReady>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d1f1      	bne.n	8008a88 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8008aa4:	f7ff fbd0 	bl	8008248 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008aa8:	f7fb fcda 	bl	8004460 <HAL_GetTick>
 8008aac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8008aae:	e008      	b.n	8008ac2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8008ab0:	f7fb fcd6 	bl	8004460 <HAL_GetTick>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab8:	1ad3      	subs	r3, r2, r3
 8008aba:	2b02      	cmp	r3, #2
 8008abc:	d901      	bls.n	8008ac2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8008abe:	2303      	movs	r3, #3
 8008ac0:	e183      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8008ac2:	f7ff fbd2 	bl	800826a <LL_RCC_LSI1_IsReady>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d1f1      	bne.n	8008ab0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f003 0304 	and.w	r3, r3, #4
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d05b      	beq.n	8008b90 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ad8:	4ba7      	ldr	r3, [pc, #668]	@ (8008d78 <HAL_RCC_OscConfig+0x688>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d114      	bne.n	8008b0e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8008ae4:	f7fe ff78 	bl	80079d8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008ae8:	f7fb fcba 	bl	8004460 <HAL_GetTick>
 8008aec:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008aee:	e008      	b.n	8008b02 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008af0:	f7fb fcb6 	bl	8004460 <HAL_GetTick>
 8008af4:	4602      	mov	r2, r0
 8008af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af8:	1ad3      	subs	r3, r2, r3
 8008afa:	2b02      	cmp	r3, #2
 8008afc:	d901      	bls.n	8008b02 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8008afe:	2303      	movs	r3, #3
 8008b00:	e163      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b02:	4b9d      	ldr	r3, [pc, #628]	@ (8008d78 <HAL_RCC_OscConfig+0x688>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d0f0      	beq.n	8008af0 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	689b      	ldr	r3, [r3, #8]
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	d102      	bne.n	8008b1c <HAL_RCC_OscConfig+0x42c>
 8008b16:	f7ff fb30 	bl	800817a <LL_RCC_LSE_Enable>
 8008b1a:	e00c      	b.n	8008b36 <HAL_RCC_OscConfig+0x446>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	2b05      	cmp	r3, #5
 8008b22:	d104      	bne.n	8008b2e <HAL_RCC_OscConfig+0x43e>
 8008b24:	f7ff fb4b 	bl	80081be <LL_RCC_LSE_EnableBypass>
 8008b28:	f7ff fb27 	bl	800817a <LL_RCC_LSE_Enable>
 8008b2c:	e003      	b.n	8008b36 <HAL_RCC_OscConfig+0x446>
 8008b2e:	f7ff fb35 	bl	800819c <LL_RCC_LSE_Disable>
 8008b32:	f7ff fb55 	bl	80081e0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d014      	beq.n	8008b68 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b3e:	f7fb fc8f 	bl	8004460 <HAL_GetTick>
 8008b42:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8008b44:	e00a      	b.n	8008b5c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b46:	f7fb fc8b 	bl	8004460 <HAL_GetTick>
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4e:	1ad3      	subs	r3, r2, r3
 8008b50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d901      	bls.n	8008b5c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8008b58:	2303      	movs	r3, #3
 8008b5a:	e136      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8008b5c:	f7ff fb51 	bl	8008202 <LL_RCC_LSE_IsReady>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d0ef      	beq.n	8008b46 <HAL_RCC_OscConfig+0x456>
 8008b66:	e013      	b.n	8008b90 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b68:	f7fb fc7a 	bl	8004460 <HAL_GetTick>
 8008b6c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8008b6e:	e00a      	b.n	8008b86 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b70:	f7fb fc76 	bl	8004460 <HAL_GetTick>
 8008b74:	4602      	mov	r2, r0
 8008b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b78:	1ad3      	subs	r3, r2, r3
 8008b7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d901      	bls.n	8008b86 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8008b82:	2303      	movs	r3, #3
 8008b84:	e121      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8008b86:	f7ff fb3c 	bl	8008202 <LL_RCC_LSE_IsReady>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d1ef      	bne.n	8008b70 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d02c      	beq.n	8008bf6 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d014      	beq.n	8008bce <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008ba4:	f7ff fab5 	bl	8008112 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ba8:	f7fb fc5a 	bl	8004460 <HAL_GetTick>
 8008bac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8008bae:	e008      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008bb0:	f7fb fc56 	bl	8004460 <HAL_GetTick>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb8:	1ad3      	subs	r3, r2, r3
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	d901      	bls.n	8008bc2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8008bbe:	2303      	movs	r3, #3
 8008bc0:	e103      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8008bc2:	f7ff fac8 	bl	8008156 <LL_RCC_HSI48_IsReady>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d0f1      	beq.n	8008bb0 <HAL_RCC_OscConfig+0x4c0>
 8008bcc:	e013      	b.n	8008bf6 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008bce:	f7ff fab1 	bl	8008134 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bd2:	f7fb fc45 	bl	8004460 <HAL_GetTick>
 8008bd6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8008bd8:	e008      	b.n	8008bec <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008bda:	f7fb fc41 	bl	8004460 <HAL_GetTick>
 8008bde:	4602      	mov	r2, r0
 8008be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be2:	1ad3      	subs	r3, r2, r3
 8008be4:	2b02      	cmp	r3, #2
 8008be6:	d901      	bls.n	8008bec <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8008be8:	2303      	movs	r3, #3
 8008bea:	e0ee      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8008bec:	f7ff fab3 	bl	8008156 <LL_RCC_HSI48_IsReady>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d1f1      	bne.n	8008bda <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f000 80e4 	beq.w	8008dc8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008c00:	f7ff fc11 	bl	8008426 <LL_RCC_GetSysClkSource>
 8008c04:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8008c06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c0a:	68db      	ldr	r3, [r3, #12]
 8008c0c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	f040 80b4 	bne.w	8008d80 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f003 0203 	and.w	r2, r3, #3
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d123      	bne.n	8008c6e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c30:	429a      	cmp	r2, r3
 8008c32:	d11c      	bne.n	8008c6e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	0a1b      	lsrs	r3, r3, #8
 8008c38:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008c40:	429a      	cmp	r2, r3
 8008c42:	d114      	bne.n	8008c6e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d10d      	bne.n	8008c6e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d106      	bne.n	8008c6e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d05d      	beq.n	8008d2a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	2b0c      	cmp	r3, #12
 8008c72:	d058      	beq.n	8008d26 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008c74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d001      	beq.n	8008c86 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	e0a1      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008c86:	f7ff fc84 	bl	8008592 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008c8a:	f7fb fbe9 	bl	8004460 <HAL_GetTick>
 8008c8e:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008c90:	e008      	b.n	8008ca4 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c92:	f7fb fbe5 	bl	8004460 <HAL_GetTick>
 8008c96:	4602      	mov	r2, r0
 8008c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9a:	1ad3      	subs	r3, r2, r3
 8008c9c:	2b02      	cmp	r3, #2
 8008c9e:	d901      	bls.n	8008ca4 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8008ca0:	2303      	movs	r3, #3
 8008ca2:	e092      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008ca4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d1ef      	bne.n	8008c92 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008cb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008cb6:	68da      	ldr	r2, [r3, #12]
 8008cb8:	4b30      	ldr	r3, [pc, #192]	@ (8008d7c <HAL_RCC_OscConfig+0x68c>)
 8008cba:	4013      	ands	r3, r2
 8008cbc:	687a      	ldr	r2, [r7, #4]
 8008cbe:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008cc4:	4311      	orrs	r1, r2
 8008cc6:	687a      	ldr	r2, [r7, #4]
 8008cc8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008cca:	0212      	lsls	r2, r2, #8
 8008ccc:	4311      	orrs	r1, r2
 8008cce:	687a      	ldr	r2, [r7, #4]
 8008cd0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008cd2:	4311      	orrs	r1, r2
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008cd8:	4311      	orrs	r1, r2
 8008cda:	687a      	ldr	r2, [r7, #4]
 8008cdc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008cde:	430a      	orrs	r2, r1
 8008ce0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008ce8:	f7ff fc44 	bl	8008574 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008cec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008cf6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cfa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008cfc:	f7fb fbb0 	bl	8004460 <HAL_GetTick>
 8008d00:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d02:	e008      	b.n	8008d16 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d04:	f7fb fbac 	bl	8004460 <HAL_GetTick>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d0c:	1ad3      	subs	r3, r2, r3
 8008d0e:	2b02      	cmp	r3, #2
 8008d10:	d901      	bls.n	8008d16 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8008d12:	2303      	movs	r3, #3
 8008d14:	e059      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d0ef      	beq.n	8008d04 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008d24:	e050      	b.n	8008dc8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008d26:	2301      	movs	r3, #1
 8008d28:	e04f      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d147      	bne.n	8008dc8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008d38:	f7ff fc1c 	bl	8008574 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008d3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d40:	68db      	ldr	r3, [r3, #12]
 8008d42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008d46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d4a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008d4c:	f7fb fb88 	bl	8004460 <HAL_GetTick>
 8008d50:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d52:	e008      	b.n	8008d66 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d54:	f7fb fb84 	bl	8004460 <HAL_GetTick>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d5c:	1ad3      	subs	r3, r2, r3
 8008d5e:	2b02      	cmp	r3, #2
 8008d60:	d901      	bls.n	8008d66 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8008d62:	2303      	movs	r3, #3
 8008d64:	e031      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d0ef      	beq.n	8008d54 <HAL_RCC_OscConfig+0x664>
 8008d74:	e028      	b.n	8008dc8 <HAL_RCC_OscConfig+0x6d8>
 8008d76:	bf00      	nop
 8008d78:	58000400 	.word	0x58000400
 8008d7c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	2b0c      	cmp	r3, #12
 8008d84:	d01e      	beq.n	8008dc4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d86:	f7ff fc04 	bl	8008592 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d8a:	f7fb fb69 	bl	8004460 <HAL_GetTick>
 8008d8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d90:	e008      	b.n	8008da4 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d92:	f7fb fb65 	bl	8004460 <HAL_GetTick>
 8008d96:	4602      	mov	r2, r0
 8008d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9a:	1ad3      	subs	r3, r2, r3
 8008d9c:	2b02      	cmp	r3, #2
 8008d9e:	d901      	bls.n	8008da4 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8008da0:	2303      	movs	r3, #3
 8008da2:	e012      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008da4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1ef      	bne.n	8008d92 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8008db2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008db6:	68da      	ldr	r2, [r3, #12]
 8008db8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008dbc:	4b05      	ldr	r3, [pc, #20]	@ (8008dd4 <HAL_RCC_OscConfig+0x6e4>)
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	60cb      	str	r3, [r1, #12]
 8008dc2:	e001      	b.n	8008dc8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e000      	b.n	8008dca <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3734      	adds	r7, #52	@ 0x34
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd90      	pop	{r4, r7, pc}
 8008dd2:	bf00      	nop
 8008dd4:	eefefffc 	.word	0xeefefffc

08008dd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b084      	sub	sp, #16
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d101      	bne.n	8008dec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	e12d      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008dec:	4b98      	ldr	r3, [pc, #608]	@ (8009050 <HAL_RCC_ClockConfig+0x278>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f003 0307 	and.w	r3, r3, #7
 8008df4:	683a      	ldr	r2, [r7, #0]
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d91b      	bls.n	8008e32 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008dfa:	4b95      	ldr	r3, [pc, #596]	@ (8009050 <HAL_RCC_ClockConfig+0x278>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f023 0207 	bic.w	r2, r3, #7
 8008e02:	4993      	ldr	r1, [pc, #588]	@ (8009050 <HAL_RCC_ClockConfig+0x278>)
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	4313      	orrs	r3, r2
 8008e08:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e0a:	f7fb fb29 	bl	8004460 <HAL_GetTick>
 8008e0e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e10:	e008      	b.n	8008e24 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008e12:	f7fb fb25 	bl	8004460 <HAL_GetTick>
 8008e16:	4602      	mov	r2, r0
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	1ad3      	subs	r3, r2, r3
 8008e1c:	2b02      	cmp	r3, #2
 8008e1e:	d901      	bls.n	8008e24 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8008e20:	2303      	movs	r3, #3
 8008e22:	e111      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e24:	4b8a      	ldr	r3, [pc, #552]	@ (8009050 <HAL_RCC_ClockConfig+0x278>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f003 0307 	and.w	r3, r3, #7
 8008e2c:	683a      	ldr	r2, [r7, #0]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d1ef      	bne.n	8008e12 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0302 	and.w	r3, r3, #2
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d016      	beq.n	8008e6c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	4618      	mov	r0, r3
 8008e44:	f7ff fafb 	bl	800843e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008e48:	f7fb fb0a 	bl	8004460 <HAL_GetTick>
 8008e4c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8008e4e:	e008      	b.n	8008e62 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008e50:	f7fb fb06 	bl	8004460 <HAL_GetTick>
 8008e54:	4602      	mov	r2, r0
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	1ad3      	subs	r3, r2, r3
 8008e5a:	2b02      	cmp	r3, #2
 8008e5c:	d901      	bls.n	8008e62 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8008e5e:	2303      	movs	r3, #3
 8008e60:	e0f2      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8008e62:	f7ff fbe8 	bl	8008636 <LL_RCC_IsActiveFlag_HPRE>
 8008e66:	4603      	mov	r3, r0
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d0f1      	beq.n	8008e50 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f003 0320 	and.w	r3, r3, #32
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d016      	beq.n	8008ea6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	695b      	ldr	r3, [r3, #20]
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f7ff faf2 	bl	8008466 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008e82:	f7fb faed 	bl	8004460 <HAL_GetTick>
 8008e86:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8008e88:	e008      	b.n	8008e9c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008e8a:	f7fb fae9 	bl	8004460 <HAL_GetTick>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	1ad3      	subs	r3, r2, r3
 8008e94:	2b02      	cmp	r3, #2
 8008e96:	d901      	bls.n	8008e9c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8008e98:	2303      	movs	r3, #3
 8008e9a:	e0d5      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8008e9c:	f7ff fbdd 	bl	800865a <LL_RCC_IsActiveFlag_C2HPRE>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d0f1      	beq.n	8008e8a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d016      	beq.n	8008ee0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	699b      	ldr	r3, [r3, #24]
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f7ff faeb 	bl	8008492 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008ebc:	f7fb fad0 	bl	8004460 <HAL_GetTick>
 8008ec0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8008ec2:	e008      	b.n	8008ed6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008ec4:	f7fb facc 	bl	8004460 <HAL_GetTick>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	1ad3      	subs	r3, r2, r3
 8008ece:	2b02      	cmp	r3, #2
 8008ed0:	d901      	bls.n	8008ed6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8008ed2:	2303      	movs	r3, #3
 8008ed4:	e0b8      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8008ed6:	f7ff fbd3 	bl	8008680 <LL_RCC_IsActiveFlag_SHDHPRE>
 8008eda:	4603      	mov	r3, r0
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d0f1      	beq.n	8008ec4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f003 0304 	and.w	r3, r3, #4
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d016      	beq.n	8008f1a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	f7ff fae5 	bl	80084c0 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008ef6:	f7fb fab3 	bl	8004460 <HAL_GetTick>
 8008efa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8008efc:	e008      	b.n	8008f10 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008efe:	f7fb faaf 	bl	8004460 <HAL_GetTick>
 8008f02:	4602      	mov	r2, r0
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	1ad3      	subs	r3, r2, r3
 8008f08:	2b02      	cmp	r3, #2
 8008f0a:	d901      	bls.n	8008f10 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8008f0c:	2303      	movs	r3, #3
 8008f0e:	e09b      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8008f10:	f7ff fbc9 	bl	80086a6 <LL_RCC_IsActiveFlag_PPRE1>
 8008f14:	4603      	mov	r3, r0
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d0f1      	beq.n	8008efe <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f003 0308 	and.w	r3, r3, #8
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d017      	beq.n	8008f56 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	691b      	ldr	r3, [r3, #16]
 8008f2a:	00db      	lsls	r3, r3, #3
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7ff fadb 	bl	80084e8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008f32:	f7fb fa95 	bl	8004460 <HAL_GetTick>
 8008f36:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8008f38:	e008      	b.n	8008f4c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008f3a:	f7fb fa91 	bl	8004460 <HAL_GetTick>
 8008f3e:	4602      	mov	r2, r0
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	1ad3      	subs	r3, r2, r3
 8008f44:	2b02      	cmp	r3, #2
 8008f46:	d901      	bls.n	8008f4c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8008f48:	2303      	movs	r3, #3
 8008f4a:	e07d      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8008f4c:	f7ff fbbd 	bl	80086ca <LL_RCC_IsActiveFlag_PPRE2>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d0f1      	beq.n	8008f3a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 0301 	and.w	r3, r3, #1
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d043      	beq.n	8008fea <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	2b02      	cmp	r3, #2
 8008f68:	d106      	bne.n	8008f78 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8008f6a:	f7ff f87b 	bl	8008064 <LL_RCC_HSE_IsReady>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d11e      	bne.n	8008fb2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008f74:	2301      	movs	r3, #1
 8008f76:	e067      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	2b03      	cmp	r3, #3
 8008f7e:	d106      	bne.n	8008f8e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8008f80:	f7ff fb16 	bl	80085b0 <LL_RCC_PLL_IsReady>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d113      	bne.n	8008fb2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	e05c      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d106      	bne.n	8008fa4 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8008f96:	f7ff f9e3 	bl	8008360 <LL_RCC_MSI_IsReady>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d108      	bne.n	8008fb2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e051      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8008fa4:	f7ff f88e 	bl	80080c4 <LL_RCC_HSI_IsReady>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d101      	bne.n	8008fb2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008fae:	2301      	movs	r3, #1
 8008fb0:	e04a      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f7ff fa21 	bl	80083fe <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fbc:	f7fb fa50 	bl	8004460 <HAL_GetTick>
 8008fc0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fc2:	e00a      	b.n	8008fda <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008fc4:	f7fb fa4c 	bl	8004460 <HAL_GetTick>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	1ad3      	subs	r3, r2, r3
 8008fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d901      	bls.n	8008fda <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	e036      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fda:	f7ff fa24 	bl	8008426 <LL_RCC_GetSysClkSource>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	009b      	lsls	r3, r3, #2
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d1ec      	bne.n	8008fc4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008fea:	4b19      	ldr	r3, [pc, #100]	@ (8009050 <HAL_RCC_ClockConfig+0x278>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f003 0307 	and.w	r3, r3, #7
 8008ff2:	683a      	ldr	r2, [r7, #0]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d21b      	bcs.n	8009030 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ff8:	4b15      	ldr	r3, [pc, #84]	@ (8009050 <HAL_RCC_ClockConfig+0x278>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f023 0207 	bic.w	r2, r3, #7
 8009000:	4913      	ldr	r1, [pc, #76]	@ (8009050 <HAL_RCC_ClockConfig+0x278>)
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	4313      	orrs	r3, r2
 8009006:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009008:	f7fb fa2a 	bl	8004460 <HAL_GetTick>
 800900c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800900e:	e008      	b.n	8009022 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009010:	f7fb fa26 	bl	8004460 <HAL_GetTick>
 8009014:	4602      	mov	r2, r0
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	1ad3      	subs	r3, r2, r3
 800901a:	2b02      	cmp	r3, #2
 800901c:	d901      	bls.n	8009022 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800901e:	2303      	movs	r3, #3
 8009020:	e012      	b.n	8009048 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009022:	4b0b      	ldr	r3, [pc, #44]	@ (8009050 <HAL_RCC_ClockConfig+0x278>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f003 0307 	and.w	r3, r3, #7
 800902a:	683a      	ldr	r2, [r7, #0]
 800902c:	429a      	cmp	r2, r3
 800902e:	d1ef      	bne.n	8009010 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8009030:	f000 f87e 	bl	8009130 <HAL_RCC_GetHCLKFreq>
 8009034:	4603      	mov	r3, r0
 8009036:	4a07      	ldr	r2, [pc, #28]	@ (8009054 <HAL_RCC_ClockConfig+0x27c>)
 8009038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800903a:	f7fb fa1d 	bl	8004478 <HAL_GetTickPrio>
 800903e:	4603      	mov	r3, r0
 8009040:	4618      	mov	r0, r3
 8009042:	f7fb f9bf 	bl	80043c4 <HAL_InitTick>
 8009046:	4603      	mov	r3, r0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3710      	adds	r7, #16
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}
 8009050:	58004000 	.word	0x58004000
 8009054:	2000000c 	.word	0x2000000c

08009058 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009058:	b590      	push	{r4, r7, lr}
 800905a:	b085      	sub	sp, #20
 800905c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800905e:	f7ff f9e2 	bl	8008426 <LL_RCC_GetSysClkSource>
 8009062:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d10a      	bne.n	8009080 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800906a:	f7ff f99e 	bl	80083aa <LL_RCC_MSI_GetRange>
 800906e:	4603      	mov	r3, r0
 8009070:	091b      	lsrs	r3, r3, #4
 8009072:	f003 030f 	and.w	r3, r3, #15
 8009076:	4a2b      	ldr	r2, [pc, #172]	@ (8009124 <HAL_RCC_GetSysClockFreq+0xcc>)
 8009078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800907c:	60fb      	str	r3, [r7, #12]
 800907e:	e04b      	b.n	8009118 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2b04      	cmp	r3, #4
 8009084:	d102      	bne.n	800908c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009086:	4b28      	ldr	r3, [pc, #160]	@ (8009128 <HAL_RCC_GetSysClockFreq+0xd0>)
 8009088:	60fb      	str	r3, [r7, #12]
 800908a:	e045      	b.n	8009118 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2b08      	cmp	r3, #8
 8009090:	d10a      	bne.n	80090a8 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8009092:	f7fe ffb7 	bl	8008004 <LL_RCC_HSE_IsEnabledDiv2>
 8009096:	4603      	mov	r3, r0
 8009098:	2b01      	cmp	r3, #1
 800909a:	d102      	bne.n	80090a2 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800909c:	4b22      	ldr	r3, [pc, #136]	@ (8009128 <HAL_RCC_GetSysClockFreq+0xd0>)
 800909e:	60fb      	str	r3, [r7, #12]
 80090a0:	e03a      	b.n	8009118 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80090a2:	4b22      	ldr	r3, [pc, #136]	@ (800912c <HAL_RCC_GetSysClockFreq+0xd4>)
 80090a4:	60fb      	str	r3, [r7, #12]
 80090a6:	e037      	b.n	8009118 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80090a8:	f7ff fab9 	bl	800861e <LL_RCC_PLL_GetMainSource>
 80090ac:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	d003      	beq.n	80090bc <HAL_RCC_GetSysClockFreq+0x64>
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	2b03      	cmp	r3, #3
 80090b8:	d003      	beq.n	80090c2 <HAL_RCC_GetSysClockFreq+0x6a>
 80090ba:	e00d      	b.n	80090d8 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80090bc:	4b1a      	ldr	r3, [pc, #104]	@ (8009128 <HAL_RCC_GetSysClockFreq+0xd0>)
 80090be:	60bb      	str	r3, [r7, #8]
        break;
 80090c0:	e015      	b.n	80090ee <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80090c2:	f7fe ff9f 	bl	8008004 <LL_RCC_HSE_IsEnabledDiv2>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d102      	bne.n	80090d2 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80090cc:	4b16      	ldr	r3, [pc, #88]	@ (8009128 <HAL_RCC_GetSysClockFreq+0xd0>)
 80090ce:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80090d0:	e00d      	b.n	80090ee <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80090d2:	4b16      	ldr	r3, [pc, #88]	@ (800912c <HAL_RCC_GetSysClockFreq+0xd4>)
 80090d4:	60bb      	str	r3, [r7, #8]
        break;
 80090d6:	e00a      	b.n	80090ee <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80090d8:	f7ff f967 	bl	80083aa <LL_RCC_MSI_GetRange>
 80090dc:	4603      	mov	r3, r0
 80090de:	091b      	lsrs	r3, r3, #4
 80090e0:	f003 030f 	and.w	r3, r3, #15
 80090e4:	4a0f      	ldr	r2, [pc, #60]	@ (8009124 <HAL_RCC_GetSysClockFreq+0xcc>)
 80090e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090ea:	60bb      	str	r3, [r7, #8]
        break;
 80090ec:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80090ee:	f7ff fa71 	bl	80085d4 <LL_RCC_PLL_GetN>
 80090f2:	4602      	mov	r2, r0
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	fb03 f402 	mul.w	r4, r3, r2
 80090fa:	f7ff fa84 	bl	8008606 <LL_RCC_PLL_GetDivider>
 80090fe:	4603      	mov	r3, r0
 8009100:	091b      	lsrs	r3, r3, #4
 8009102:	3301      	adds	r3, #1
 8009104:	fbb4 f4f3 	udiv	r4, r4, r3
 8009108:	f7ff fa71 	bl	80085ee <LL_RCC_PLL_GetR>
 800910c:	4603      	mov	r3, r0
 800910e:	0f5b      	lsrs	r3, r3, #29
 8009110:	3301      	adds	r3, #1
 8009112:	fbb4 f3f3 	udiv	r3, r4, r3
 8009116:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8009118:	68fb      	ldr	r3, [r7, #12]
}
 800911a:	4618      	mov	r0, r3
 800911c:	3714      	adds	r7, #20
 800911e:	46bd      	mov	sp, r7
 8009120:	bd90      	pop	{r4, r7, pc}
 8009122:	bf00      	nop
 8009124:	08012be8 	.word	0x08012be8
 8009128:	00f42400 	.word	0x00f42400
 800912c:	01e84800 	.word	0x01e84800

08009130 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009130:	b598      	push	{r3, r4, r7, lr}
 8009132:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8009134:	f7ff ff90 	bl	8009058 <HAL_RCC_GetSysClockFreq>
 8009138:	4604      	mov	r4, r0
 800913a:	f7ff f9e9 	bl	8008510 <LL_RCC_GetAHBPrescaler>
 800913e:	4603      	mov	r3, r0
 8009140:	091b      	lsrs	r3, r3, #4
 8009142:	f003 030f 	and.w	r3, r3, #15
 8009146:	4a03      	ldr	r2, [pc, #12]	@ (8009154 <HAL_RCC_GetHCLKFreq+0x24>)
 8009148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800914c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8009150:	4618      	mov	r0, r3
 8009152:	bd98      	pop	{r3, r4, r7, pc}
 8009154:	08012b88 	.word	0x08012b88

08009158 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009158:	b598      	push	{r3, r4, r7, lr}
 800915a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800915c:	f7ff ffe8 	bl	8009130 <HAL_RCC_GetHCLKFreq>
 8009160:	4604      	mov	r4, r0
 8009162:	f7ff f9ef 	bl	8008544 <LL_RCC_GetAPB1Prescaler>
 8009166:	4603      	mov	r3, r0
 8009168:	0a1b      	lsrs	r3, r3, #8
 800916a:	f003 0307 	and.w	r3, r3, #7
 800916e:	4a04      	ldr	r2, [pc, #16]	@ (8009180 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009174:	f003 031f 	and.w	r3, r3, #31
 8009178:	fa24 f303 	lsr.w	r3, r4, r3
}
 800917c:	4618      	mov	r0, r3
 800917e:	bd98      	pop	{r3, r4, r7, pc}
 8009180:	08012bc8 	.word	0x08012bc8

08009184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009184:	b598      	push	{r3, r4, r7, lr}
 8009186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8009188:	f7ff ffd2 	bl	8009130 <HAL_RCC_GetHCLKFreq>
 800918c:	4604      	mov	r4, r0
 800918e:	f7ff f9e5 	bl	800855c <LL_RCC_GetAPB2Prescaler>
 8009192:	4603      	mov	r3, r0
 8009194:	0adb      	lsrs	r3, r3, #11
 8009196:	f003 0307 	and.w	r3, r3, #7
 800919a:	4a04      	ldr	r2, [pc, #16]	@ (80091ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800919c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80091a0:	f003 031f 	and.w	r3, r3, #31
 80091a4:	fa24 f303 	lsr.w	r3, r4, r3
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	bd98      	pop	{r3, r4, r7, pc}
 80091ac:	08012bc8 	.word	0x08012bc8

080091b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80091b0:	b590      	push	{r4, r7, lr}
 80091b2:	b085      	sub	sp, #20
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2bb0      	cmp	r3, #176	@ 0xb0
 80091bc:	d903      	bls.n	80091c6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80091be:	4b15      	ldr	r3, [pc, #84]	@ (8009214 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80091c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091c2:	60fb      	str	r3, [r7, #12]
 80091c4:	e007      	b.n	80091d6 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	091b      	lsrs	r3, r3, #4
 80091ca:	f003 030f 	and.w	r3, r3, #15
 80091ce:	4a11      	ldr	r2, [pc, #68]	@ (8009214 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80091d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80091d4:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80091d6:	f7ff f9a7 	bl	8008528 <LL_RCC_GetAHB4Prescaler>
 80091da:	4603      	mov	r3, r0
 80091dc:	091b      	lsrs	r3, r3, #4
 80091de:	f003 030f 	and.w	r3, r3, #15
 80091e2:	4a0d      	ldr	r2, [pc, #52]	@ (8009218 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80091e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80091e8:	68fa      	ldr	r2, [r7, #12]
 80091ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80091ee:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	4a0a      	ldr	r2, [pc, #40]	@ (800921c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80091f4:	fba2 2303 	umull	r2, r3, r2, r3
 80091f8:	0c9c      	lsrs	r4, r3, #18
 80091fa:	f7fe fbfd 	bl	80079f8 <HAL_PWREx_GetVoltageRange>
 80091fe:	4603      	mov	r3, r0
 8009200:	4619      	mov	r1, r3
 8009202:	4620      	mov	r0, r4
 8009204:	f000 f80c 	bl	8009220 <RCC_SetFlashLatency>
 8009208:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800920a:	4618      	mov	r0, r3
 800920c:	3714      	adds	r7, #20
 800920e:	46bd      	mov	sp, r7
 8009210:	bd90      	pop	{r4, r7, pc}
 8009212:	bf00      	nop
 8009214:	08012be8 	.word	0x08012be8
 8009218:	08012b88 	.word	0x08012b88
 800921c:	431bde83 	.word	0x431bde83

08009220 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8009220:	b590      	push	{r4, r7, lr}
 8009222:	b093      	sub	sp, #76	@ 0x4c
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
 8009228:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800922a:	4b37      	ldr	r3, [pc, #220]	@ (8009308 <RCC_SetFlashLatency+0xe8>)
 800922c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8009230:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009232:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8009236:	4a35      	ldr	r2, [pc, #212]	@ (800930c <RCC_SetFlashLatency+0xec>)
 8009238:	f107 031c 	add.w	r3, r7, #28
 800923c:	ca07      	ldmia	r2, {r0, r1, r2}
 800923e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8009242:	4b33      	ldr	r3, [pc, #204]	@ (8009310 <RCC_SetFlashLatency+0xf0>)
 8009244:	f107 040c 	add.w	r4, r7, #12
 8009248:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800924a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800924e:	2300      	movs	r3, #0
 8009250:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009258:	d11a      	bne.n	8009290 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800925a:	2300      	movs	r3, #0
 800925c:	643b      	str	r3, [r7, #64]	@ 0x40
 800925e:	e013      	b.n	8009288 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8009260:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	3348      	adds	r3, #72	@ 0x48
 8009266:	443b      	add	r3, r7
 8009268:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	429a      	cmp	r2, r3
 8009270:	d807      	bhi.n	8009282 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8009272:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	3348      	adds	r3, #72	@ 0x48
 8009278:	443b      	add	r3, r7
 800927a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800927e:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8009280:	e020      	b.n	80092c4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8009282:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009284:	3301      	adds	r3, #1
 8009286:	643b      	str	r3, [r7, #64]	@ 0x40
 8009288:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800928a:	2b03      	cmp	r3, #3
 800928c:	d9e8      	bls.n	8009260 <RCC_SetFlashLatency+0x40>
 800928e:	e019      	b.n	80092c4 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8009290:	2300      	movs	r3, #0
 8009292:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009294:	e013      	b.n	80092be <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8009296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	3348      	adds	r3, #72	@ 0x48
 800929c:	443b      	add	r3, r7
 800929e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	429a      	cmp	r2, r3
 80092a6:	d807      	bhi.n	80092b8 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80092a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	3348      	adds	r3, #72	@ 0x48
 80092ae:	443b      	add	r3, r7
 80092b0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80092b4:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80092b6:	e005      	b.n	80092c4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80092b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092ba:	3301      	adds	r3, #1
 80092bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092c0:	2b02      	cmp	r3, #2
 80092c2:	d9e8      	bls.n	8009296 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80092c4:	4b13      	ldr	r3, [pc, #76]	@ (8009314 <RCC_SetFlashLatency+0xf4>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f023 0207 	bic.w	r2, r3, #7
 80092cc:	4911      	ldr	r1, [pc, #68]	@ (8009314 <RCC_SetFlashLatency+0xf4>)
 80092ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092d0:	4313      	orrs	r3, r2
 80092d2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80092d4:	f7fb f8c4 	bl	8004460 <HAL_GetTick>
 80092d8:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80092da:	e008      	b.n	80092ee <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80092dc:	f7fb f8c0 	bl	8004460 <HAL_GetTick>
 80092e0:	4602      	mov	r2, r0
 80092e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092e4:	1ad3      	subs	r3, r2, r3
 80092e6:	2b02      	cmp	r3, #2
 80092e8:	d901      	bls.n	80092ee <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80092ea:	2303      	movs	r3, #3
 80092ec:	e007      	b.n	80092fe <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80092ee:	4b09      	ldr	r3, [pc, #36]	@ (8009314 <RCC_SetFlashLatency+0xf4>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f003 0307 	and.w	r3, r3, #7
 80092f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d1ef      	bne.n	80092dc <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	374c      	adds	r7, #76	@ 0x4c
 8009302:	46bd      	mov	sp, r7
 8009304:	bd90      	pop	{r4, r7, pc}
 8009306:	bf00      	nop
 8009308:	08012a04 	.word	0x08012a04
 800930c:	08012a14 	.word	0x08012a14
 8009310:	08012a20 	.word	0x08012a20
 8009314:	58004000 	.word	0x58004000

08009318 <LL_RCC_LSE_IsEnabled>:
{
 8009318:	b480      	push	{r7}
 800931a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800931c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009324:	f003 0301 	and.w	r3, r3, #1
 8009328:	2b01      	cmp	r3, #1
 800932a:	d101      	bne.n	8009330 <LL_RCC_LSE_IsEnabled+0x18>
 800932c:	2301      	movs	r3, #1
 800932e:	e000      	b.n	8009332 <LL_RCC_LSE_IsEnabled+0x1a>
 8009330:	2300      	movs	r3, #0
}
 8009332:	4618      	mov	r0, r3
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <LL_RCC_LSE_IsReady>:
{
 800933c:	b480      	push	{r7}
 800933e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009348:	f003 0302 	and.w	r3, r3, #2
 800934c:	2b02      	cmp	r3, #2
 800934e:	d101      	bne.n	8009354 <LL_RCC_LSE_IsReady+0x18>
 8009350:	2301      	movs	r3, #1
 8009352:	e000      	b.n	8009356 <LL_RCC_LSE_IsReady+0x1a>
 8009354:	2300      	movs	r3, #0
}
 8009356:	4618      	mov	r0, r3
 8009358:	46bd      	mov	sp, r7
 800935a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935e:	4770      	bx	lr

08009360 <LL_RCC_SetRFWKPClockSource>:
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8009368:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800936c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009370:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009374:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	4313      	orrs	r3, r2
 800937c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8009380:	bf00      	nop
 8009382:	370c      	adds	r7, #12
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <LL_RCC_SetSMPSClockSource>:
{
 800938c:	b480      	push	{r7}
 800938e:	b083      	sub	sp, #12
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8009394:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800939a:	f023 0203 	bic.w	r2, r3, #3
 800939e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	4313      	orrs	r3, r2
 80093a6:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80093a8:	bf00      	nop
 80093aa:	370c      	adds	r7, #12
 80093ac:	46bd      	mov	sp, r7
 80093ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b2:	4770      	bx	lr

080093b4 <LL_RCC_SetSMPSPrescaler>:
{
 80093b4:	b480      	push	{r7}
 80093b6:	b083      	sub	sp, #12
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80093bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80093c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	4313      	orrs	r3, r2
 80093ce:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80093d0:	bf00      	nop
 80093d2:	370c      	adds	r7, #12
 80093d4:	46bd      	mov	sp, r7
 80093d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093da:	4770      	bx	lr

080093dc <LL_RCC_SetUSARTClockSource>:
{
 80093dc:	b480      	push	{r7}
 80093de:	b083      	sub	sp, #12
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80093e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093ec:	f023 0203 	bic.w	r2, r3, #3
 80093f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	4313      	orrs	r3, r2
 80093f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80093fc:	bf00      	nop
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr

08009408 <LL_RCC_SetLPUARTClockSource>:
{
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8009410:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009418:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800941c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	4313      	orrs	r3, r2
 8009424:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009428:	bf00      	nop
 800942a:	370c      	adds	r7, #12
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <LL_RCC_SetI2CClockSource>:
{
 8009434:	b480      	push	{r7}
 8009436:	b083      	sub	sp, #12
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800943c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009440:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	091b      	lsrs	r3, r3, #4
 8009448:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800944c:	43db      	mvns	r3, r3
 800944e:	401a      	ands	r2, r3
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	011b      	lsls	r3, r3, #4
 8009454:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8009458:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800945c:	4313      	orrs	r3, r2
 800945e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009462:	bf00      	nop
 8009464:	370c      	adds	r7, #12
 8009466:	46bd      	mov	sp, r7
 8009468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946c:	4770      	bx	lr

0800946e <LL_RCC_SetLPTIMClockSource>:
{
 800946e:	b480      	push	{r7}
 8009470:	b083      	sub	sp, #12
 8009472:	af00      	add	r7, sp, #0
 8009474:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8009476:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800947a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	0c1b      	lsrs	r3, r3, #16
 8009482:	041b      	lsls	r3, r3, #16
 8009484:	43db      	mvns	r3, r3
 8009486:	401a      	ands	r2, r3
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	041b      	lsls	r3, r3, #16
 800948c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009490:	4313      	orrs	r3, r2
 8009492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009496:	bf00      	nop
 8009498:	370c      	adds	r7, #12
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr

080094a2 <LL_RCC_SetSAIClockSource>:
{
 80094a2:	b480      	push	{r7}
 80094a4:	b083      	sub	sp, #12
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80094aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094b2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80094b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	4313      	orrs	r3, r2
 80094be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80094c2:	bf00      	nop
 80094c4:	370c      	adds	r7, #12
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr

080094ce <LL_RCC_SetRNGClockSource>:
{
 80094ce:	b480      	push	{r7}
 80094d0:	b083      	sub	sp, #12
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80094d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094de:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80094e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	4313      	orrs	r3, r2
 80094ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80094ee:	bf00      	nop
 80094f0:	370c      	adds	r7, #12
 80094f2:	46bd      	mov	sp, r7
 80094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f8:	4770      	bx	lr

080094fa <LL_RCC_SetCLK48ClockSource>:
{
 80094fa:	b480      	push	{r7}
 80094fc:	b083      	sub	sp, #12
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8009502:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800950a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800950e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	4313      	orrs	r3, r2
 8009516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800951a:	bf00      	nop
 800951c:	370c      	adds	r7, #12
 800951e:	46bd      	mov	sp, r7
 8009520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009524:	4770      	bx	lr

08009526 <LL_RCC_SetUSBClockSource>:
{
 8009526:	b580      	push	{r7, lr}
 8009528:	b082      	sub	sp, #8
 800952a:	af00      	add	r7, sp, #0
 800952c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f7ff ffe3 	bl	80094fa <LL_RCC_SetCLK48ClockSource>
}
 8009534:	bf00      	nop
 8009536:	3708      	adds	r7, #8
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <LL_RCC_SetADCClockSource>:
{
 800953c:	b480      	push	{r7}
 800953e:	b083      	sub	sp, #12
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8009544:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800954c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009550:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	4313      	orrs	r3, r2
 8009558:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800955c:	bf00      	nop
 800955e:	370c      	adds	r7, #12
 8009560:	46bd      	mov	sp, r7
 8009562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009566:	4770      	bx	lr

08009568 <LL_RCC_SetRTCClockSource>:
{
 8009568:	b480      	push	{r7}
 800956a:	b083      	sub	sp, #12
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8009570:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009578:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800957c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	4313      	orrs	r3, r2
 8009584:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8009588:	bf00      	nop
 800958a:	370c      	adds	r7, #12
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <LL_RCC_GetRTCClockSource>:
{
 8009594:	b480      	push	{r7}
 8009596:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8009598:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800959c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	46bd      	mov	sp, r7
 80095a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ac:	4770      	bx	lr

080095ae <LL_RCC_ForceBackupDomainReset>:
{
 80095ae:	b480      	push	{r7}
 80095b0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80095b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80095be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80095c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80095c6:	bf00      	nop
 80095c8:	46bd      	mov	sp, r7
 80095ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ce:	4770      	bx	lr

080095d0 <LL_RCC_ReleaseBackupDomainReset>:
{
 80095d0:	b480      	push	{r7}
 80095d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80095d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80095e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80095e8:	bf00      	nop
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr

080095f2 <LL_RCC_PLLSAI1_Enable>:
{
 80095f2:	b480      	push	{r7}
 80095f4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80095f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009600:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009604:	6013      	str	r3, [r2, #0]
}
 8009606:	bf00      	nop
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr

08009610 <LL_RCC_PLLSAI1_Disable>:
{
 8009610:	b480      	push	{r7}
 8009612:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8009614:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800961e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009622:	6013      	str	r3, [r2, #0]
}
 8009624:	bf00      	nop
 8009626:	46bd      	mov	sp, r7
 8009628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962c:	4770      	bx	lr

0800962e <LL_RCC_PLLSAI1_IsReady>:
{
 800962e:	b480      	push	{r7}
 8009630:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8009632:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800963c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009640:	d101      	bne.n	8009646 <LL_RCC_PLLSAI1_IsReady+0x18>
 8009642:	2301      	movs	r3, #1
 8009644:	e000      	b.n	8009648 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8009646:	2300      	movs	r3, #0
}
 8009648:	4618      	mov	r0, r3
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr

08009652 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009652:	b580      	push	{r7, lr}
 8009654:	b088      	sub	sp, #32
 8009656:	af00      	add	r7, sp, #0
 8009658:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800965a:	2300      	movs	r3, #0
 800965c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800965e:	2300      	movs	r3, #0
 8009660:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800966a:	2b00      	cmp	r3, #0
 800966c:	d034      	beq.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009672:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009676:	d021      	beq.n	80096bc <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8009678:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800967c:	d81b      	bhi.n	80096b6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800967e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009682:	d01d      	beq.n	80096c0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8009684:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009688:	d815      	bhi.n	80096b6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800968a:	2b00      	cmp	r3, #0
 800968c:	d00b      	beq.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800968e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009692:	d110      	bne.n	80096b6 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8009694:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009698:	68db      	ldr	r3, [r3, #12]
 800969a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800969e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80096a2:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80096a4:	e00d      	b.n	80096c2 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	3304      	adds	r3, #4
 80096aa:	4618      	mov	r0, r3
 80096ac:	f000 f947 	bl	800993e <RCCEx_PLLSAI1_ConfigNP>
 80096b0:	4603      	mov	r3, r0
 80096b2:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80096b4:	e005      	b.n	80096c2 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80096b6:	2301      	movs	r3, #1
 80096b8:	77fb      	strb	r3, [r7, #31]
        break;
 80096ba:	e002      	b.n	80096c2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80096bc:	bf00      	nop
 80096be:	e000      	b.n	80096c2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80096c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096c2:	7ffb      	ldrb	r3, [r7, #31]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d105      	bne.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096cc:	4618      	mov	r0, r3
 80096ce:	f7ff fee8 	bl	80094a2 <LL_RCC_SetSAIClockSource>
 80096d2:	e001      	b.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096d4:	7ffb      	ldrb	r3, [r7, #31]
 80096d6:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d046      	beq.n	8009772 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80096e4:	f7ff ff56 	bl	8009594 <LL_RCC_GetRTCClockSource>
 80096e8:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ee:	69ba      	ldr	r2, [r7, #24]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d03c      	beq.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80096f4:	f7fe f970 	bl	80079d8 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80096f8:	69bb      	ldr	r3, [r7, #24]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d105      	bne.n	800970a <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009702:	4618      	mov	r0, r3
 8009704:	f7ff ff30 	bl	8009568 <LL_RCC_SetRTCClockSource>
 8009708:	e02e      	b.n	8009768 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800970a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800970e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009712:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8009714:	f7ff ff4b 	bl	80095ae <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8009718:	f7ff ff5a 	bl	80095d0 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009726:	4313      	orrs	r3, r2
 8009728:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800972a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8009734:	f7ff fdf0 	bl	8009318 <LL_RCC_LSE_IsEnabled>
 8009738:	4603      	mov	r3, r0
 800973a:	2b01      	cmp	r3, #1
 800973c:	d114      	bne.n	8009768 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800973e:	f7fa fe8f 	bl	8004460 <HAL_GetTick>
 8009742:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8009744:	e00b      	b.n	800975e <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009746:	f7fa fe8b 	bl	8004460 <HAL_GetTick>
 800974a:	4602      	mov	r2, r0
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	1ad3      	subs	r3, r2, r3
 8009750:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009754:	4293      	cmp	r3, r2
 8009756:	d902      	bls.n	800975e <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8009758:	2303      	movs	r3, #3
 800975a:	77fb      	strb	r3, [r7, #31]
              break;
 800975c:	e004      	b.n	8009768 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800975e:	f7ff fded 	bl	800933c <LL_RCC_LSE_IsReady>
 8009762:	4603      	mov	r3, r0
 8009764:	2b01      	cmp	r3, #1
 8009766:	d1ee      	bne.n	8009746 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8009768:	7ffb      	ldrb	r3, [r7, #31]
 800976a:	77bb      	strb	r3, [r7, #30]
 800976c:	e001      	b.n	8009772 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800976e:	7ffb      	ldrb	r3, [r7, #31]
 8009770:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f003 0301 	and.w	r3, r3, #1
 800977a:	2b00      	cmp	r3, #0
 800977c:	d004      	beq.n	8009788 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	699b      	ldr	r3, [r3, #24]
 8009782:	4618      	mov	r0, r3
 8009784:	f7ff fe2a 	bl	80093dc <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f003 0302 	and.w	r3, r3, #2
 8009790:	2b00      	cmp	r3, #0
 8009792:	d004      	beq.n	800979e <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	69db      	ldr	r3, [r3, #28]
 8009798:	4618      	mov	r0, r3
 800979a:	f7ff fe35 	bl	8009408 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f003 0310 	and.w	r3, r3, #16
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d004      	beq.n	80097b4 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ae:	4618      	mov	r0, r3
 80097b0:	f7ff fe5d 	bl	800946e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f003 0320 	and.w	r3, r3, #32
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d004      	beq.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7ff fe52 	bl	800946e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f003 0304 	and.w	r3, r3, #4
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d004      	beq.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6a1b      	ldr	r3, [r3, #32]
 80097da:	4618      	mov	r0, r3
 80097dc:	f7ff fe2a 	bl	8009434 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f003 0308 	and.w	r3, r3, #8
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d004      	beq.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7ff fe1f 	bl	8009434 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d022      	beq.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009806:	4618      	mov	r0, r3
 8009808:	f7ff fe8d 	bl	8009526 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009810:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009814:	d107      	bne.n	8009826 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8009816:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800981a:	68db      	ldr	r3, [r3, #12]
 800981c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009820:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009824:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800982a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800982e:	d10b      	bne.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	3304      	adds	r3, #4
 8009834:	4618      	mov	r0, r3
 8009836:	f000 f8dd 	bl	80099f4 <RCCEx_PLLSAI1_ConfigNQ>
 800983a:	4603      	mov	r3, r0
 800983c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800983e:	7ffb      	ldrb	r3, [r7, #31]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d001      	beq.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8009844:	7ffb      	ldrb	r3, [r7, #31]
 8009846:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009850:	2b00      	cmp	r3, #0
 8009852:	d02b      	beq.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800985c:	d008      	beq.n	8009870 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009862:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009866:	d003      	beq.n	8009870 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800986c:	2b00      	cmp	r3, #0
 800986e:	d105      	bne.n	800987c <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009874:	4618      	mov	r0, r3
 8009876:	f7ff fe2a 	bl	80094ce <LL_RCC_SetRNGClockSource>
 800987a:	e00a      	b.n	8009892 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009880:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009884:	60fb      	str	r3, [r7, #12]
 8009886:	2000      	movs	r0, #0
 8009888:	f7ff fe21 	bl	80094ce <LL_RCC_SetRNGClockSource>
 800988c:	68f8      	ldr	r0, [r7, #12]
 800988e:	f7ff fe34 	bl	80094fa <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009896:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800989a:	d107      	bne.n	80098ac <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800989c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098a0:	68db      	ldr	r3, [r3, #12]
 80098a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80098a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80098aa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d022      	beq.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098bc:	4618      	mov	r0, r3
 80098be:	f7ff fe3d 	bl	800953c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098ca:	d107      	bne.n	80098dc <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80098cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80098d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098da:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098e4:	d10b      	bne.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	3304      	adds	r3, #4
 80098ea:	4618      	mov	r0, r3
 80098ec:	f000 f8dd 	bl	8009aaa <RCCEx_PLLSAI1_ConfigNR>
 80098f0:	4603      	mov	r3, r0
 80098f2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80098f4:	7ffb      	ldrb	r3, [r7, #31]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d001      	beq.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80098fa:	7ffb      	ldrb	r3, [r7, #31]
 80098fc:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009906:	2b00      	cmp	r3, #0
 8009908:	d004      	beq.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800990e:	4618      	mov	r0, r3
 8009910:	f7ff fd26 	bl	8009360 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800991c:	2b00      	cmp	r3, #0
 800991e:	d009      	beq.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009924:	4618      	mov	r0, r3
 8009926:	f7ff fd45 	bl	80093b4 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800992e:	4618      	mov	r0, r3
 8009930:	f7ff fd2c 	bl	800938c <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8009934:	7fbb      	ldrb	r3, [r7, #30]
}
 8009936:	4618      	mov	r0, r3
 8009938:	3720      	adds	r7, #32
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}

0800993e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800993e:	b580      	push	{r7, lr}
 8009940:	b084      	sub	sp, #16
 8009942:	af00      	add	r7, sp, #0
 8009944:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009946:	2300      	movs	r3, #0
 8009948:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800994a:	f7ff fe61 	bl	8009610 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800994e:	f7fa fd87 	bl	8004460 <HAL_GetTick>
 8009952:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009954:	e009      	b.n	800996a <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009956:	f7fa fd83 	bl	8004460 <HAL_GetTick>
 800995a:	4602      	mov	r2, r0
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	1ad3      	subs	r3, r2, r3
 8009960:	2b02      	cmp	r3, #2
 8009962:	d902      	bls.n	800996a <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8009964:	2303      	movs	r3, #3
 8009966:	73fb      	strb	r3, [r7, #15]
      break;
 8009968:	e004      	b.n	8009974 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800996a:	f7ff fe60 	bl	800962e <LL_RCC_PLLSAI1_IsReady>
 800996e:	4603      	mov	r3, r0
 8009970:	2b00      	cmp	r3, #0
 8009972:	d1f0      	bne.n	8009956 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8009974:	7bfb      	ldrb	r3, [r7, #15]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d137      	bne.n	80099ea <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800997a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800997e:	691b      	ldr	r3, [r3, #16]
 8009980:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	021b      	lsls	r3, r3, #8
 800998a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800998e:	4313      	orrs	r3, r2
 8009990:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8009992:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009996:	691b      	ldr	r3, [r3, #16]
 8009998:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80099a4:	4313      	orrs	r3, r2
 80099a6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80099a8:	f7ff fe23 	bl	80095f2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099ac:	f7fa fd58 	bl	8004460 <HAL_GetTick>
 80099b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80099b2:	e009      	b.n	80099c8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80099b4:	f7fa fd54 	bl	8004460 <HAL_GetTick>
 80099b8:	4602      	mov	r2, r0
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	1ad3      	subs	r3, r2, r3
 80099be:	2b02      	cmp	r3, #2
 80099c0:	d902      	bls.n	80099c8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80099c2:	2303      	movs	r3, #3
 80099c4:	73fb      	strb	r3, [r7, #15]
        break;
 80099c6:	e004      	b.n	80099d2 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80099c8:	f7ff fe31 	bl	800962e <LL_RCC_PLLSAI1_IsReady>
 80099cc:	4603      	mov	r3, r0
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d1f0      	bne.n	80099b4 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80099d2:	7bfb      	ldrb	r3, [r7, #15]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d108      	bne.n	80099ea <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80099d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80099dc:	691a      	ldr	r2, [r3, #16]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	691b      	ldr	r3, [r3, #16]
 80099e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80099e6:	4313      	orrs	r3, r2
 80099e8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80099ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3710      	adds	r7, #16
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80099fc:	2300      	movs	r3, #0
 80099fe:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009a00:	f7ff fe06 	bl	8009610 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009a04:	f7fa fd2c 	bl	8004460 <HAL_GetTick>
 8009a08:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009a0a:	e009      	b.n	8009a20 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009a0c:	f7fa fd28 	bl	8004460 <HAL_GetTick>
 8009a10:	4602      	mov	r2, r0
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	2b02      	cmp	r3, #2
 8009a18:	d902      	bls.n	8009a20 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8009a1a:	2303      	movs	r3, #3
 8009a1c:	73fb      	strb	r3, [r7, #15]
      break;
 8009a1e:	e004      	b.n	8009a2a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009a20:	f7ff fe05 	bl	800962e <LL_RCC_PLLSAI1_IsReady>
 8009a24:	4603      	mov	r3, r0
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1f0      	bne.n	8009a0c <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8009a2a:	7bfb      	ldrb	r3, [r7, #15]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d137      	bne.n	8009aa0 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009a30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a34:	691b      	ldr	r3, [r3, #16]
 8009a36:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	021b      	lsls	r3, r3, #8
 8009a40:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a44:	4313      	orrs	r3, r2
 8009a46:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8009a48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8009a5e:	f7ff fdc8 	bl	80095f2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009a62:	f7fa fcfd 	bl	8004460 <HAL_GetTick>
 8009a66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009a68:	e009      	b.n	8009a7e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009a6a:	f7fa fcf9 	bl	8004460 <HAL_GetTick>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	1ad3      	subs	r3, r2, r3
 8009a74:	2b02      	cmp	r3, #2
 8009a76:	d902      	bls.n	8009a7e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8009a78:	2303      	movs	r3, #3
 8009a7a:	73fb      	strb	r3, [r7, #15]
        break;
 8009a7c:	e004      	b.n	8009a88 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009a7e:	f7ff fdd6 	bl	800962e <LL_RCC_PLLSAI1_IsReady>
 8009a82:	4603      	mov	r3, r0
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	d1f0      	bne.n	8009a6a <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8009a88:	7bfb      	ldrb	r3, [r7, #15]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d108      	bne.n	8009aa0 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8009a8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a92:	691a      	ldr	r2, [r3, #16]
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	691b      	ldr	r3, [r3, #16]
 8009a98:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8009aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3710      	adds	r7, #16
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}

08009aaa <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8009aaa:	b580      	push	{r7, lr}
 8009aac:	b084      	sub	sp, #16
 8009aae:	af00      	add	r7, sp, #0
 8009ab0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009ab6:	f7ff fdab 	bl	8009610 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009aba:	f7fa fcd1 	bl	8004460 <HAL_GetTick>
 8009abe:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009ac0:	e009      	b.n	8009ad6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009ac2:	f7fa fccd 	bl	8004460 <HAL_GetTick>
 8009ac6:	4602      	mov	r2, r0
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	1ad3      	subs	r3, r2, r3
 8009acc:	2b02      	cmp	r3, #2
 8009ace:	d902      	bls.n	8009ad6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8009ad0:	2303      	movs	r3, #3
 8009ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8009ad4:	e004      	b.n	8009ae0 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009ad6:	f7ff fdaa 	bl	800962e <LL_RCC_PLLSAI1_IsReady>
 8009ada:	4603      	mov	r3, r0
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d1f0      	bne.n	8009ac2 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8009ae0:	7bfb      	ldrb	r3, [r7, #15]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d137      	bne.n	8009b56 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009ae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009aea:	691b      	ldr	r3, [r3, #16]
 8009aec:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	021b      	lsls	r3, r3, #8
 8009af6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009afa:	4313      	orrs	r3, r2
 8009afc:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8009afe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b02:	691b      	ldr	r3, [r3, #16]
 8009b04:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009b10:	4313      	orrs	r3, r2
 8009b12:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8009b14:	f7ff fd6d 	bl	80095f2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b18:	f7fa fca2 	bl	8004460 <HAL_GetTick>
 8009b1c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009b1e:	e009      	b.n	8009b34 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009b20:	f7fa fc9e 	bl	8004460 <HAL_GetTick>
 8009b24:	4602      	mov	r2, r0
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	1ad3      	subs	r3, r2, r3
 8009b2a:	2b02      	cmp	r3, #2
 8009b2c:	d902      	bls.n	8009b34 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8009b2e:	2303      	movs	r3, #3
 8009b30:	73fb      	strb	r3, [r7, #15]
        break;
 8009b32:	e004      	b.n	8009b3e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009b34:	f7ff fd7b 	bl	800962e <LL_RCC_PLLSAI1_IsReady>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	2b01      	cmp	r3, #1
 8009b3c:	d1f0      	bne.n	8009b20 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8009b3e:	7bfb      	ldrb	r3, [r7, #15]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d108      	bne.n	8009b56 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8009b44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b48:	691a      	ldr	r2, [r3, #16]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	691b      	ldr	r3, [r3, #16]
 8009b4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009b52:	4313      	orrs	r3, r2
 8009b54:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8009b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3710      	adds	r7, #16
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d101      	bne.n	8009b72 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e07a      	b.n	8009c68 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d106      	bne.n	8009b8c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f7f9 fce2 	bl	8003550 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2202      	movs	r2, #2
 8009b90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	68db      	ldr	r3, [r3, #12]
 8009b9a:	f003 0310 	and.w	r3, r3, #16
 8009b9e:	2b10      	cmp	r3, #16
 8009ba0:	d058      	beq.n	8009c54 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	22ca      	movs	r2, #202	@ 0xca
 8009ba8:	625a      	str	r2, [r3, #36]	@ 0x24
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	2253      	movs	r2, #83	@ 0x53
 8009bb0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f000 f882 	bl	8009cbc <RTC_EnterInitMode>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8009bbc:	7bfb      	ldrb	r3, [r7, #15]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d12c      	bne.n	8009c1c <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	687a      	ldr	r2, [r7, #4]
 8009bca:	6812      	ldr	r2, [r2, #0]
 8009bcc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009bd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009bd4:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	6899      	ldr	r1, [r3, #8]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	685a      	ldr	r2, [r3, #4]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	691b      	ldr	r3, [r3, #16]
 8009be4:	431a      	orrs	r2, r3
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	699b      	ldr	r3, [r3, #24]
 8009bea:	431a      	orrs	r2, r3
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	430a      	orrs	r2, r1
 8009bf2:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	687a      	ldr	r2, [r7, #4]
 8009bfa:	68d2      	ldr	r2, [r2, #12]
 8009bfc:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	6919      	ldr	r1, [r3, #16]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	689b      	ldr	r3, [r3, #8]
 8009c08:	041a      	lsls	r2, r3, #16
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	430a      	orrs	r2, r1
 8009c10:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f000 f88a 	bl	8009d2c <RTC_ExitInitMode>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d113      	bne.n	8009c4a <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f022 0203 	bic.w	r2, r2, #3
 8009c30:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	69da      	ldr	r2, [r3, #28]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	695b      	ldr	r3, [r3, #20]
 8009c40:	431a      	orrs	r2, r3
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	430a      	orrs	r2, r1
 8009c48:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	22ff      	movs	r2, #255	@ 0xff
 8009c50:	625a      	str	r2, [r3, #36]	@ 0x24
 8009c52:	e001      	b.n	8009c58 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8009c54:	2300      	movs	r3, #0
 8009c56:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8009c58:	7bfb      	ldrb	r3, [r7, #15]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d103      	bne.n	8009c66 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2201      	movs	r2, #1
 8009c62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8009c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	3710      	adds	r7, #16
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd80      	pop	{r7, pc}

08009c70 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b084      	sub	sp, #16
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a0d      	ldr	r2, [pc, #52]	@ (8009cb8 <HAL_RTC_WaitForSynchro+0x48>)
 8009c82:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009c84:	f7fa fbec 	bl	8004460 <HAL_GetTick>
 8009c88:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009c8a:	e009      	b.n	8009ca0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009c8c:	f7fa fbe8 	bl	8004460 <HAL_GetTick>
 8009c90:	4602      	mov	r2, r0
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	1ad3      	subs	r3, r2, r3
 8009c96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009c9a:	d901      	bls.n	8009ca0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8009c9c:	2303      	movs	r3, #3
 8009c9e:	e007      	b.n	8009cb0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	68db      	ldr	r3, [r3, #12]
 8009ca6:	f003 0320 	and.w	r3, r3, #32
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d0ee      	beq.n	8009c8c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8009cae:	2300      	movs	r3, #0
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3710      	adds	r7, #16
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	0001ff5f 	.word	0x0001ff5f

08009cbc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b084      	sub	sp, #16
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	68db      	ldr	r3, [r3, #12]
 8009cd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d123      	bne.n	8009d22 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68da      	ldr	r2, [r3, #12]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009ce8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009cea:	f7fa fbb9 	bl	8004460 <HAL_GetTick>
 8009cee:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009cf0:	e00d      	b.n	8009d0e <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009cf2:	f7fa fbb5 	bl	8004460 <HAL_GetTick>
 8009cf6:	4602      	mov	r2, r0
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	1ad3      	subs	r3, r2, r3
 8009cfc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009d00:	d905      	bls.n	8009d0e <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2204      	movs	r2, #4
 8009d06:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	68db      	ldr	r3, [r3, #12]
 8009d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d102      	bne.n	8009d22 <RTC_EnterInitMode+0x66>
 8009d1c:	7bfb      	ldrb	r3, [r7, #15]
 8009d1e:	2b01      	cmp	r3, #1
 8009d20:	d1e7      	bne.n	8009cf2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8009d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3710      	adds	r7, #16
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b084      	sub	sp, #16
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d34:	2300      	movs	r3, #0
 8009d36:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	68da      	ldr	r2, [r3, #12]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009d46:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	689b      	ldr	r3, [r3, #8]
 8009d4e:	f003 0320 	and.w	r3, r3, #32
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d10b      	bne.n	8009d6e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f7ff ff8a 	bl	8009c70 <HAL_RTC_WaitForSynchro>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d005      	beq.n	8009d6e <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2204      	movs	r2, #4
 8009d66:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3710      	adds	r7, #16
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}

08009d78 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b087      	sub	sp, #28
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	60f8      	str	r0, [r7, #12]
 8009d80:	60b9      	str	r1, [r7, #8]
 8009d82:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8009d84:	4b5f      	ldr	r3, [pc, #380]	@ (8009f04 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4a5f      	ldr	r2, [pc, #380]	@ (8009f08 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8009d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d8e:	0adb      	lsrs	r3, r3, #11
 8009d90:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009d94:	fb02 f303 	mul.w	r3, r2, r3
 8009d98:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009da0:	2b01      	cmp	r3, #1
 8009da2:	d101      	bne.n	8009da8 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 8009da4:	2302      	movs	r3, #2
 8009da6:	e0a7      	b.n	8009ef8 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2201      	movs	r2, #1
 8009dac:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2202      	movs	r2, #2
 8009db4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	22ca      	movs	r2, #202	@ 0xca
 8009dbe:	625a      	str	r2, [r3, #36]	@ 0x24
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	2253      	movs	r2, #83	@ 0x53
 8009dc6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d01a      	beq.n	8009e0c <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	3b01      	subs	r3, #1
 8009dda:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d10d      	bne.n	8009dfe <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	22ff      	movs	r2, #255	@ 0xff
 8009de8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2203      	movs	r2, #3
 8009dee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	2200      	movs	r2, #0
 8009df6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8009dfa:	2303      	movs	r3, #3
 8009dfc:	e07c      	b.n	8009ef8 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	68db      	ldr	r3, [r3, #12]
 8009e04:	f003 0304 	and.w	r3, r3, #4
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d1e4      	bne.n	8009dd6 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	689a      	ldr	r2, [r3, #8]
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009e1a:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	68db      	ldr	r3, [r3, #12]
 8009e22:	b2da      	uxtb	r2, r3
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8009e2c:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8009e2e:	4b35      	ldr	r3, [pc, #212]	@ (8009f04 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	4a35      	ldr	r2, [pc, #212]	@ (8009f08 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8009e34:	fba2 2303 	umull	r2, r3, r2, r3
 8009e38:	0adb      	lsrs	r3, r3, #11
 8009e3a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009e3e:	fb02 f303 	mul.w	r3, r2, r3
 8009e42:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	3b01      	subs	r3, #1
 8009e48:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8009e4a:	697b      	ldr	r3, [r7, #20]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10d      	bne.n	8009e6c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	22ff      	movs	r2, #255	@ 0xff
 8009e56:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2203      	movs	r2, #3
 8009e5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2200      	movs	r2, #0
 8009e64:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8009e68:	2303      	movs	r3, #3
 8009e6a:	e045      	b.n	8009ef8 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	68db      	ldr	r3, [r3, #12]
 8009e72:	f003 0304 	and.w	r3, r3, #4
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d0e4      	beq.n	8009e44 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	689a      	ldr	r2, [r3, #8]
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f022 0207 	bic.w	r2, r2, #7
 8009e88:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	6899      	ldr	r1, [r3, #8]
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	430a      	orrs	r2, r1
 8009e98:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	68ba      	ldr	r2, [r7, #8]
 8009ea0:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8009ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8009f0c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009ea4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ea8:	4a18      	ldr	r2, [pc, #96]	@ (8009f0c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009eaa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009eae:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8009eb2:	4b16      	ldr	r3, [pc, #88]	@ (8009f0c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a15      	ldr	r2, [pc, #84]	@ (8009f0c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009eb8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009ebc:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	689a      	ldr	r2, [r3, #8]
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009ecc:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	689a      	ldr	r2, [r3, #8]
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009edc:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	22ff      	movs	r2, #255	@ 0xff
 8009ee4:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2201      	movs	r2, #1
 8009eea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009ef6:	2300      	movs	r3, #0
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	371c      	adds	r7, #28
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr
 8009f04:	2000000c 	.word	0x2000000c
 8009f08:	10624dd3 	.word	0x10624dd3
 8009f0c:	58000800 	.word	0x58000800

08009f10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d101      	bne.n	8009f22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	e095      	b.n	800a04e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d108      	bne.n	8009f3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	685b      	ldr	r3, [r3, #4]
 8009f2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009f32:	d009      	beq.n	8009f48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2200      	movs	r2, #0
 8009f38:	61da      	str	r2, [r3, #28]
 8009f3a:	e005      	b.n	8009f48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2200      	movs	r2, #0
 8009f46:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d106      	bne.n	8009f68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f7f9 fbee 	bl	8003744 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2202      	movs	r2, #2
 8009f6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009f7e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009f88:	d902      	bls.n	8009f90 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	60fb      	str	r3, [r7, #12]
 8009f8e:	e002      	b.n	8009f96 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009f90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009f94:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	68db      	ldr	r3, [r3, #12]
 8009f9a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009f9e:	d007      	beq.n	8009fb0 <HAL_SPI_Init+0xa0>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	68db      	ldr	r3, [r3, #12]
 8009fa4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009fa8:	d002      	beq.n	8009fb0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2200      	movs	r2, #0
 8009fae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	689b      	ldr	r3, [r3, #8]
 8009fbc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009fc0:	431a      	orrs	r2, r3
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	691b      	ldr	r3, [r3, #16]
 8009fc6:	f003 0302 	and.w	r3, r3, #2
 8009fca:	431a      	orrs	r2, r3
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	695b      	ldr	r3, [r3, #20]
 8009fd0:	f003 0301 	and.w	r3, r3, #1
 8009fd4:	431a      	orrs	r2, r3
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	699b      	ldr	r3, [r3, #24]
 8009fda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009fde:	431a      	orrs	r2, r3
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	69db      	ldr	r3, [r3, #28]
 8009fe4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009fe8:	431a      	orrs	r2, r3
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6a1b      	ldr	r3, [r3, #32]
 8009fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ff2:	ea42 0103 	orr.w	r1, r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ffa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	430a      	orrs	r2, r1
 800a004:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	699b      	ldr	r3, [r3, #24]
 800a00a:	0c1b      	lsrs	r3, r3, #16
 800a00c:	f003 0204 	and.w	r2, r3, #4
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a014:	f003 0310 	and.w	r3, r3, #16
 800a018:	431a      	orrs	r2, r3
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a01e:	f003 0308 	and.w	r3, r3, #8
 800a022:	431a      	orrs	r2, r3
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	68db      	ldr	r3, [r3, #12]
 800a028:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a02c:	ea42 0103 	orr.w	r1, r2, r3
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	430a      	orrs	r2, r1
 800a03c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2201      	movs	r2, #1
 800a048:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}

0800a056 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a056:	b580      	push	{r7, lr}
 800a058:	b088      	sub	sp, #32
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	60f8      	str	r0, [r7, #12]
 800a05e:	60b9      	str	r1, [r7, #8]
 800a060:	603b      	str	r3, [r7, #0]
 800a062:	4613      	mov	r3, r2
 800a064:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a066:	f7fa f9fb 	bl	8004460 <HAL_GetTick>
 800a06a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a06c:	88fb      	ldrh	r3, [r7, #6]
 800a06e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a076:	b2db      	uxtb	r3, r3
 800a078:	2b01      	cmp	r3, #1
 800a07a:	d001      	beq.n	800a080 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a07c:	2302      	movs	r3, #2
 800a07e:	e15c      	b.n	800a33a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d002      	beq.n	800a08c <HAL_SPI_Transmit+0x36>
 800a086:	88fb      	ldrh	r3, [r7, #6]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d101      	bne.n	800a090 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a08c:	2301      	movs	r3, #1
 800a08e:	e154      	b.n	800a33a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a096:	2b01      	cmp	r3, #1
 800a098:	d101      	bne.n	800a09e <HAL_SPI_Transmit+0x48>
 800a09a:	2302      	movs	r3, #2
 800a09c:	e14d      	b.n	800a33a <HAL_SPI_Transmit+0x2e4>
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2201      	movs	r2, #1
 800a0a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	2203      	movs	r2, #3
 800a0aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	68ba      	ldr	r2, [r7, #8]
 800a0b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	88fa      	ldrh	r2, [r7, #6]
 800a0be:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	88fa      	ldrh	r2, [r7, #6]
 800a0c4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2200      	movs	r2, #0
 800a0e0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0f0:	d10f      	bne.n	800a112 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	681a      	ldr	r2, [r3, #0]
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a100:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	681a      	ldr	r2, [r3, #0]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a110:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a11c:	2b40      	cmp	r3, #64	@ 0x40
 800a11e:	d007      	beq.n	800a130 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	681a      	ldr	r2, [r3, #0]
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a12e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a138:	d952      	bls.n	800a1e0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	685b      	ldr	r3, [r3, #4]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d002      	beq.n	800a148 <HAL_SPI_Transmit+0xf2>
 800a142:	8b7b      	ldrh	r3, [r7, #26]
 800a144:	2b01      	cmp	r3, #1
 800a146:	d145      	bne.n	800a1d4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a14c:	881a      	ldrh	r2, [r3, #0]
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a158:	1c9a      	adds	r2, r3, #2
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a162:	b29b      	uxth	r3, r3
 800a164:	3b01      	subs	r3, #1
 800a166:	b29a      	uxth	r2, r3
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a16c:	e032      	b.n	800a1d4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	f003 0302 	and.w	r3, r3, #2
 800a178:	2b02      	cmp	r3, #2
 800a17a:	d112      	bne.n	800a1a2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a180:	881a      	ldrh	r2, [r3, #0]
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a18c:	1c9a      	adds	r2, r3, #2
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a196:	b29b      	uxth	r3, r3
 800a198:	3b01      	subs	r3, #1
 800a19a:	b29a      	uxth	r2, r3
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a1a0:	e018      	b.n	800a1d4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a1a2:	f7fa f95d 	bl	8004460 <HAL_GetTick>
 800a1a6:	4602      	mov	r2, r0
 800a1a8:	69fb      	ldr	r3, [r7, #28]
 800a1aa:	1ad3      	subs	r3, r2, r3
 800a1ac:	683a      	ldr	r2, [r7, #0]
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d803      	bhi.n	800a1ba <HAL_SPI_Transmit+0x164>
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1b8:	d102      	bne.n	800a1c0 <HAL_SPI_Transmit+0x16a>
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d109      	bne.n	800a1d4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a1d0:	2303      	movs	r3, #3
 800a1d2:	e0b2      	b.n	800a33a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1d8:	b29b      	uxth	r3, r3
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1c7      	bne.n	800a16e <HAL_SPI_Transmit+0x118>
 800a1de:	e083      	b.n	800a2e8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d002      	beq.n	800a1ee <HAL_SPI_Transmit+0x198>
 800a1e8:	8b7b      	ldrh	r3, [r7, #26]
 800a1ea:	2b01      	cmp	r3, #1
 800a1ec:	d177      	bne.n	800a2de <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1f2:	b29b      	uxth	r3, r3
 800a1f4:	2b01      	cmp	r3, #1
 800a1f6:	d912      	bls.n	800a21e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1fc:	881a      	ldrh	r2, [r3, #0]
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a208:	1c9a      	adds	r2, r3, #2
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a212:	b29b      	uxth	r3, r3
 800a214:	3b02      	subs	r3, #2
 800a216:	b29a      	uxth	r2, r3
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a21c:	e05f      	b.n	800a2de <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	330c      	adds	r3, #12
 800a228:	7812      	ldrb	r2, [r2, #0]
 800a22a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a230:	1c5a      	adds	r2, r3, #1
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	3b01      	subs	r3, #1
 800a23e:	b29a      	uxth	r2, r3
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800a244:	e04b      	b.n	800a2de <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	f003 0302 	and.w	r3, r3, #2
 800a250:	2b02      	cmp	r3, #2
 800a252:	d12b      	bne.n	800a2ac <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a258:	b29b      	uxth	r3, r3
 800a25a:	2b01      	cmp	r3, #1
 800a25c:	d912      	bls.n	800a284 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a262:	881a      	ldrh	r2, [r3, #0]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a26e:	1c9a      	adds	r2, r3, #2
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a278:	b29b      	uxth	r3, r3
 800a27a:	3b02      	subs	r3, #2
 800a27c:	b29a      	uxth	r2, r3
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a282:	e02c      	b.n	800a2de <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	330c      	adds	r3, #12
 800a28e:	7812      	ldrb	r2, [r2, #0]
 800a290:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a296:	1c5a      	adds	r2, r3, #1
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a2a0:	b29b      	uxth	r3, r3
 800a2a2:	3b01      	subs	r3, #1
 800a2a4:	b29a      	uxth	r2, r3
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a2aa:	e018      	b.n	800a2de <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a2ac:	f7fa f8d8 	bl	8004460 <HAL_GetTick>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	69fb      	ldr	r3, [r7, #28]
 800a2b4:	1ad3      	subs	r3, r2, r3
 800a2b6:	683a      	ldr	r2, [r7, #0]
 800a2b8:	429a      	cmp	r2, r3
 800a2ba:	d803      	bhi.n	800a2c4 <HAL_SPI_Transmit+0x26e>
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2c2:	d102      	bne.n	800a2ca <HAL_SPI_Transmit+0x274>
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d109      	bne.n	800a2de <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a2da:	2303      	movs	r3, #3
 800a2dc:	e02d      	b.n	800a33a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a2e2:	b29b      	uxth	r3, r3
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d1ae      	bne.n	800a246 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a2e8:	69fa      	ldr	r2, [r7, #28]
 800a2ea:	6839      	ldr	r1, [r7, #0]
 800a2ec:	68f8      	ldr	r0, [r7, #12]
 800a2ee:	f000 fd03 	bl	800acf8 <SPI_EndRxTxTransaction>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d002      	beq.n	800a2fe <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	2220      	movs	r2, #32
 800a2fc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	689b      	ldr	r3, [r3, #8]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d10a      	bne.n	800a31c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a306:	2300      	movs	r3, #0
 800a308:	617b      	str	r3, [r7, #20]
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	68db      	ldr	r3, [r3, #12]
 800a310:	617b      	str	r3, [r7, #20]
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	689b      	ldr	r3, [r3, #8]
 800a318:	617b      	str	r3, [r7, #20]
 800a31a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2201      	movs	r2, #1
 800a320:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2200      	movs	r2, #0
 800a328:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a330:	2b00      	cmp	r3, #0
 800a332:	d001      	beq.n	800a338 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800a334:	2301      	movs	r3, #1
 800a336:	e000      	b.n	800a33a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800a338:	2300      	movs	r3, #0
  }
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3720      	adds	r7, #32
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}

0800a342 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a342:	b580      	push	{r7, lr}
 800a344:	b088      	sub	sp, #32
 800a346:	af02      	add	r7, sp, #8
 800a348:	60f8      	str	r0, [r7, #12]
 800a34a:	60b9      	str	r1, [r7, #8]
 800a34c:	603b      	str	r3, [r7, #0]
 800a34e:	4613      	mov	r3, r2
 800a350:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a358:	b2db      	uxtb	r3, r3
 800a35a:	2b01      	cmp	r3, #1
 800a35c:	d001      	beq.n	800a362 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800a35e:	2302      	movs	r3, #2
 800a360:	e123      	b.n	800a5aa <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d002      	beq.n	800a36e <HAL_SPI_Receive+0x2c>
 800a368:	88fb      	ldrh	r3, [r7, #6]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d101      	bne.n	800a372 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800a36e:	2301      	movs	r3, #1
 800a370:	e11b      	b.n	800a5aa <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a37a:	d112      	bne.n	800a3a2 <HAL_SPI_Receive+0x60>
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	689b      	ldr	r3, [r3, #8]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d10e      	bne.n	800a3a2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2204      	movs	r2, #4
 800a388:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a38c:	88fa      	ldrh	r2, [r7, #6]
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	9300      	str	r3, [sp, #0]
 800a392:	4613      	mov	r3, r2
 800a394:	68ba      	ldr	r2, [r7, #8]
 800a396:	68b9      	ldr	r1, [r7, #8]
 800a398:	68f8      	ldr	r0, [r7, #12]
 800a39a:	f000 f90a 	bl	800a5b2 <HAL_SPI_TransmitReceive>
 800a39e:	4603      	mov	r3, r0
 800a3a0:	e103      	b.n	800a5aa <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a3a2:	f7fa f85d 	bl	8004460 <HAL_GetTick>
 800a3a6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a3ae:	2b01      	cmp	r3, #1
 800a3b0:	d101      	bne.n	800a3b6 <HAL_SPI_Receive+0x74>
 800a3b2:	2302      	movs	r3, #2
 800a3b4:	e0f9      	b.n	800a5aa <HAL_SPI_Receive+0x268>
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	2204      	movs	r2, #4
 800a3c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	68ba      	ldr	r2, [r7, #8]
 800a3d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	88fa      	ldrh	r2, [r7, #6]
 800a3d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	88fa      	ldrh	r2, [r7, #6]
 800a3de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	68db      	ldr	r3, [r3, #12]
 800a404:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a408:	d908      	bls.n	800a41c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	685a      	ldr	r2, [r3, #4]
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a418:	605a      	str	r2, [r3, #4]
 800a41a:	e007      	b.n	800a42c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	685a      	ldr	r2, [r3, #4]
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a42a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	689b      	ldr	r3, [r3, #8]
 800a430:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a434:	d10f      	bne.n	800a456 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	681a      	ldr	r2, [r3, #0]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a444:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	681a      	ldr	r2, [r3, #0]
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a454:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a460:	2b40      	cmp	r3, #64	@ 0x40
 800a462:	d007      	beq.n	800a474 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	681a      	ldr	r2, [r3, #0]
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a472:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	68db      	ldr	r3, [r3, #12]
 800a478:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a47c:	d875      	bhi.n	800a56a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a47e:	e037      	b.n	800a4f0 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	f003 0301 	and.w	r3, r3, #1
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	d117      	bne.n	800a4be <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f103 020c 	add.w	r2, r3, #12
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a49a:	7812      	ldrb	r2, [r2, #0]
 800a49c:	b2d2      	uxtb	r2, r2
 800a49e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4a4:	1c5a      	adds	r2, r3, #1
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a4b0:	b29b      	uxth	r3, r3
 800a4b2:	3b01      	subs	r3, #1
 800a4b4:	b29a      	uxth	r2, r3
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800a4bc:	e018      	b.n	800a4f0 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a4be:	f7f9 ffcf 	bl	8004460 <HAL_GetTick>
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	1ad3      	subs	r3, r2, r3
 800a4c8:	683a      	ldr	r2, [r7, #0]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d803      	bhi.n	800a4d6 <HAL_SPI_Receive+0x194>
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a4d4:	d102      	bne.n	800a4dc <HAL_SPI_Receive+0x19a>
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d109      	bne.n	800a4f0 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a4ec:	2303      	movs	r3, #3
 800a4ee:	e05c      	b.n	800a5aa <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d1c1      	bne.n	800a480 <HAL_SPI_Receive+0x13e>
 800a4fc:	e03b      	b.n	800a576 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	689b      	ldr	r3, [r3, #8]
 800a504:	f003 0301 	and.w	r3, r3, #1
 800a508:	2b01      	cmp	r3, #1
 800a50a:	d115      	bne.n	800a538 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	68da      	ldr	r2, [r3, #12]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a516:	b292      	uxth	r2, r2
 800a518:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a51e:	1c9a      	adds	r2, r3, #2
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a52a:	b29b      	uxth	r3, r3
 800a52c:	3b01      	subs	r3, #1
 800a52e:	b29a      	uxth	r2, r3
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800a536:	e018      	b.n	800a56a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a538:	f7f9 ff92 	bl	8004460 <HAL_GetTick>
 800a53c:	4602      	mov	r2, r0
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	1ad3      	subs	r3, r2, r3
 800a542:	683a      	ldr	r2, [r7, #0]
 800a544:	429a      	cmp	r2, r3
 800a546:	d803      	bhi.n	800a550 <HAL_SPI_Receive+0x20e>
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a54e:	d102      	bne.n	800a556 <HAL_SPI_Receive+0x214>
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d109      	bne.n	800a56a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	2201      	movs	r2, #1
 800a55a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	2200      	movs	r2, #0
 800a562:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a566:	2303      	movs	r3, #3
 800a568:	e01f      	b.n	800a5aa <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a570:	b29b      	uxth	r3, r3
 800a572:	2b00      	cmp	r3, #0
 800a574:	d1c3      	bne.n	800a4fe <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a576:	697a      	ldr	r2, [r7, #20]
 800a578:	6839      	ldr	r1, [r7, #0]
 800a57a:	68f8      	ldr	r0, [r7, #12]
 800a57c:	f000 fb64 	bl	800ac48 <SPI_EndRxTransaction>
 800a580:	4603      	mov	r3, r0
 800a582:	2b00      	cmp	r3, #0
 800a584:	d002      	beq.n	800a58c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	2220      	movs	r2, #32
 800a58a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	2201      	movs	r2, #1
 800a590:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	2200      	movs	r2, #0
 800a598:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d001      	beq.n	800a5a8 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	e000      	b.n	800a5aa <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800a5a8:	2300      	movs	r3, #0
  }
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3718      	adds	r7, #24
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}

0800a5b2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a5b2:	b580      	push	{r7, lr}
 800a5b4:	b08a      	sub	sp, #40	@ 0x28
 800a5b6:	af00      	add	r7, sp, #0
 800a5b8:	60f8      	str	r0, [r7, #12]
 800a5ba:	60b9      	str	r1, [r7, #8]
 800a5bc:	607a      	str	r2, [r7, #4]
 800a5be:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a5c4:	f7f9 ff4c 	bl	8004460 <HAL_GetTick>
 800a5c8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a5d0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	685b      	ldr	r3, [r3, #4]
 800a5d6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a5d8:	887b      	ldrh	r3, [r7, #2]
 800a5da:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800a5dc:	887b      	ldrh	r3, [r7, #2]
 800a5de:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a5e0:	7ffb      	ldrb	r3, [r7, #31]
 800a5e2:	2b01      	cmp	r3, #1
 800a5e4:	d00c      	beq.n	800a600 <HAL_SPI_TransmitReceive+0x4e>
 800a5e6:	69bb      	ldr	r3, [r7, #24]
 800a5e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a5ec:	d106      	bne.n	800a5fc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d102      	bne.n	800a5fc <HAL_SPI_TransmitReceive+0x4a>
 800a5f6:	7ffb      	ldrb	r3, [r7, #31]
 800a5f8:	2b04      	cmp	r3, #4
 800a5fa:	d001      	beq.n	800a600 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a5fc:	2302      	movs	r3, #2
 800a5fe:	e1f3      	b.n	800a9e8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d005      	beq.n	800a612 <HAL_SPI_TransmitReceive+0x60>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d002      	beq.n	800a612 <HAL_SPI_TransmitReceive+0x60>
 800a60c:	887b      	ldrh	r3, [r7, #2]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d101      	bne.n	800a616 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800a612:	2301      	movs	r3, #1
 800a614:	e1e8      	b.n	800a9e8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a61c:	2b01      	cmp	r3, #1
 800a61e:	d101      	bne.n	800a624 <HAL_SPI_TransmitReceive+0x72>
 800a620:	2302      	movs	r3, #2
 800a622:	e1e1      	b.n	800a9e8 <HAL_SPI_TransmitReceive+0x436>
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2201      	movs	r2, #1
 800a628:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a632:	b2db      	uxtb	r3, r3
 800a634:	2b04      	cmp	r3, #4
 800a636:	d003      	beq.n	800a640 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	2205      	movs	r2, #5
 800a63c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	2200      	movs	r2, #0
 800a644:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	887a      	ldrh	r2, [r7, #2]
 800a650:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	887a      	ldrh	r2, [r7, #2]
 800a658:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	68ba      	ldr	r2, [r7, #8]
 800a660:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	887a      	ldrh	r2, [r7, #2]
 800a666:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	887a      	ldrh	r2, [r7, #2]
 800a66c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2200      	movs	r2, #0
 800a672:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	2200      	movs	r2, #0
 800a678:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	68db      	ldr	r3, [r3, #12]
 800a67e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a682:	d802      	bhi.n	800a68a <HAL_SPI_TransmitReceive+0xd8>
 800a684:	8abb      	ldrh	r3, [r7, #20]
 800a686:	2b01      	cmp	r3, #1
 800a688:	d908      	bls.n	800a69c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	685a      	ldr	r2, [r3, #4]
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a698:	605a      	str	r2, [r3, #4]
 800a69a:	e007      	b.n	800a6ac <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	685a      	ldr	r2, [r3, #4]
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a6aa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6b6:	2b40      	cmp	r3, #64	@ 0x40
 800a6b8:	d007      	beq.n	800a6ca <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	681a      	ldr	r2, [r3, #0]
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a6c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	68db      	ldr	r3, [r3, #12]
 800a6ce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a6d2:	f240 8083 	bls.w	800a7dc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	685b      	ldr	r3, [r3, #4]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d002      	beq.n	800a6e4 <HAL_SPI_TransmitReceive+0x132>
 800a6de:	8afb      	ldrh	r3, [r7, #22]
 800a6e0:	2b01      	cmp	r3, #1
 800a6e2:	d16f      	bne.n	800a7c4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6e8:	881a      	ldrh	r2, [r3, #0]
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6f4:	1c9a      	adds	r2, r3, #2
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a6fe:	b29b      	uxth	r3, r3
 800a700:	3b01      	subs	r3, #1
 800a702:	b29a      	uxth	r2, r3
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a708:	e05c      	b.n	800a7c4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	689b      	ldr	r3, [r3, #8]
 800a710:	f003 0302 	and.w	r3, r3, #2
 800a714:	2b02      	cmp	r3, #2
 800a716:	d11b      	bne.n	800a750 <HAL_SPI_TransmitReceive+0x19e>
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a71c:	b29b      	uxth	r3, r3
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d016      	beq.n	800a750 <HAL_SPI_TransmitReceive+0x19e>
 800a722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a724:	2b01      	cmp	r3, #1
 800a726:	d113      	bne.n	800a750 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a72c:	881a      	ldrh	r2, [r3, #0]
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a738:	1c9a      	adds	r2, r3, #2
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a742:	b29b      	uxth	r3, r3
 800a744:	3b01      	subs	r3, #1
 800a746:	b29a      	uxth	r2, r3
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a74c:	2300      	movs	r3, #0
 800a74e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	689b      	ldr	r3, [r3, #8]
 800a756:	f003 0301 	and.w	r3, r3, #1
 800a75a:	2b01      	cmp	r3, #1
 800a75c:	d11c      	bne.n	800a798 <HAL_SPI_TransmitReceive+0x1e6>
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a764:	b29b      	uxth	r3, r3
 800a766:	2b00      	cmp	r3, #0
 800a768:	d016      	beq.n	800a798 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	68da      	ldr	r2, [r3, #12]
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a774:	b292      	uxth	r2, r2
 800a776:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a77c:	1c9a      	adds	r2, r3, #2
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a788:	b29b      	uxth	r3, r3
 800a78a:	3b01      	subs	r3, #1
 800a78c:	b29a      	uxth	r2, r3
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a794:	2301      	movs	r3, #1
 800a796:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a798:	f7f9 fe62 	bl	8004460 <HAL_GetTick>
 800a79c:	4602      	mov	r2, r0
 800a79e:	6a3b      	ldr	r3, [r7, #32]
 800a7a0:	1ad3      	subs	r3, r2, r3
 800a7a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7a4:	429a      	cmp	r2, r3
 800a7a6:	d80d      	bhi.n	800a7c4 <HAL_SPI_TransmitReceive+0x212>
 800a7a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a7ae:	d009      	beq.n	800a7c4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a7c0:	2303      	movs	r3, #3
 800a7c2:	e111      	b.n	800a9e8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7c8:	b29b      	uxth	r3, r3
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d19d      	bne.n	800a70a <HAL_SPI_TransmitReceive+0x158>
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a7d4:	b29b      	uxth	r3, r3
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d197      	bne.n	800a70a <HAL_SPI_TransmitReceive+0x158>
 800a7da:	e0e5      	b.n	800a9a8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	685b      	ldr	r3, [r3, #4]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d003      	beq.n	800a7ec <HAL_SPI_TransmitReceive+0x23a>
 800a7e4:	8afb      	ldrh	r3, [r7, #22]
 800a7e6:	2b01      	cmp	r3, #1
 800a7e8:	f040 80d1 	bne.w	800a98e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7f0:	b29b      	uxth	r3, r3
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	d912      	bls.n	800a81c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7fa:	881a      	ldrh	r2, [r3, #0]
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a806:	1c9a      	adds	r2, r3, #2
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a810:	b29b      	uxth	r3, r3
 800a812:	3b02      	subs	r3, #2
 800a814:	b29a      	uxth	r2, r3
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a81a:	e0b8      	b.n	800a98e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	330c      	adds	r3, #12
 800a826:	7812      	ldrb	r2, [r2, #0]
 800a828:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a82e:	1c5a      	adds	r2, r3, #1
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a838:	b29b      	uxth	r3, r3
 800a83a:	3b01      	subs	r3, #1
 800a83c:	b29a      	uxth	r2, r3
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a842:	e0a4      	b.n	800a98e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	689b      	ldr	r3, [r3, #8]
 800a84a:	f003 0302 	and.w	r3, r3, #2
 800a84e:	2b02      	cmp	r3, #2
 800a850:	d134      	bne.n	800a8bc <HAL_SPI_TransmitReceive+0x30a>
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a856:	b29b      	uxth	r3, r3
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d02f      	beq.n	800a8bc <HAL_SPI_TransmitReceive+0x30a>
 800a85c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a85e:	2b01      	cmp	r3, #1
 800a860:	d12c      	bne.n	800a8bc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a866:	b29b      	uxth	r3, r3
 800a868:	2b01      	cmp	r3, #1
 800a86a:	d912      	bls.n	800a892 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a870:	881a      	ldrh	r2, [r3, #0]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a87c:	1c9a      	adds	r2, r3, #2
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a886:	b29b      	uxth	r3, r3
 800a888:	3b02      	subs	r3, #2
 800a88a:	b29a      	uxth	r2, r3
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a890:	e012      	b.n	800a8b8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	330c      	adds	r3, #12
 800a89c:	7812      	ldrb	r2, [r2, #0]
 800a89e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8a4:	1c5a      	adds	r2, r3, #1
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a8ae:	b29b      	uxth	r3, r3
 800a8b0:	3b01      	subs	r3, #1
 800a8b2:	b29a      	uxth	r2, r3
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	689b      	ldr	r3, [r3, #8]
 800a8c2:	f003 0301 	and.w	r3, r3, #1
 800a8c6:	2b01      	cmp	r3, #1
 800a8c8:	d148      	bne.n	800a95c <HAL_SPI_TransmitReceive+0x3aa>
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a8d0:	b29b      	uxth	r3, r3
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d042      	beq.n	800a95c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	2b01      	cmp	r3, #1
 800a8e0:	d923      	bls.n	800a92a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	68da      	ldr	r2, [r3, #12]
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8ec:	b292      	uxth	r2, r2
 800a8ee:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8f4:	1c9a      	adds	r2, r3, #2
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a900:	b29b      	uxth	r3, r3
 800a902:	3b02      	subs	r3, #2
 800a904:	b29a      	uxth	r2, r3
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a912:	b29b      	uxth	r3, r3
 800a914:	2b01      	cmp	r3, #1
 800a916:	d81f      	bhi.n	800a958 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	685a      	ldr	r2, [r3, #4]
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a926:	605a      	str	r2, [r3, #4]
 800a928:	e016      	b.n	800a958 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f103 020c 	add.w	r2, r3, #12
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a936:	7812      	ldrb	r2, [r2, #0]
 800a938:	b2d2      	uxtb	r2, r2
 800a93a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a940:	1c5a      	adds	r2, r3, #1
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a94c:	b29b      	uxth	r3, r3
 800a94e:	3b01      	subs	r3, #1
 800a950:	b29a      	uxth	r2, r3
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a958:	2301      	movs	r3, #1
 800a95a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a95c:	f7f9 fd80 	bl	8004460 <HAL_GetTick>
 800a960:	4602      	mov	r2, r0
 800a962:	6a3b      	ldr	r3, [r7, #32]
 800a964:	1ad3      	subs	r3, r2, r3
 800a966:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a968:	429a      	cmp	r2, r3
 800a96a:	d803      	bhi.n	800a974 <HAL_SPI_TransmitReceive+0x3c2>
 800a96c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a96e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a972:	d102      	bne.n	800a97a <HAL_SPI_TransmitReceive+0x3c8>
 800a974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a976:	2b00      	cmp	r3, #0
 800a978:	d109      	bne.n	800a98e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2201      	movs	r2, #1
 800a97e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	2200      	movs	r2, #0
 800a986:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a98a:	2303      	movs	r3, #3
 800a98c:	e02c      	b.n	800a9e8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a992:	b29b      	uxth	r3, r3
 800a994:	2b00      	cmp	r3, #0
 800a996:	f47f af55 	bne.w	800a844 <HAL_SPI_TransmitReceive+0x292>
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a9a0:	b29b      	uxth	r3, r3
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	f47f af4e 	bne.w	800a844 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a9a8:	6a3a      	ldr	r2, [r7, #32]
 800a9aa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a9ac:	68f8      	ldr	r0, [r7, #12]
 800a9ae:	f000 f9a3 	bl	800acf8 <SPI_EndRxTxTransaction>
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d008      	beq.n	800a9ca <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	2220      	movs	r2, #32
 800a9bc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	e00e      	b.n	800a9e8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d001      	beq.n	800a9e6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800a9e2:	2301      	movs	r3, #1
 800a9e4:	e000      	b.n	800a9e8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800a9e6:	2300      	movs	r3, #0
  }
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3728      	adds	r7, #40	@ 0x28
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b083      	sub	sp, #12
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a9fe:	b2db      	uxtb	r3, r3
}
 800aa00:	4618      	mov	r0, r3
 800aa02:	370c      	adds	r7, #12
 800aa04:	46bd      	mov	sp, r7
 800aa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0a:	4770      	bx	lr

0800aa0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b088      	sub	sp, #32
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	60f8      	str	r0, [r7, #12]
 800aa14:	60b9      	str	r1, [r7, #8]
 800aa16:	603b      	str	r3, [r7, #0]
 800aa18:	4613      	mov	r3, r2
 800aa1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800aa1c:	f7f9 fd20 	bl	8004460 <HAL_GetTick>
 800aa20:	4602      	mov	r2, r0
 800aa22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa24:	1a9b      	subs	r3, r3, r2
 800aa26:	683a      	ldr	r2, [r7, #0]
 800aa28:	4413      	add	r3, r2
 800aa2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800aa2c:	f7f9 fd18 	bl	8004460 <HAL_GetTick>
 800aa30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800aa32:	4b39      	ldr	r3, [pc, #228]	@ (800ab18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	015b      	lsls	r3, r3, #5
 800aa38:	0d1b      	lsrs	r3, r3, #20
 800aa3a:	69fa      	ldr	r2, [r7, #28]
 800aa3c:	fb02 f303 	mul.w	r3, r2, r3
 800aa40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800aa42:	e055      	b.n	800aaf0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aa4a:	d051      	beq.n	800aaf0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800aa4c:	f7f9 fd08 	bl	8004460 <HAL_GetTick>
 800aa50:	4602      	mov	r2, r0
 800aa52:	69bb      	ldr	r3, [r7, #24]
 800aa54:	1ad3      	subs	r3, r2, r3
 800aa56:	69fa      	ldr	r2, [r7, #28]
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d902      	bls.n	800aa62 <SPI_WaitFlagStateUntilTimeout+0x56>
 800aa5c:	69fb      	ldr	r3, [r7, #28]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d13d      	bne.n	800aade <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	685a      	ldr	r2, [r3, #4]
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800aa70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aa7a:	d111      	bne.n	800aaa0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	689b      	ldr	r3, [r3, #8]
 800aa80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa84:	d004      	beq.n	800aa90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	689b      	ldr	r3, [r3, #8]
 800aa8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa8e:	d107      	bne.n	800aaa0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	681a      	ldr	r2, [r3, #0]
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aa9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aaa8:	d10f      	bne.n	800aaca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	681a      	ldr	r2, [r3, #0]
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800aab8:	601a      	str	r2, [r3, #0]
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	681a      	ldr	r2, [r3, #0]
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800aac8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	2201      	movs	r2, #1
 800aace:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2200      	movs	r2, #0
 800aad6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800aada:	2303      	movs	r3, #3
 800aadc:	e018      	b.n	800ab10 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d102      	bne.n	800aaea <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800aae4:	2300      	movs	r3, #0
 800aae6:	61fb      	str	r3, [r7, #28]
 800aae8:	e002      	b.n	800aaf0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800aaea:	697b      	ldr	r3, [r7, #20]
 800aaec:	3b01      	subs	r3, #1
 800aaee:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	689a      	ldr	r2, [r3, #8]
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	4013      	ands	r3, r2
 800aafa:	68ba      	ldr	r2, [r7, #8]
 800aafc:	429a      	cmp	r2, r3
 800aafe:	bf0c      	ite	eq
 800ab00:	2301      	moveq	r3, #1
 800ab02:	2300      	movne	r3, #0
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	461a      	mov	r2, r3
 800ab08:	79fb      	ldrb	r3, [r7, #7]
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	d19a      	bne.n	800aa44 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800ab0e:	2300      	movs	r3, #0
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3720      	adds	r7, #32
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}
 800ab18:	2000000c 	.word	0x2000000c

0800ab1c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b08a      	sub	sp, #40	@ 0x28
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	60f8      	str	r0, [r7, #12]
 800ab24:	60b9      	str	r1, [r7, #8]
 800ab26:	607a      	str	r2, [r7, #4]
 800ab28:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ab2e:	f7f9 fc97 	bl	8004460 <HAL_GetTick>
 800ab32:	4602      	mov	r2, r0
 800ab34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab36:	1a9b      	subs	r3, r3, r2
 800ab38:	683a      	ldr	r2, [r7, #0]
 800ab3a:	4413      	add	r3, r2
 800ab3c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ab3e:	f7f9 fc8f 	bl	8004460 <HAL_GetTick>
 800ab42:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	330c      	adds	r3, #12
 800ab4a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ab4c:	4b3d      	ldr	r3, [pc, #244]	@ (800ac44 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ab4e:	681a      	ldr	r2, [r3, #0]
 800ab50:	4613      	mov	r3, r2
 800ab52:	009b      	lsls	r3, r3, #2
 800ab54:	4413      	add	r3, r2
 800ab56:	00da      	lsls	r2, r3, #3
 800ab58:	1ad3      	subs	r3, r2, r3
 800ab5a:	0d1b      	lsrs	r3, r3, #20
 800ab5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab5e:	fb02 f303 	mul.w	r3, r2, r3
 800ab62:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ab64:	e061      	b.n	800ac2a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ab6c:	d107      	bne.n	800ab7e <SPI_WaitFifoStateUntilTimeout+0x62>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d104      	bne.n	800ab7e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ab74:	69fb      	ldr	r3, [r7, #28]
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	b2db      	uxtb	r3, r3
 800ab7a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ab7c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ab84:	d051      	beq.n	800ac2a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ab86:	f7f9 fc6b 	bl	8004460 <HAL_GetTick>
 800ab8a:	4602      	mov	r2, r0
 800ab8c:	6a3b      	ldr	r3, [r7, #32]
 800ab8e:	1ad3      	subs	r3, r2, r3
 800ab90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab92:	429a      	cmp	r2, r3
 800ab94:	d902      	bls.n	800ab9c <SPI_WaitFifoStateUntilTimeout+0x80>
 800ab96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d13d      	bne.n	800ac18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	685a      	ldr	r2, [r3, #4]
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800abaa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800abb4:	d111      	bne.n	800abda <SPI_WaitFifoStateUntilTimeout+0xbe>
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	689b      	ldr	r3, [r3, #8]
 800abba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800abbe:	d004      	beq.n	800abca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	689b      	ldr	r3, [r3, #8]
 800abc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abc8:	d107      	bne.n	800abda <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	681a      	ldr	r2, [r3, #0]
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800abd8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800abe2:	d10f      	bne.n	800ac04 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	681a      	ldr	r2, [r3, #0]
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800abf2:	601a      	str	r2, [r3, #0]
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	681a      	ldr	r2, [r3, #0]
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ac02:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2201      	movs	r2, #1
 800ac08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ac14:	2303      	movs	r3, #3
 800ac16:	e011      	b.n	800ac3c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ac18:	69bb      	ldr	r3, [r7, #24]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d102      	bne.n	800ac24 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac22:	e002      	b.n	800ac2a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	3b01      	subs	r3, #1
 800ac28:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	689a      	ldr	r2, [r3, #8]
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	4013      	ands	r3, r2
 800ac34:	687a      	ldr	r2, [r7, #4]
 800ac36:	429a      	cmp	r2, r3
 800ac38:	d195      	bne.n	800ab66 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800ac3a:	2300      	movs	r3, #0
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3728      	adds	r7, #40	@ 0x28
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}
 800ac44:	2000000c 	.word	0x2000000c

0800ac48 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b086      	sub	sp, #24
 800ac4c:	af02      	add	r7, sp, #8
 800ac4e:	60f8      	str	r0, [r7, #12]
 800ac50:	60b9      	str	r1, [r7, #8]
 800ac52:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ac5c:	d111      	bne.n	800ac82 <SPI_EndRxTransaction+0x3a>
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	689b      	ldr	r3, [r3, #8]
 800ac62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac66:	d004      	beq.n	800ac72 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	689b      	ldr	r3, [r3, #8]
 800ac6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac70:	d107      	bne.n	800ac82 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	681a      	ldr	r2, [r3, #0]
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac80:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	9300      	str	r3, [sp, #0]
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	2180      	movs	r1, #128	@ 0x80
 800ac8c:	68f8      	ldr	r0, [r7, #12]
 800ac8e:	f7ff febd 	bl	800aa0c <SPI_WaitFlagStateUntilTimeout>
 800ac92:	4603      	mov	r3, r0
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d007      	beq.n	800aca8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac9c:	f043 0220 	orr.w	r2, r3, #32
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800aca4:	2303      	movs	r3, #3
 800aca6:	e023      	b.n	800acf0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	685b      	ldr	r3, [r3, #4]
 800acac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800acb0:	d11d      	bne.n	800acee <SPI_EndRxTransaction+0xa6>
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	689b      	ldr	r3, [r3, #8]
 800acb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800acba:	d004      	beq.n	800acc6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	689b      	ldr	r3, [r3, #8]
 800acc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800acc4:	d113      	bne.n	800acee <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	9300      	str	r3, [sp, #0]
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	2200      	movs	r2, #0
 800acce:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800acd2:	68f8      	ldr	r0, [r7, #12]
 800acd4:	f7ff ff22 	bl	800ab1c <SPI_WaitFifoStateUntilTimeout>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d007      	beq.n	800acee <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ace2:	f043 0220 	orr.w	r2, r3, #32
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800acea:	2303      	movs	r3, #3
 800acec:	e000      	b.n	800acf0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800acee:	2300      	movs	r3, #0
}
 800acf0:	4618      	mov	r0, r3
 800acf2:	3710      	adds	r7, #16
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}

0800acf8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b086      	sub	sp, #24
 800acfc:	af02      	add	r7, sp, #8
 800acfe:	60f8      	str	r0, [r7, #12]
 800ad00:	60b9      	str	r1, [r7, #8]
 800ad02:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	68bb      	ldr	r3, [r7, #8]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ad10:	68f8      	ldr	r0, [r7, #12]
 800ad12:	f7ff ff03 	bl	800ab1c <SPI_WaitFifoStateUntilTimeout>
 800ad16:	4603      	mov	r3, r0
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d007      	beq.n	800ad2c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad20:	f043 0220 	orr.w	r2, r3, #32
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ad28:	2303      	movs	r3, #3
 800ad2a:	e027      	b.n	800ad7c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	9300      	str	r3, [sp, #0]
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	2200      	movs	r2, #0
 800ad34:	2180      	movs	r1, #128	@ 0x80
 800ad36:	68f8      	ldr	r0, [r7, #12]
 800ad38:	f7ff fe68 	bl	800aa0c <SPI_WaitFlagStateUntilTimeout>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d007      	beq.n	800ad52 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad46:	f043 0220 	orr.w	r2, r3, #32
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ad4e:	2303      	movs	r3, #3
 800ad50:	e014      	b.n	800ad7c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	9300      	str	r3, [sp, #0]
 800ad56:	68bb      	ldr	r3, [r7, #8]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ad5e:	68f8      	ldr	r0, [r7, #12]
 800ad60:	f7ff fedc 	bl	800ab1c <SPI_WaitFifoStateUntilTimeout>
 800ad64:	4603      	mov	r3, r0
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d007      	beq.n	800ad7a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad6e:	f043 0220 	orr.w	r2, r3, #32
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ad76:	2303      	movs	r3, #3
 800ad78:	e000      	b.n	800ad7c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ad7a:	2300      	movs	r3, #0
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	3710      	adds	r7, #16
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b082      	sub	sp, #8
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d101      	bne.n	800ad96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ad92:	2301      	movs	r3, #1
 800ad94:	e049      	b.n	800ae2a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ad9c:	b2db      	uxtb	r3, r3
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d106      	bne.n	800adb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2200      	movs	r2, #0
 800ada6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f7f8 ffbe 	bl	8003d2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2202      	movs	r2, #2
 800adb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681a      	ldr	r2, [r3, #0]
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	3304      	adds	r3, #4
 800adc0:	4619      	mov	r1, r3
 800adc2:	4610      	mov	r0, r2
 800adc4:	f000 fcaa 	bl	800b71c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2201      	movs	r2, #1
 800adcc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2201      	movs	r2, #1
 800addc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2201      	movs	r2, #1
 800ade4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2201      	movs	r2, #1
 800adec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2201      	movs	r2, #1
 800adf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2201      	movs	r2, #1
 800adfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2201      	movs	r2, #1
 800ae04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2201      	movs	r2, #1
 800ae14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2201      	movs	r2, #1
 800ae24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ae28:	2300      	movs	r3, #0
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3708      	adds	r7, #8
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}

0800ae32 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ae32:	b580      	push	{r7, lr}
 800ae34:	b082      	sub	sp, #8
 800ae36:	af00      	add	r7, sp, #0
 800ae38:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d101      	bne.n	800ae44 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ae40:	2301      	movs	r3, #1
 800ae42:	e049      	b.n	800aed8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae4a:	b2db      	uxtb	r3, r3
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d106      	bne.n	800ae5e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2200      	movs	r2, #0
 800ae54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	f000 f841 	bl	800aee0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	2202      	movs	r2, #2
 800ae62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681a      	ldr	r2, [r3, #0]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	3304      	adds	r3, #4
 800ae6e:	4619      	mov	r1, r3
 800ae70:	4610      	mov	r0, r2
 800ae72:	f000 fc53 	bl	800b71c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2201      	movs	r2, #1
 800ae7a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2201      	movs	r2, #1
 800ae82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2201      	movs	r2, #1
 800ae8a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2201      	movs	r2, #1
 800ae92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	2201      	movs	r2, #1
 800ae9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2201      	movs	r2, #1
 800aea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2201      	movs	r2, #1
 800aeaa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2201      	movs	r2, #1
 800aeb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2201      	movs	r2, #1
 800aec2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2201      	movs	r2, #1
 800aeca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2201      	movs	r2, #1
 800aed2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aed6:	2300      	movs	r3, #0
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3708      	adds	r7, #8
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800aee0:	b480      	push	{r7}
 800aee2:	b083      	sub	sp, #12
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800aee8:	bf00      	nop
 800aeea:	370c      	adds	r7, #12
 800aeec:	46bd      	mov	sp, r7
 800aeee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef2:	4770      	bx	lr

0800aef4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b082      	sub	sp, #8
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d101      	bne.n	800af06 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800af02:	2301      	movs	r3, #1
 800af04:	e049      	b.n	800af9a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af0c:	b2db      	uxtb	r3, r3
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d106      	bne.n	800af20 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2200      	movs	r2, #0
 800af16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f000 f841 	bl	800afa2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2202      	movs	r2, #2
 800af24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	3304      	adds	r3, #4
 800af30:	4619      	mov	r1, r3
 800af32:	4610      	mov	r0, r2
 800af34:	f000 fbf2 	bl	800b71c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	2201      	movs	r2, #1
 800af3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2201      	movs	r2, #1
 800af44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2201      	movs	r2, #1
 800af4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2201      	movs	r2, #1
 800af54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2201      	movs	r2, #1
 800af5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2201      	movs	r2, #1
 800af64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2201      	movs	r2, #1
 800af6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2201      	movs	r2, #1
 800af74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2201      	movs	r2, #1
 800af7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2201      	movs	r2, #1
 800af84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2201      	movs	r2, #1
 800af8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2201      	movs	r2, #1
 800af94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800af98:	2300      	movs	r3, #0
}
 800af9a:	4618      	mov	r0, r3
 800af9c:	3708      	adds	r7, #8
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}

0800afa2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800afa2:	b480      	push	{r7}
 800afa4:	b083      	sub	sp, #12
 800afa6:	af00      	add	r7, sp, #0
 800afa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800afaa:	bf00      	nop
 800afac:	370c      	adds	r7, #12
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr

0800afb6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800afb6:	b580      	push	{r7, lr}
 800afb8:	b084      	sub	sp, #16
 800afba:	af00      	add	r7, sp, #0
 800afbc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	68db      	ldr	r3, [r3, #12]
 800afc4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	691b      	ldr	r3, [r3, #16]
 800afcc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	f003 0302 	and.w	r3, r3, #2
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d020      	beq.n	800b01a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	f003 0302 	and.w	r3, r3, #2
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d01b      	beq.n	800b01a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f06f 0202 	mvn.w	r2, #2
 800afea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2201      	movs	r2, #1
 800aff0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	699b      	ldr	r3, [r3, #24]
 800aff8:	f003 0303 	and.w	r3, r3, #3
 800affc:	2b00      	cmp	r3, #0
 800affe:	d003      	beq.n	800b008 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f000 fb6c 	bl	800b6de <HAL_TIM_IC_CaptureCallback>
 800b006:	e005      	b.n	800b014 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f000 fb5e 	bl	800b6ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f000 fb6f 	bl	800b6f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2200      	movs	r2, #0
 800b018:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	f003 0304 	and.w	r3, r3, #4
 800b020:	2b00      	cmp	r3, #0
 800b022:	d020      	beq.n	800b066 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	f003 0304 	and.w	r3, r3, #4
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d01b      	beq.n	800b066 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f06f 0204 	mvn.w	r2, #4
 800b036:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2202      	movs	r2, #2
 800b03c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	699b      	ldr	r3, [r3, #24]
 800b044:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d003      	beq.n	800b054 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f000 fb46 	bl	800b6de <HAL_TIM_IC_CaptureCallback>
 800b052:	e005      	b.n	800b060 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f000 fb38 	bl	800b6ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f000 fb49 	bl	800b6f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2200      	movs	r2, #0
 800b064:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	f003 0308 	and.w	r3, r3, #8
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d020      	beq.n	800b0b2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f003 0308 	and.w	r3, r3, #8
 800b076:	2b00      	cmp	r3, #0
 800b078:	d01b      	beq.n	800b0b2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	f06f 0208 	mvn.w	r2, #8
 800b082:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2204      	movs	r2, #4
 800b088:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	69db      	ldr	r3, [r3, #28]
 800b090:	f003 0303 	and.w	r3, r3, #3
 800b094:	2b00      	cmp	r3, #0
 800b096:	d003      	beq.n	800b0a0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f000 fb20 	bl	800b6de <HAL_TIM_IC_CaptureCallback>
 800b09e:	e005      	b.n	800b0ac <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 fb12 	bl	800b6ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f000 fb23 	bl	800b6f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	f003 0310 	and.w	r3, r3, #16
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d020      	beq.n	800b0fe <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	f003 0310 	and.w	r3, r3, #16
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d01b      	beq.n	800b0fe <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f06f 0210 	mvn.w	r2, #16
 800b0ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2208      	movs	r2, #8
 800b0d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	69db      	ldr	r3, [r3, #28]
 800b0dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d003      	beq.n	800b0ec <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f000 fafa 	bl	800b6de <HAL_TIM_IC_CaptureCallback>
 800b0ea:	e005      	b.n	800b0f8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0ec:	6878      	ldr	r0, [r7, #4]
 800b0ee:	f000 faec 	bl	800b6ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f000 fafd 	bl	800b6f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	f003 0301 	and.w	r3, r3, #1
 800b104:	2b00      	cmp	r3, #0
 800b106:	d00c      	beq.n	800b122 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	f003 0301 	and.w	r3, r3, #1
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d007      	beq.n	800b122 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	f06f 0201 	mvn.w	r2, #1
 800b11a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f000 faca 	bl	800b6b6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d104      	bne.n	800b136 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b132:	2b00      	cmp	r3, #0
 800b134:	d00c      	beq.n	800b150 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d007      	beq.n	800b150 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f001 f8ba 	bl	800c2c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b150:	68bb      	ldr	r3, [r7, #8]
 800b152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b156:	2b00      	cmp	r3, #0
 800b158:	d00c      	beq.n	800b174 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b160:	2b00      	cmp	r3, #0
 800b162:	d007      	beq.n	800b174 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b16c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f001 f8b2 	bl	800c2d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d00c      	beq.n	800b198 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b184:	2b00      	cmp	r3, #0
 800b186:	d007      	beq.n	800b198 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f000 fab7 	bl	800b706 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	f003 0320 	and.w	r3, r3, #32
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d00c      	beq.n	800b1bc <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	f003 0320 	and.w	r3, r3, #32
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d007      	beq.n	800b1bc <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f06f 0220 	mvn.w	r2, #32
 800b1b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f001 f87a 	bl	800c2b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b1bc:	bf00      	nop
 800b1be:	3710      	adds	r7, #16
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}

0800b1c4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b086      	sub	sp, #24
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	60f8      	str	r0, [r7, #12]
 800b1cc:	60b9      	str	r1, [r7, #8]
 800b1ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b1da:	2b01      	cmp	r3, #1
 800b1dc:	d101      	bne.n	800b1e2 <HAL_TIM_IC_ConfigChannel+0x1e>
 800b1de:	2302      	movs	r3, #2
 800b1e0:	e088      	b.n	800b2f4 <HAL_TIM_IC_ConfigChannel+0x130>
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	2201      	movs	r2, #1
 800b1e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d11b      	bne.n	800b228 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b1fc:	68bb      	ldr	r3, [r7, #8]
 800b1fe:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800b200:	f000 fd7a 	bl	800bcf8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	699a      	ldr	r2, [r3, #24]
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	f022 020c 	bic.w	r2, r2, #12
 800b212:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	6999      	ldr	r1, [r3, #24]
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	689a      	ldr	r2, [r3, #8]
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	430a      	orrs	r2, r1
 800b224:	619a      	str	r2, [r3, #24]
 800b226:	e060      	b.n	800b2ea <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2b04      	cmp	r3, #4
 800b22c:	d11c      	bne.n	800b268 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800b23e:	f000 fe09 	bl	800be54 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	699a      	ldr	r2, [r3, #24]
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b250:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	6999      	ldr	r1, [r3, #24]
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	689b      	ldr	r3, [r3, #8]
 800b25c:	021a      	lsls	r2, r3, #8
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	430a      	orrs	r2, r1
 800b264:	619a      	str	r2, [r3, #24]
 800b266:	e040      	b.n	800b2ea <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2b08      	cmp	r3, #8
 800b26c:	d11b      	bne.n	800b2a6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800b27e:	f000 fe6f 	bl	800bf60 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	69da      	ldr	r2, [r3, #28]
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f022 020c 	bic.w	r2, r2, #12
 800b290:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	69d9      	ldr	r1, [r3, #28]
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	689a      	ldr	r2, [r3, #8]
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	430a      	orrs	r2, r1
 800b2a2:	61da      	str	r2, [r3, #28]
 800b2a4:	e021      	b.n	800b2ea <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2b0c      	cmp	r3, #12
 800b2aa:	d11c      	bne.n	800b2e6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800b2bc:	f000 fe98 	bl	800bff0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	69da      	ldr	r2, [r3, #28]
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b2ce:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	69d9      	ldr	r1, [r3, #28]
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	689b      	ldr	r3, [r3, #8]
 800b2da:	021a      	lsls	r2, r3, #8
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	430a      	orrs	r2, r1
 800b2e2:	61da      	str	r2, [r3, #28]
 800b2e4:	e001      	b.n	800b2ea <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b2f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3718      	adds	r7, #24
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}

0800b2fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b086      	sub	sp, #24
 800b300:	af00      	add	r7, sp, #0
 800b302:	60f8      	str	r0, [r7, #12]
 800b304:	60b9      	str	r1, [r7, #8]
 800b306:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b308:	2300      	movs	r3, #0
 800b30a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b312:	2b01      	cmp	r3, #1
 800b314:	d101      	bne.n	800b31a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b316:	2302      	movs	r3, #2
 800b318:	e0ff      	b.n	800b51a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	2201      	movs	r2, #1
 800b31e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2b14      	cmp	r3, #20
 800b326:	f200 80f0 	bhi.w	800b50a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b32a:	a201      	add	r2, pc, #4	@ (adr r2, 800b330 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b32c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b330:	0800b385 	.word	0x0800b385
 800b334:	0800b50b 	.word	0x0800b50b
 800b338:	0800b50b 	.word	0x0800b50b
 800b33c:	0800b50b 	.word	0x0800b50b
 800b340:	0800b3c5 	.word	0x0800b3c5
 800b344:	0800b50b 	.word	0x0800b50b
 800b348:	0800b50b 	.word	0x0800b50b
 800b34c:	0800b50b 	.word	0x0800b50b
 800b350:	0800b407 	.word	0x0800b407
 800b354:	0800b50b 	.word	0x0800b50b
 800b358:	0800b50b 	.word	0x0800b50b
 800b35c:	0800b50b 	.word	0x0800b50b
 800b360:	0800b447 	.word	0x0800b447
 800b364:	0800b50b 	.word	0x0800b50b
 800b368:	0800b50b 	.word	0x0800b50b
 800b36c:	0800b50b 	.word	0x0800b50b
 800b370:	0800b489 	.word	0x0800b489
 800b374:	0800b50b 	.word	0x0800b50b
 800b378:	0800b50b 	.word	0x0800b50b
 800b37c:	0800b50b 	.word	0x0800b50b
 800b380:	0800b4c9 	.word	0x0800b4c9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	68b9      	ldr	r1, [r7, #8]
 800b38a:	4618      	mov	r0, r3
 800b38c:	f000 fa30 	bl	800b7f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	699a      	ldr	r2, [r3, #24]
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	f042 0208 	orr.w	r2, r2, #8
 800b39e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	699a      	ldr	r2, [r3, #24]
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f022 0204 	bic.w	r2, r2, #4
 800b3ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	6999      	ldr	r1, [r3, #24]
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	691a      	ldr	r2, [r3, #16]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	430a      	orrs	r2, r1
 800b3c0:	619a      	str	r2, [r3, #24]
      break;
 800b3c2:	e0a5      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	68b9      	ldr	r1, [r7, #8]
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f000 fa8e 	bl	800b8ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	699a      	ldr	r2, [r3, #24]
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b3de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	699a      	ldr	r2, [r3, #24]
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	6999      	ldr	r1, [r3, #24]
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	691b      	ldr	r3, [r3, #16]
 800b3fa:	021a      	lsls	r2, r3, #8
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	430a      	orrs	r2, r1
 800b402:	619a      	str	r2, [r3, #24]
      break;
 800b404:	e084      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	68b9      	ldr	r1, [r7, #8]
 800b40c:	4618      	mov	r0, r3
 800b40e:	f000 fae9 	bl	800b9e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	69da      	ldr	r2, [r3, #28]
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f042 0208 	orr.w	r2, r2, #8
 800b420:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	69da      	ldr	r2, [r3, #28]
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f022 0204 	bic.w	r2, r2, #4
 800b430:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	69d9      	ldr	r1, [r3, #28]
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	691a      	ldr	r2, [r3, #16]
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	430a      	orrs	r2, r1
 800b442:	61da      	str	r2, [r3, #28]
      break;
 800b444:	e064      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	68b9      	ldr	r1, [r7, #8]
 800b44c:	4618      	mov	r0, r3
 800b44e:	f000 fb43 	bl	800bad8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	69da      	ldr	r2, [r3, #28]
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	69da      	ldr	r2, [r3, #28]
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	69d9      	ldr	r1, [r3, #28]
 800b478:	68bb      	ldr	r3, [r7, #8]
 800b47a:	691b      	ldr	r3, [r3, #16]
 800b47c:	021a      	lsls	r2, r3, #8
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	430a      	orrs	r2, r1
 800b484:	61da      	str	r2, [r3, #28]
      break;
 800b486:	e043      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	68b9      	ldr	r1, [r7, #8]
 800b48e:	4618      	mov	r0, r3
 800b490:	f000 fb80 	bl	800bb94 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f042 0208 	orr.w	r2, r2, #8
 800b4a2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f022 0204 	bic.w	r2, r2, #4
 800b4b2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	691a      	ldr	r2, [r3, #16]
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	430a      	orrs	r2, r1
 800b4c4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b4c6:	e023      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	68b9      	ldr	r1, [r7, #8]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f000 fbb8 	bl	800bc44 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b4e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b4f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	691b      	ldr	r3, [r3, #16]
 800b4fe:	021a      	lsls	r2, r3, #8
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	430a      	orrs	r2, r1
 800b506:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b508:	e002      	b.n	800b510 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b50a:	2301      	movs	r3, #1
 800b50c:	75fb      	strb	r3, [r7, #23]
      break;
 800b50e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	2200      	movs	r2, #0
 800b514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b518:	7dfb      	ldrb	r3, [r7, #23]
}
 800b51a:	4618      	mov	r0, r3
 800b51c:	3718      	adds	r7, #24
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}
 800b522:	bf00      	nop

0800b524 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b084      	sub	sp, #16
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
 800b52c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b52e:	2300      	movs	r3, #0
 800b530:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d101      	bne.n	800b540 <HAL_TIM_ConfigClockSource+0x1c>
 800b53c:	2302      	movs	r3, #2
 800b53e:	e0b6      	b.n	800b6ae <HAL_TIM_ConfigClockSource+0x18a>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2201      	movs	r2, #1
 800b544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2202      	movs	r2, #2
 800b54c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	689b      	ldr	r3, [r3, #8]
 800b556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800b55e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b562:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b564:	68bb      	ldr	r3, [r7, #8]
 800b566:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b56a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	68ba      	ldr	r2, [r7, #8]
 800b572:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b57c:	d03e      	beq.n	800b5fc <HAL_TIM_ConfigClockSource+0xd8>
 800b57e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b582:	f200 8087 	bhi.w	800b694 <HAL_TIM_ConfigClockSource+0x170>
 800b586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b58a:	f000 8086 	beq.w	800b69a <HAL_TIM_ConfigClockSource+0x176>
 800b58e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b592:	d87f      	bhi.n	800b694 <HAL_TIM_ConfigClockSource+0x170>
 800b594:	2b70      	cmp	r3, #112	@ 0x70
 800b596:	d01a      	beq.n	800b5ce <HAL_TIM_ConfigClockSource+0xaa>
 800b598:	2b70      	cmp	r3, #112	@ 0x70
 800b59a:	d87b      	bhi.n	800b694 <HAL_TIM_ConfigClockSource+0x170>
 800b59c:	2b60      	cmp	r3, #96	@ 0x60
 800b59e:	d050      	beq.n	800b642 <HAL_TIM_ConfigClockSource+0x11e>
 800b5a0:	2b60      	cmp	r3, #96	@ 0x60
 800b5a2:	d877      	bhi.n	800b694 <HAL_TIM_ConfigClockSource+0x170>
 800b5a4:	2b50      	cmp	r3, #80	@ 0x50
 800b5a6:	d03c      	beq.n	800b622 <HAL_TIM_ConfigClockSource+0xfe>
 800b5a8:	2b50      	cmp	r3, #80	@ 0x50
 800b5aa:	d873      	bhi.n	800b694 <HAL_TIM_ConfigClockSource+0x170>
 800b5ac:	2b40      	cmp	r3, #64	@ 0x40
 800b5ae:	d058      	beq.n	800b662 <HAL_TIM_ConfigClockSource+0x13e>
 800b5b0:	2b40      	cmp	r3, #64	@ 0x40
 800b5b2:	d86f      	bhi.n	800b694 <HAL_TIM_ConfigClockSource+0x170>
 800b5b4:	2b30      	cmp	r3, #48	@ 0x30
 800b5b6:	d064      	beq.n	800b682 <HAL_TIM_ConfigClockSource+0x15e>
 800b5b8:	2b30      	cmp	r3, #48	@ 0x30
 800b5ba:	d86b      	bhi.n	800b694 <HAL_TIM_ConfigClockSource+0x170>
 800b5bc:	2b20      	cmp	r3, #32
 800b5be:	d060      	beq.n	800b682 <HAL_TIM_ConfigClockSource+0x15e>
 800b5c0:	2b20      	cmp	r3, #32
 800b5c2:	d867      	bhi.n	800b694 <HAL_TIM_ConfigClockSource+0x170>
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d05c      	beq.n	800b682 <HAL_TIM_ConfigClockSource+0x15e>
 800b5c8:	2b10      	cmp	r3, #16
 800b5ca:	d05a      	beq.n	800b682 <HAL_TIM_ConfigClockSource+0x15e>
 800b5cc:	e062      	b.n	800b694 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b5de:	f000 fd61 	bl	800c0a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	689b      	ldr	r3, [r3, #8]
 800b5e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b5f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	68ba      	ldr	r2, [r7, #8]
 800b5f8:	609a      	str	r2, [r3, #8]
      break;
 800b5fa:	e04f      	b.n	800b69c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b60c:	f000 fd4a 	bl	800c0a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	689a      	ldr	r2, [r3, #8]
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b61e:	609a      	str	r2, [r3, #8]
      break;
 800b620:	e03c      	b.n	800b69c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b62a:	683b      	ldr	r3, [r7, #0]
 800b62c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b62e:	461a      	mov	r2, r3
 800b630:	f000 fbc8 	bl	800bdc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	2150      	movs	r1, #80	@ 0x50
 800b63a:	4618      	mov	r0, r3
 800b63c:	f000 fd15 	bl	800c06a <TIM_ITRx_SetConfig>
      break;
 800b640:	e02c      	b.n	800b69c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b64e:	461a      	mov	r2, r3
 800b650:	f000 fc4a 	bl	800bee8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	2160      	movs	r1, #96	@ 0x60
 800b65a:	4618      	mov	r0, r3
 800b65c:	f000 fd05 	bl	800c06a <TIM_ITRx_SetConfig>
      break;
 800b660:	e01c      	b.n	800b69c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b66e:	461a      	mov	r2, r3
 800b670:	f000 fba8 	bl	800bdc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	2140      	movs	r1, #64	@ 0x40
 800b67a:	4618      	mov	r0, r3
 800b67c:	f000 fcf5 	bl	800c06a <TIM_ITRx_SetConfig>
      break;
 800b680:	e00c      	b.n	800b69c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681a      	ldr	r2, [r3, #0]
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	4619      	mov	r1, r3
 800b68c:	4610      	mov	r0, r2
 800b68e:	f000 fcec 	bl	800c06a <TIM_ITRx_SetConfig>
      break;
 800b692:	e003      	b.n	800b69c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800b694:	2301      	movs	r3, #1
 800b696:	73fb      	strb	r3, [r7, #15]
      break;
 800b698:	e000      	b.n	800b69c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800b69a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2201      	movs	r2, #1
 800b6a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b6ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3710      	adds	r7, #16
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bd80      	pop	{r7, pc}

0800b6b6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b6b6:	b480      	push	{r7}
 800b6b8:	b083      	sub	sp, #12
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b6be:	bf00      	nop
 800b6c0:	370c      	adds	r7, #12
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c8:	4770      	bx	lr

0800b6ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b6ca:	b480      	push	{r7}
 800b6cc:	b083      	sub	sp, #12
 800b6ce:	af00      	add	r7, sp, #0
 800b6d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b6d2:	bf00      	nop
 800b6d4:	370c      	adds	r7, #12
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6dc:	4770      	bx	lr

0800b6de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b6de:	b480      	push	{r7}
 800b6e0:	b083      	sub	sp, #12
 800b6e2:	af00      	add	r7, sp, #0
 800b6e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b6e6:	bf00      	nop
 800b6e8:	370c      	adds	r7, #12
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f0:	4770      	bx	lr

0800b6f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b6f2:	b480      	push	{r7}
 800b6f4:	b083      	sub	sp, #12
 800b6f6:	af00      	add	r7, sp, #0
 800b6f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b6fa:	bf00      	nop
 800b6fc:	370c      	adds	r7, #12
 800b6fe:	46bd      	mov	sp, r7
 800b700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b704:	4770      	bx	lr

0800b706 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b706:	b480      	push	{r7}
 800b708:	b083      	sub	sp, #12
 800b70a:	af00      	add	r7, sp, #0
 800b70c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b70e:	bf00      	nop
 800b710:	370c      	adds	r7, #12
 800b712:	46bd      	mov	sp, r7
 800b714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b718:	4770      	bx	lr
	...

0800b71c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b71c:	b480      	push	{r7}
 800b71e:	b085      	sub	sp, #20
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	4a2d      	ldr	r2, [pc, #180]	@ (800b7e4 <TIM_Base_SetConfig+0xc8>)
 800b730:	4293      	cmp	r3, r2
 800b732:	d003      	beq.n	800b73c <TIM_Base_SetConfig+0x20>
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b73a:	d108      	bne.n	800b74e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	685b      	ldr	r3, [r3, #4]
 800b748:	68fa      	ldr	r2, [r7, #12]
 800b74a:	4313      	orrs	r3, r2
 800b74c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	4a24      	ldr	r2, [pc, #144]	@ (800b7e4 <TIM_Base_SetConfig+0xc8>)
 800b752:	4293      	cmp	r3, r2
 800b754:	d00b      	beq.n	800b76e <TIM_Base_SetConfig+0x52>
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b75c:	d007      	beq.n	800b76e <TIM_Base_SetConfig+0x52>
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	4a21      	ldr	r2, [pc, #132]	@ (800b7e8 <TIM_Base_SetConfig+0xcc>)
 800b762:	4293      	cmp	r3, r2
 800b764:	d003      	beq.n	800b76e <TIM_Base_SetConfig+0x52>
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	4a20      	ldr	r2, [pc, #128]	@ (800b7ec <TIM_Base_SetConfig+0xd0>)
 800b76a:	4293      	cmp	r3, r2
 800b76c:	d108      	bne.n	800b780 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b774:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	68db      	ldr	r3, [r3, #12]
 800b77a:	68fa      	ldr	r2, [r7, #12]
 800b77c:	4313      	orrs	r3, r2
 800b77e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b786:	683b      	ldr	r3, [r7, #0]
 800b788:	695b      	ldr	r3, [r3, #20]
 800b78a:	4313      	orrs	r3, r2
 800b78c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	689a      	ldr	r2, [r3, #8]
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	681a      	ldr	r2, [r3, #0]
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	4a10      	ldr	r2, [pc, #64]	@ (800b7e4 <TIM_Base_SetConfig+0xc8>)
 800b7a2:	4293      	cmp	r3, r2
 800b7a4:	d007      	beq.n	800b7b6 <TIM_Base_SetConfig+0x9a>
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	4a0f      	ldr	r2, [pc, #60]	@ (800b7e8 <TIM_Base_SetConfig+0xcc>)
 800b7aa:	4293      	cmp	r3, r2
 800b7ac:	d003      	beq.n	800b7b6 <TIM_Base_SetConfig+0x9a>
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	4a0e      	ldr	r2, [pc, #56]	@ (800b7ec <TIM_Base_SetConfig+0xd0>)
 800b7b2:	4293      	cmp	r3, r2
 800b7b4:	d103      	bne.n	800b7be <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	691a      	ldr	r2, [r3, #16]
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	f043 0204 	orr.w	r2, r3, #4
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	2201      	movs	r2, #1
 800b7ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	68fa      	ldr	r2, [r7, #12]
 800b7d4:	601a      	str	r2, [r3, #0]
}
 800b7d6:	bf00      	nop
 800b7d8:	3714      	adds	r7, #20
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e0:	4770      	bx	lr
 800b7e2:	bf00      	nop
 800b7e4:	40012c00 	.word	0x40012c00
 800b7e8:	40014400 	.word	0x40014400
 800b7ec:	40014800 	.word	0x40014800

0800b7f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b7f0:	b480      	push	{r7}
 800b7f2:	b087      	sub	sp, #28
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
 800b7f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	6a1b      	ldr	r3, [r3, #32]
 800b7fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6a1b      	ldr	r3, [r3, #32]
 800b804:	f023 0201 	bic.w	r2, r3, #1
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	685b      	ldr	r3, [r3, #4]
 800b810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	699b      	ldr	r3, [r3, #24]
 800b816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b81e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	f023 0303 	bic.w	r3, r3, #3
 800b82a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	68fa      	ldr	r2, [r7, #12]
 800b832:	4313      	orrs	r3, r2
 800b834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b836:	697b      	ldr	r3, [r7, #20]
 800b838:	f023 0302 	bic.w	r3, r3, #2
 800b83c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	689b      	ldr	r3, [r3, #8]
 800b842:	697a      	ldr	r2, [r7, #20]
 800b844:	4313      	orrs	r3, r2
 800b846:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	4a25      	ldr	r2, [pc, #148]	@ (800b8e0 <TIM_OC1_SetConfig+0xf0>)
 800b84c:	4293      	cmp	r3, r2
 800b84e:	d007      	beq.n	800b860 <TIM_OC1_SetConfig+0x70>
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	4a24      	ldr	r2, [pc, #144]	@ (800b8e4 <TIM_OC1_SetConfig+0xf4>)
 800b854:	4293      	cmp	r3, r2
 800b856:	d003      	beq.n	800b860 <TIM_OC1_SetConfig+0x70>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	4a23      	ldr	r2, [pc, #140]	@ (800b8e8 <TIM_OC1_SetConfig+0xf8>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d10e      	bne.n	800b87e <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6a1b      	ldr	r3, [r3, #32]
 800b864:	f023 0204 	bic.w	r2, r3, #4
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b86c:	697b      	ldr	r3, [r7, #20]
 800b86e:	f023 0308 	bic.w	r3, r3, #8
 800b872:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	68db      	ldr	r3, [r3, #12]
 800b878:	697a      	ldr	r2, [r7, #20]
 800b87a:	4313      	orrs	r3, r2
 800b87c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	4a17      	ldr	r2, [pc, #92]	@ (800b8e0 <TIM_OC1_SetConfig+0xf0>)
 800b882:	4293      	cmp	r3, r2
 800b884:	d007      	beq.n	800b896 <TIM_OC1_SetConfig+0xa6>
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	4a17      	ldr	r2, [pc, #92]	@ (800b8e8 <TIM_OC1_SetConfig+0xf8>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d003      	beq.n	800b896 <TIM_OC1_SetConfig+0xa6>
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	4a14      	ldr	r2, [pc, #80]	@ (800b8e4 <TIM_OC1_SetConfig+0xf4>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d111      	bne.n	800b8ba <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b896:	693b      	ldr	r3, [r7, #16]
 800b898:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b89c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b89e:	693b      	ldr	r3, [r7, #16]
 800b8a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b8a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	695b      	ldr	r3, [r3, #20]
 800b8aa:	693a      	ldr	r2, [r7, #16]
 800b8ac:	4313      	orrs	r3, r2
 800b8ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	699b      	ldr	r3, [r3, #24]
 800b8b4:	693a      	ldr	r2, [r7, #16]
 800b8b6:	4313      	orrs	r3, r2
 800b8b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	693a      	ldr	r2, [r7, #16]
 800b8be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	68fa      	ldr	r2, [r7, #12]
 800b8c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	685a      	ldr	r2, [r3, #4]
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	697a      	ldr	r2, [r7, #20]
 800b8d2:	621a      	str	r2, [r3, #32]
}
 800b8d4:	bf00      	nop
 800b8d6:	371c      	adds	r7, #28
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8de:	4770      	bx	lr
 800b8e0:	40012c00 	.word	0x40012c00
 800b8e4:	40014800 	.word	0x40014800
 800b8e8:	40014400 	.word	0x40014400

0800b8ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b087      	sub	sp, #28
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
 800b8f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6a1b      	ldr	r3, [r3, #32]
 800b8fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6a1b      	ldr	r3, [r3, #32]
 800b900:	f023 0210 	bic.w	r2, r3, #16
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	685b      	ldr	r3, [r3, #4]
 800b90c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	699b      	ldr	r3, [r3, #24]
 800b912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b91a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b91e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b926:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	021b      	lsls	r3, r3, #8
 800b92e:	68fa      	ldr	r2, [r7, #12]
 800b930:	4313      	orrs	r3, r2
 800b932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	f023 0320 	bic.w	r3, r3, #32
 800b93a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	689b      	ldr	r3, [r3, #8]
 800b940:	011b      	lsls	r3, r3, #4
 800b942:	697a      	ldr	r2, [r7, #20]
 800b944:	4313      	orrs	r3, r2
 800b946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	4a23      	ldr	r2, [pc, #140]	@ (800b9d8 <TIM_OC2_SetConfig+0xec>)
 800b94c:	4293      	cmp	r3, r2
 800b94e:	d10f      	bne.n	800b970 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6a1b      	ldr	r3, [r3, #32]
 800b954:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b962:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	68db      	ldr	r3, [r3, #12]
 800b968:	011b      	lsls	r3, r3, #4
 800b96a:	697a      	ldr	r2, [r7, #20]
 800b96c:	4313      	orrs	r3, r2
 800b96e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	4a19      	ldr	r2, [pc, #100]	@ (800b9d8 <TIM_OC2_SetConfig+0xec>)
 800b974:	4293      	cmp	r3, r2
 800b976:	d007      	beq.n	800b988 <TIM_OC2_SetConfig+0x9c>
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	4a18      	ldr	r2, [pc, #96]	@ (800b9dc <TIM_OC2_SetConfig+0xf0>)
 800b97c:	4293      	cmp	r3, r2
 800b97e:	d003      	beq.n	800b988 <TIM_OC2_SetConfig+0x9c>
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	4a17      	ldr	r2, [pc, #92]	@ (800b9e0 <TIM_OC2_SetConfig+0xf4>)
 800b984:	4293      	cmp	r3, r2
 800b986:	d113      	bne.n	800b9b0 <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b988:	693b      	ldr	r3, [r7, #16]
 800b98a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b98e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b996:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	695b      	ldr	r3, [r3, #20]
 800b99c:	009b      	lsls	r3, r3, #2
 800b99e:	693a      	ldr	r2, [r7, #16]
 800b9a0:	4313      	orrs	r3, r2
 800b9a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	699b      	ldr	r3, [r3, #24]
 800b9a8:	009b      	lsls	r3, r3, #2
 800b9aa:	693a      	ldr	r2, [r7, #16]
 800b9ac:	4313      	orrs	r3, r2
 800b9ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	693a      	ldr	r2, [r7, #16]
 800b9b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	68fa      	ldr	r2, [r7, #12]
 800b9ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	685a      	ldr	r2, [r3, #4]
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	697a      	ldr	r2, [r7, #20]
 800b9c8:	621a      	str	r2, [r3, #32]
}
 800b9ca:	bf00      	nop
 800b9cc:	371c      	adds	r7, #28
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d4:	4770      	bx	lr
 800b9d6:	bf00      	nop
 800b9d8:	40012c00 	.word	0x40012c00
 800b9dc:	40014400 	.word	0x40014400
 800b9e0:	40014800 	.word	0x40014800

0800b9e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b087      	sub	sp, #28
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
 800b9ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6a1b      	ldr	r3, [r3, #32]
 800b9f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6a1b      	ldr	r3, [r3, #32]
 800b9f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	69db      	ldr	r3, [r3, #28]
 800ba0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	f023 0303 	bic.w	r3, r3, #3
 800ba1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	68fa      	ldr	r2, [r7, #12]
 800ba26:	4313      	orrs	r3, r2
 800ba28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ba30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	689b      	ldr	r3, [r3, #8]
 800ba36:	021b      	lsls	r3, r3, #8
 800ba38:	697a      	ldr	r2, [r7, #20]
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	4a22      	ldr	r2, [pc, #136]	@ (800bacc <TIM_OC3_SetConfig+0xe8>)
 800ba42:	4293      	cmp	r3, r2
 800ba44:	d10f      	bne.n	800ba66 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6a1b      	ldr	r3, [r3, #32]
 800ba4a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ba52:	697b      	ldr	r3, [r7, #20]
 800ba54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ba58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	68db      	ldr	r3, [r3, #12]
 800ba5e:	021b      	lsls	r3, r3, #8
 800ba60:	697a      	ldr	r2, [r7, #20]
 800ba62:	4313      	orrs	r3, r2
 800ba64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	4a18      	ldr	r2, [pc, #96]	@ (800bacc <TIM_OC3_SetConfig+0xe8>)
 800ba6a:	4293      	cmp	r3, r2
 800ba6c:	d007      	beq.n	800ba7e <TIM_OC3_SetConfig+0x9a>
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	4a17      	ldr	r2, [pc, #92]	@ (800bad0 <TIM_OC3_SetConfig+0xec>)
 800ba72:	4293      	cmp	r3, r2
 800ba74:	d003      	beq.n	800ba7e <TIM_OC3_SetConfig+0x9a>
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	4a16      	ldr	r2, [pc, #88]	@ (800bad4 <TIM_OC3_SetConfig+0xf0>)
 800ba7a:	4293      	cmp	r3, r2
 800ba7c:	d113      	bne.n	800baa6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ba7e:	693b      	ldr	r3, [r7, #16]
 800ba80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ba84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ba86:	693b      	ldr	r3, [r7, #16]
 800ba88:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ba8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	695b      	ldr	r3, [r3, #20]
 800ba92:	011b      	lsls	r3, r3, #4
 800ba94:	693a      	ldr	r2, [r7, #16]
 800ba96:	4313      	orrs	r3, r2
 800ba98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	699b      	ldr	r3, [r3, #24]
 800ba9e:	011b      	lsls	r3, r3, #4
 800baa0:	693a      	ldr	r2, [r7, #16]
 800baa2:	4313      	orrs	r3, r2
 800baa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	693a      	ldr	r2, [r7, #16]
 800baaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	68fa      	ldr	r2, [r7, #12]
 800bab0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	685a      	ldr	r2, [r3, #4]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	697a      	ldr	r2, [r7, #20]
 800babe:	621a      	str	r2, [r3, #32]
}
 800bac0:	bf00      	nop
 800bac2:	371c      	adds	r7, #28
 800bac4:	46bd      	mov	sp, r7
 800bac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baca:	4770      	bx	lr
 800bacc:	40012c00 	.word	0x40012c00
 800bad0:	40014400 	.word	0x40014400
 800bad4:	40014800 	.word	0x40014800

0800bad8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bad8:	b480      	push	{r7}
 800bada:	b087      	sub	sp, #28
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
 800bae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6a1b      	ldr	r3, [r3, #32]
 800bae6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6a1b      	ldr	r3, [r3, #32]
 800baec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	685b      	ldr	r3, [r3, #4]
 800baf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	69db      	ldr	r3, [r3, #28]
 800bafe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bb14:	683b      	ldr	r3, [r7, #0]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	021b      	lsls	r3, r3, #8
 800bb1a:	68fa      	ldr	r2, [r7, #12]
 800bb1c:	4313      	orrs	r3, r2
 800bb1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bb20:	693b      	ldr	r3, [r7, #16]
 800bb22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bb26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	689b      	ldr	r3, [r3, #8]
 800bb2c:	031b      	lsls	r3, r3, #12
 800bb2e:	693a      	ldr	r2, [r7, #16]
 800bb30:	4313      	orrs	r3, r2
 800bb32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	4a14      	ldr	r2, [pc, #80]	@ (800bb88 <TIM_OC4_SetConfig+0xb0>)
 800bb38:	4293      	cmp	r3, r2
 800bb3a:	d007      	beq.n	800bb4c <TIM_OC4_SetConfig+0x74>
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	4a13      	ldr	r2, [pc, #76]	@ (800bb8c <TIM_OC4_SetConfig+0xb4>)
 800bb40:	4293      	cmp	r3, r2
 800bb42:	d003      	beq.n	800bb4c <TIM_OC4_SetConfig+0x74>
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	4a12      	ldr	r2, [pc, #72]	@ (800bb90 <TIM_OC4_SetConfig+0xb8>)
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	d109      	bne.n	800bb60 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bb52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	695b      	ldr	r3, [r3, #20]
 800bb58:	019b      	lsls	r3, r3, #6
 800bb5a:	697a      	ldr	r2, [r7, #20]
 800bb5c:	4313      	orrs	r3, r2
 800bb5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	697a      	ldr	r2, [r7, #20]
 800bb64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	68fa      	ldr	r2, [r7, #12]
 800bb6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	685a      	ldr	r2, [r3, #4]
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	693a      	ldr	r2, [r7, #16]
 800bb78:	621a      	str	r2, [r3, #32]
}
 800bb7a:	bf00      	nop
 800bb7c:	371c      	adds	r7, #28
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb84:	4770      	bx	lr
 800bb86:	bf00      	nop
 800bb88:	40012c00 	.word	0x40012c00
 800bb8c:	40014400 	.word	0x40014400
 800bb90:	40014800 	.word	0x40014800

0800bb94 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bb94:	b480      	push	{r7}
 800bb96:	b087      	sub	sp, #28
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
 800bb9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	6a1b      	ldr	r3, [r3, #32]
 800bba2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6a1b      	ldr	r3, [r3, #32]
 800bba8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	685b      	ldr	r3, [r3, #4]
 800bbb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bbba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bbc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bbc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	68fa      	ldr	r2, [r7, #12]
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bbd8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	689b      	ldr	r3, [r3, #8]
 800bbde:	041b      	lsls	r3, r3, #16
 800bbe0:	693a      	ldr	r2, [r7, #16]
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	4a13      	ldr	r2, [pc, #76]	@ (800bc38 <TIM_OC5_SetConfig+0xa4>)
 800bbea:	4293      	cmp	r3, r2
 800bbec:	d007      	beq.n	800bbfe <TIM_OC5_SetConfig+0x6a>
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	4a12      	ldr	r2, [pc, #72]	@ (800bc3c <TIM_OC5_SetConfig+0xa8>)
 800bbf2:	4293      	cmp	r3, r2
 800bbf4:	d003      	beq.n	800bbfe <TIM_OC5_SetConfig+0x6a>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	4a11      	ldr	r2, [pc, #68]	@ (800bc40 <TIM_OC5_SetConfig+0xac>)
 800bbfa:	4293      	cmp	r3, r2
 800bbfc:	d109      	bne.n	800bc12 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bc04:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bc06:	683b      	ldr	r3, [r7, #0]
 800bc08:	695b      	ldr	r3, [r3, #20]
 800bc0a:	021b      	lsls	r3, r3, #8
 800bc0c:	697a      	ldr	r2, [r7, #20]
 800bc0e:	4313      	orrs	r3, r2
 800bc10:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	697a      	ldr	r2, [r7, #20]
 800bc16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	68fa      	ldr	r2, [r7, #12]
 800bc1c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	685a      	ldr	r2, [r3, #4]
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	693a      	ldr	r2, [r7, #16]
 800bc2a:	621a      	str	r2, [r3, #32]
}
 800bc2c:	bf00      	nop
 800bc2e:	371c      	adds	r7, #28
 800bc30:	46bd      	mov	sp, r7
 800bc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc36:	4770      	bx	lr
 800bc38:	40012c00 	.word	0x40012c00
 800bc3c:	40014400 	.word	0x40014400
 800bc40:	40014800 	.word	0x40014800

0800bc44 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bc44:	b480      	push	{r7}
 800bc46:	b087      	sub	sp, #28
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
 800bc4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6a1b      	ldr	r3, [r3, #32]
 800bc52:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	6a1b      	ldr	r3, [r3, #32]
 800bc58:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	685b      	ldr	r3, [r3, #4]
 800bc64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bc72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	021b      	lsls	r3, r3, #8
 800bc7e:	68fa      	ldr	r2, [r7, #12]
 800bc80:	4313      	orrs	r3, r2
 800bc82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bc84:	693b      	ldr	r3, [r7, #16]
 800bc86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bc8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bc8c:	683b      	ldr	r3, [r7, #0]
 800bc8e:	689b      	ldr	r3, [r3, #8]
 800bc90:	051b      	lsls	r3, r3, #20
 800bc92:	693a      	ldr	r2, [r7, #16]
 800bc94:	4313      	orrs	r3, r2
 800bc96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	4a14      	ldr	r2, [pc, #80]	@ (800bcec <TIM_OC6_SetConfig+0xa8>)
 800bc9c:	4293      	cmp	r3, r2
 800bc9e:	d007      	beq.n	800bcb0 <TIM_OC6_SetConfig+0x6c>
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	4a13      	ldr	r2, [pc, #76]	@ (800bcf0 <TIM_OC6_SetConfig+0xac>)
 800bca4:	4293      	cmp	r3, r2
 800bca6:	d003      	beq.n	800bcb0 <TIM_OC6_SetConfig+0x6c>
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	4a12      	ldr	r2, [pc, #72]	@ (800bcf4 <TIM_OC6_SetConfig+0xb0>)
 800bcac:	4293      	cmp	r3, r2
 800bcae:	d109      	bne.n	800bcc4 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bcb0:	697b      	ldr	r3, [r7, #20]
 800bcb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bcb6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	695b      	ldr	r3, [r3, #20]
 800bcbc:	029b      	lsls	r3, r3, #10
 800bcbe:	697a      	ldr	r2, [r7, #20]
 800bcc0:	4313      	orrs	r3, r2
 800bcc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	697a      	ldr	r2, [r7, #20]
 800bcc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	68fa      	ldr	r2, [r7, #12]
 800bcce:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bcd0:	683b      	ldr	r3, [r7, #0]
 800bcd2:	685a      	ldr	r2, [r3, #4]
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	693a      	ldr	r2, [r7, #16]
 800bcdc:	621a      	str	r2, [r3, #32]
}
 800bcde:	bf00      	nop
 800bce0:	371c      	adds	r7, #28
 800bce2:	46bd      	mov	sp, r7
 800bce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce8:	4770      	bx	lr
 800bcea:	bf00      	nop
 800bcec:	40012c00 	.word	0x40012c00
 800bcf0:	40014400 	.word	0x40014400
 800bcf4:	40014800 	.word	0x40014800

0800bcf8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800bcf8:	b480      	push	{r7}
 800bcfa:	b087      	sub	sp, #28
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	60f8      	str	r0, [r7, #12]
 800bd00:	60b9      	str	r1, [r7, #8]
 800bd02:	607a      	str	r2, [r7, #4]
 800bd04:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	6a1b      	ldr	r3, [r3, #32]
 800bd0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	6a1b      	ldr	r3, [r3, #32]
 800bd10:	f023 0201 	bic.w	r2, r3, #1
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	4a27      	ldr	r2, [pc, #156]	@ (800bdb8 <TIM_TI1_SetConfig+0xc0>)
 800bd1c:	4293      	cmp	r3, r2
 800bd1e:	d007      	beq.n	800bd30 <TIM_TI1_SetConfig+0x38>
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	4a26      	ldr	r2, [pc, #152]	@ (800bdbc <TIM_TI1_SetConfig+0xc4>)
 800bd24:	4293      	cmp	r3, r2
 800bd26:	d003      	beq.n	800bd30 <TIM_TI1_SetConfig+0x38>
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	4a25      	ldr	r2, [pc, #148]	@ (800bdc0 <TIM_TI1_SetConfig+0xc8>)
 800bd2c:	4293      	cmp	r3, r2
 800bd2e:	d105      	bne.n	800bd3c <TIM_TI1_SetConfig+0x44>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	6a1b      	ldr	r3, [r3, #32]
 800bd34:	f023 0204 	bic.w	r2, r3, #4
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	699b      	ldr	r3, [r3, #24]
 800bd40:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	4a1c      	ldr	r2, [pc, #112]	@ (800bdb8 <TIM_TI1_SetConfig+0xc0>)
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d003      	beq.n	800bd52 <TIM_TI1_SetConfig+0x5a>
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd50:	d101      	bne.n	800bd56 <TIM_TI1_SetConfig+0x5e>
 800bd52:	2301      	movs	r3, #1
 800bd54:	e000      	b.n	800bd58 <TIM_TI1_SetConfig+0x60>
 800bd56:	2300      	movs	r3, #0
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d008      	beq.n	800bd6e <TIM_TI1_SetConfig+0x76>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800bd5c:	697b      	ldr	r3, [r7, #20]
 800bd5e:	f023 0303 	bic.w	r3, r3, #3
 800bd62:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800bd64:	697a      	ldr	r2, [r7, #20]
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	4313      	orrs	r3, r2
 800bd6a:	617b      	str	r3, [r7, #20]
 800bd6c:	e003      	b.n	800bd76 <TIM_TI1_SetConfig+0x7e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	f043 0301 	orr.w	r3, r3, #1
 800bd74:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bd7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	011b      	lsls	r3, r3, #4
 800bd82:	b2db      	uxtb	r3, r3
 800bd84:	697a      	ldr	r2, [r7, #20]
 800bd86:	4313      	orrs	r3, r2
 800bd88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bd8a:	693b      	ldr	r3, [r7, #16]
 800bd8c:	f023 030a 	bic.w	r3, r3, #10
 800bd90:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	f003 030a 	and.w	r3, r3, #10
 800bd98:	693a      	ldr	r2, [r7, #16]
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	697a      	ldr	r2, [r7, #20]
 800bda2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	693a      	ldr	r2, [r7, #16]
 800bda8:	621a      	str	r2, [r3, #32]
}
 800bdaa:	bf00      	nop
 800bdac:	371c      	adds	r7, #28
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb4:	4770      	bx	lr
 800bdb6:	bf00      	nop
 800bdb8:	40012c00 	.word	0x40012c00
 800bdbc:	40014800 	.word	0x40014800
 800bdc0:	40014400 	.word	0x40014400

0800bdc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bdc4:	b480      	push	{r7}
 800bdc6:	b087      	sub	sp, #28
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	60f8      	str	r0, [r7, #12]
 800bdcc:	60b9      	str	r1, [r7, #8]
 800bdce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	6a1b      	ldr	r3, [r3, #32]
 800bdd4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	6a1b      	ldr	r3, [r3, #32]
 800bdda:	f023 0201 	bic.w	r2, r3, #1
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	4a18      	ldr	r2, [pc, #96]	@ (800be48 <TIM_TI1_ConfigInputStage+0x84>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d007      	beq.n	800bdfa <TIM_TI1_ConfigInputStage+0x36>
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	4a17      	ldr	r2, [pc, #92]	@ (800be4c <TIM_TI1_ConfigInputStage+0x88>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d003      	beq.n	800bdfa <TIM_TI1_ConfigInputStage+0x36>
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	4a16      	ldr	r2, [pc, #88]	@ (800be50 <TIM_TI1_ConfigInputStage+0x8c>)
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	d105      	bne.n	800be06 <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	6a1b      	ldr	r3, [r3, #32]
 800bdfe:	f023 0204 	bic.w	r2, r3, #4
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	699b      	ldr	r3, [r3, #24]
 800be0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800be12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	011b      	lsls	r3, r3, #4
 800be18:	693a      	ldr	r2, [r7, #16]
 800be1a:	4313      	orrs	r3, r2
 800be1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800be1e:	697b      	ldr	r3, [r7, #20]
 800be20:	f023 030a 	bic.w	r3, r3, #10
 800be24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800be26:	697a      	ldr	r2, [r7, #20]
 800be28:	68bb      	ldr	r3, [r7, #8]
 800be2a:	4313      	orrs	r3, r2
 800be2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	693a      	ldr	r2, [r7, #16]
 800be32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	697a      	ldr	r2, [r7, #20]
 800be38:	621a      	str	r2, [r3, #32]
}
 800be3a:	bf00      	nop
 800be3c:	371c      	adds	r7, #28
 800be3e:	46bd      	mov	sp, r7
 800be40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be44:	4770      	bx	lr
 800be46:	bf00      	nop
 800be48:	40012c00 	.word	0x40012c00
 800be4c:	40014800 	.word	0x40014800
 800be50:	40014400 	.word	0x40014400

0800be54 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800be54:	b480      	push	{r7}
 800be56:	b087      	sub	sp, #28
 800be58:	af00      	add	r7, sp, #0
 800be5a:	60f8      	str	r0, [r7, #12]
 800be5c:	60b9      	str	r1, [r7, #8]
 800be5e:	607a      	str	r2, [r7, #4]
 800be60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	6a1b      	ldr	r3, [r3, #32]
 800be66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	6a1b      	ldr	r3, [r3, #32]
 800be6c:	f023 0210 	bic.w	r2, r3, #16
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	4a1b      	ldr	r2, [pc, #108]	@ (800bee4 <TIM_TI2_SetConfig+0x90>)
 800be78:	4293      	cmp	r3, r2
 800be7a:	d105      	bne.n	800be88 <TIM_TI2_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	6a1b      	ldr	r3, [r3, #32]
 800be80:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	699b      	ldr	r3, [r3, #24]
 800be8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800be8e:	693b      	ldr	r3, [r7, #16]
 800be90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	021b      	lsls	r3, r3, #8
 800be9a:	693a      	ldr	r2, [r7, #16]
 800be9c:	4313      	orrs	r3, r2
 800be9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bea0:	693b      	ldr	r3, [r7, #16]
 800bea2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bea6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	031b      	lsls	r3, r3, #12
 800beac:	b29b      	uxth	r3, r3
 800beae:	693a      	ldr	r2, [r7, #16]
 800beb0:	4313      	orrs	r3, r2
 800beb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800beb4:	697b      	ldr	r3, [r7, #20]
 800beb6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800beba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	011b      	lsls	r3, r3, #4
 800bec0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800bec4:	697a      	ldr	r2, [r7, #20]
 800bec6:	4313      	orrs	r3, r2
 800bec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	693a      	ldr	r2, [r7, #16]
 800bece:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	697a      	ldr	r2, [r7, #20]
 800bed4:	621a      	str	r2, [r3, #32]
}
 800bed6:	bf00      	nop
 800bed8:	371c      	adds	r7, #28
 800beda:	46bd      	mov	sp, r7
 800bedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee0:	4770      	bx	lr
 800bee2:	bf00      	nop
 800bee4:	40012c00 	.word	0x40012c00

0800bee8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bee8:	b480      	push	{r7}
 800beea:	b087      	sub	sp, #28
 800beec:	af00      	add	r7, sp, #0
 800beee:	60f8      	str	r0, [r7, #12]
 800bef0:	60b9      	str	r1, [r7, #8]
 800bef2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	6a1b      	ldr	r3, [r3, #32]
 800bef8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	6a1b      	ldr	r3, [r3, #32]
 800befe:	f023 0210 	bic.w	r2, r3, #16
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	4a14      	ldr	r2, [pc, #80]	@ (800bf5c <TIM_TI2_ConfigInputStage+0x74>)
 800bf0a:	4293      	cmp	r3, r2
 800bf0c:	d105      	bne.n	800bf1a <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	6a1b      	ldr	r3, [r3, #32]
 800bf12:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	699b      	ldr	r3, [r3, #24]
 800bf1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bf20:	693b      	ldr	r3, [r7, #16]
 800bf22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bf26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	031b      	lsls	r3, r3, #12
 800bf2c:	693a      	ldr	r2, [r7, #16]
 800bf2e:	4313      	orrs	r3, r2
 800bf30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bf32:	697b      	ldr	r3, [r7, #20]
 800bf34:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bf38:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	011b      	lsls	r3, r3, #4
 800bf3e:	697a      	ldr	r2, [r7, #20]
 800bf40:	4313      	orrs	r3, r2
 800bf42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	693a      	ldr	r2, [r7, #16]
 800bf48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	697a      	ldr	r2, [r7, #20]
 800bf4e:	621a      	str	r2, [r3, #32]
}
 800bf50:	bf00      	nop
 800bf52:	371c      	adds	r7, #28
 800bf54:	46bd      	mov	sp, r7
 800bf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5a:	4770      	bx	lr
 800bf5c:	40012c00 	.word	0x40012c00

0800bf60 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bf60:	b480      	push	{r7}
 800bf62:	b087      	sub	sp, #28
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	60f8      	str	r0, [r7, #12]
 800bf68:	60b9      	str	r1, [r7, #8]
 800bf6a:	607a      	str	r2, [r7, #4]
 800bf6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	6a1b      	ldr	r3, [r3, #32]
 800bf72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	6a1b      	ldr	r3, [r3, #32]
 800bf78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 3N: Reset the CC3NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	4a1a      	ldr	r2, [pc, #104]	@ (800bfec <TIM_TI3_SetConfig+0x8c>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d105      	bne.n	800bf94 <TIM_TI3_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	6a1b      	ldr	r3, [r3, #32]
 800bf8c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	69db      	ldr	r3, [r3, #28]
 800bf98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	f023 0303 	bic.w	r3, r3, #3
 800bfa0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800bfa2:	693a      	ldr	r2, [r7, #16]
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	4313      	orrs	r3, r2
 800bfa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bfb0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	011b      	lsls	r3, r3, #4
 800bfb6:	b2db      	uxtb	r3, r3
 800bfb8:	693a      	ldr	r2, [r7, #16]
 800bfba:	4313      	orrs	r3, r2
 800bfbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800bfc4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800bfc6:	68bb      	ldr	r3, [r7, #8]
 800bfc8:	021b      	lsls	r3, r3, #8
 800bfca:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800bfce:	697a      	ldr	r2, [r7, #20]
 800bfd0:	4313      	orrs	r3, r2
 800bfd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	693a      	ldr	r2, [r7, #16]
 800bfd8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	697a      	ldr	r2, [r7, #20]
 800bfde:	621a      	str	r2, [r3, #32]
}
 800bfe0:	bf00      	nop
 800bfe2:	371c      	adds	r7, #28
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfea:	4770      	bx	lr
 800bfec:	40012c00 	.word	0x40012c00

0800bff0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bff0:	b480      	push	{r7}
 800bff2:	b087      	sub	sp, #28
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	60f8      	str	r0, [r7, #12]
 800bff8:	60b9      	str	r1, [r7, #8]
 800bffa:	607a      	str	r2, [r7, #4]
 800bffc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	6a1b      	ldr	r3, [r3, #32]
 800c002:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6a1b      	ldr	r3, [r3, #32]
 800c008:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	69db      	ldr	r3, [r3, #28]
 800c014:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800c016:	693b      	ldr	r3, [r7, #16]
 800c018:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c01c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	021b      	lsls	r3, r3, #8
 800c022:	693a      	ldr	r2, [r7, #16]
 800c024:	4313      	orrs	r3, r2
 800c026:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c02e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	031b      	lsls	r3, r3, #12
 800c034:	b29b      	uxth	r3, r3
 800c036:	693a      	ldr	r2, [r7, #16]
 800c038:	4313      	orrs	r3, r2
 800c03a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800c03c:	697b      	ldr	r3, [r7, #20]
 800c03e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800c042:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	031b      	lsls	r3, r3, #12
 800c048:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800c04c:	697a      	ldr	r2, [r7, #20]
 800c04e:	4313      	orrs	r3, r2
 800c050:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	693a      	ldr	r2, [r7, #16]
 800c056:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	697a      	ldr	r2, [r7, #20]
 800c05c:	621a      	str	r2, [r3, #32]
}
 800c05e:	bf00      	nop
 800c060:	371c      	adds	r7, #28
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr

0800c06a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c06a:	b480      	push	{r7}
 800c06c:	b085      	sub	sp, #20
 800c06e:	af00      	add	r7, sp, #0
 800c070:	6078      	str	r0, [r7, #4]
 800c072:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	689b      	ldr	r3, [r3, #8]
 800c078:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800c080:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c084:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c086:	683a      	ldr	r2, [r7, #0]
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	4313      	orrs	r3, r2
 800c08c:	f043 0307 	orr.w	r3, r3, #7
 800c090:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	68fa      	ldr	r2, [r7, #12]
 800c096:	609a      	str	r2, [r3, #8]
}
 800c098:	bf00      	nop
 800c09a:	3714      	adds	r7, #20
 800c09c:	46bd      	mov	sp, r7
 800c09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a2:	4770      	bx	lr

0800c0a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c0a4:	b480      	push	{r7}
 800c0a6:	b087      	sub	sp, #28
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	60f8      	str	r0, [r7, #12]
 800c0ac:	60b9      	str	r1, [r7, #8]
 800c0ae:	607a      	str	r2, [r7, #4]
 800c0b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	689b      	ldr	r3, [r3, #8]
 800c0b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c0b8:	697b      	ldr	r3, [r7, #20]
 800c0ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c0be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c0c0:	683b      	ldr	r3, [r7, #0]
 800c0c2:	021a      	lsls	r2, r3, #8
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	431a      	orrs	r2, r3
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	4313      	orrs	r3, r2
 800c0cc:	697a      	ldr	r2, [r7, #20]
 800c0ce:	4313      	orrs	r3, r2
 800c0d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	697a      	ldr	r2, [r7, #20]
 800c0d6:	609a      	str	r2, [r3, #8]
}
 800c0d8:	bf00      	nop
 800c0da:	371c      	adds	r7, #28
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e2:	4770      	bx	lr

0800c0e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c0e4:	b480      	push	{r7}
 800c0e6:	b085      	sub	sp, #20
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
 800c0ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d101      	bne.n	800c0fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c0f8:	2302      	movs	r3, #2
 800c0fa:	e04a      	b.n	800c192 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2201      	movs	r2, #1
 800c100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2202      	movs	r2, #2
 800c108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	685b      	ldr	r3, [r3, #4]
 800c112:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	689b      	ldr	r3, [r3, #8]
 800c11a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	4a1f      	ldr	r2, [pc, #124]	@ (800c1a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800c122:	4293      	cmp	r3, r2
 800c124:	d108      	bne.n	800c138 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c12c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	685b      	ldr	r3, [r3, #4]
 800c132:	68fa      	ldr	r2, [r7, #12]
 800c134:	4313      	orrs	r3, r2
 800c136:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c13e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	68fa      	ldr	r2, [r7, #12]
 800c146:	4313      	orrs	r3, r2
 800c148:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	68fa      	ldr	r2, [r7, #12]
 800c150:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	4a12      	ldr	r2, [pc, #72]	@ (800c1a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800c158:	4293      	cmp	r3, r2
 800c15a:	d004      	beq.n	800c166 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c164:	d10c      	bne.n	800c180 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c16c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	689b      	ldr	r3, [r3, #8]
 800c172:	68ba      	ldr	r2, [r7, #8]
 800c174:	4313      	orrs	r3, r2
 800c176:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	68ba      	ldr	r2, [r7, #8]
 800c17e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2201      	movs	r2, #1
 800c184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2200      	movs	r2, #0
 800c18c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c190:	2300      	movs	r3, #0
}
 800c192:	4618      	mov	r0, r3
 800c194:	3714      	adds	r7, #20
 800c196:	46bd      	mov	sp, r7
 800c198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19c:	4770      	bx	lr
 800c19e:	bf00      	nop
 800c1a0:	40012c00 	.word	0x40012c00

0800c1a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b085      	sub	sp, #20
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
 800c1ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c1b8:	2b01      	cmp	r3, #1
 800c1ba:	d101      	bne.n	800c1c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c1bc:	2302      	movs	r3, #2
 800c1be:	e06e      	b.n	800c29e <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2201      	movs	r2, #1
 800c1c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	68db      	ldr	r3, [r3, #12]
 800c1d2:	4313      	orrs	r3, r2
 800c1d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	689b      	ldr	r3, [r3, #8]
 800c1e0:	4313      	orrs	r3, r2
 800c1e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	685b      	ldr	r3, [r3, #4]
 800c1ee:	4313      	orrs	r3, r2
 800c1f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	4313      	orrs	r3, r2
 800c1fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	691b      	ldr	r3, [r3, #16]
 800c20a:	4313      	orrs	r3, r2
 800c20c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	695b      	ldr	r3, [r3, #20]
 800c218:	4313      	orrs	r3, r2
 800c21a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c226:	4313      	orrs	r3, r2
 800c228:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c230:	683b      	ldr	r3, [r7, #0]
 800c232:	699b      	ldr	r3, [r3, #24]
 800c234:	041b      	lsls	r3, r3, #16
 800c236:	4313      	orrs	r3, r2
 800c238:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	69db      	ldr	r3, [r3, #28]
 800c244:	4313      	orrs	r3, r2
 800c246:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	4a17      	ldr	r2, [pc, #92]	@ (800c2ac <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800c24e:	4293      	cmp	r3, r2
 800c250:	d11c      	bne.n	800c28c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c25c:	051b      	lsls	r3, r3, #20
 800c25e:	4313      	orrs	r3, r2
 800c260:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	6a1b      	ldr	r3, [r3, #32]
 800c26c:	4313      	orrs	r3, r2
 800c26e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c27a:	4313      	orrs	r3, r2
 800c27c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c288:	4313      	orrs	r3, r2
 800c28a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	68fa      	ldr	r2, [r7, #12]
 800c292:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2200      	movs	r2, #0
 800c298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c29c:	2300      	movs	r3, #0
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	3714      	adds	r7, #20
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a8:	4770      	bx	lr
 800c2aa:	bf00      	nop
 800c2ac:	40012c00 	.word	0x40012c00

0800c2b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c2b0:	b480      	push	{r7}
 800c2b2:	b083      	sub	sp, #12
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c2b8:	bf00      	nop
 800c2ba:	370c      	adds	r7, #12
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c2:	4770      	bx	lr

0800c2c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b083      	sub	sp, #12
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c2cc:	bf00      	nop
 800c2ce:	370c      	adds	r7, #12
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d6:	4770      	bx	lr

0800c2d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b083      	sub	sp, #12
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c2e0:	bf00      	nop
 800c2e2:	370c      	adds	r7, #12
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ea:	4770      	bx	lr

0800c2ec <LL_RCC_GetUSARTClockSource>:
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b083      	sub	sp, #12
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800c2f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c2f8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	4013      	ands	r3, r2
}
 800c300:	4618      	mov	r0, r3
 800c302:	370c      	adds	r7, #12
 800c304:	46bd      	mov	sp, r7
 800c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30a:	4770      	bx	lr

0800c30c <LL_RCC_GetLPUARTClockSource>:
{
 800c30c:	b480      	push	{r7}
 800c30e:	b083      	sub	sp, #12
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800c314:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c318:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	4013      	ands	r3, r2
}
 800c320:	4618      	mov	r0, r3
 800c322:	370c      	adds	r7, #12
 800c324:	46bd      	mov	sp, r7
 800c326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32a:	4770      	bx	lr

0800c32c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b082      	sub	sp, #8
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d101      	bne.n	800c33e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c33a:	2301      	movs	r3, #1
 800c33c:	e042      	b.n	800c3c4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c344:	2b00      	cmp	r3, #0
 800c346:	d106      	bne.n	800c356 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2200      	movs	r2, #0
 800c34c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f7f7 fe4b 	bl	8003fec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2224      	movs	r2, #36	@ 0x24
 800c35a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	681a      	ldr	r2, [r3, #0]
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	f022 0201 	bic.w	r2, r2, #1
 800c36c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c372:	2b00      	cmp	r3, #0
 800c374:	d002      	beq.n	800c37c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f000 fdb2 	bl	800cee0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	f000 fb87 	bl	800ca90 <UART_SetConfig>
 800c382:	4603      	mov	r3, r0
 800c384:	2b01      	cmp	r3, #1
 800c386:	d101      	bne.n	800c38c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c388:	2301      	movs	r3, #1
 800c38a:	e01b      	b.n	800c3c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	685a      	ldr	r2, [r3, #4]
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c39a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	689a      	ldr	r2, [r3, #8]
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c3aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	681a      	ldr	r2, [r3, #0]
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	f042 0201 	orr.w	r2, r2, #1
 800c3ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f000 fe31 	bl	800d024 <UART_CheckIdleState>
 800c3c2:	4603      	mov	r3, r0
}
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	3708      	adds	r7, #8
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b0ba      	sub	sp, #232	@ 0xe8
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	69db      	ldr	r3, [r3, #28]
 800c3da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	689b      	ldr	r3, [r3, #8]
 800c3ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c3f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c3f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c3fa:	4013      	ands	r3, r2
 800c3fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c400:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c404:	2b00      	cmp	r3, #0
 800c406:	d11b      	bne.n	800c440 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c40c:	f003 0320 	and.w	r3, r3, #32
 800c410:	2b00      	cmp	r3, #0
 800c412:	d015      	beq.n	800c440 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c418:	f003 0320 	and.w	r3, r3, #32
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d105      	bne.n	800c42c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c420:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d009      	beq.n	800c440 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c430:	2b00      	cmp	r3, #0
 800c432:	f000 8300 	beq.w	800ca36 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c43a:	6878      	ldr	r0, [r7, #4]
 800c43c:	4798      	blx	r3
      }
      return;
 800c43e:	e2fa      	b.n	800ca36 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c440:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c444:	2b00      	cmp	r3, #0
 800c446:	f000 8123 	beq.w	800c690 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c44a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c44e:	4b8d      	ldr	r3, [pc, #564]	@ (800c684 <HAL_UART_IRQHandler+0x2b8>)
 800c450:	4013      	ands	r3, r2
 800c452:	2b00      	cmp	r3, #0
 800c454:	d106      	bne.n	800c464 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c456:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c45a:	4b8b      	ldr	r3, [pc, #556]	@ (800c688 <HAL_UART_IRQHandler+0x2bc>)
 800c45c:	4013      	ands	r3, r2
 800c45e:	2b00      	cmp	r3, #0
 800c460:	f000 8116 	beq.w	800c690 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c468:	f003 0301 	and.w	r3, r3, #1
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d011      	beq.n	800c494 <HAL_UART_IRQHandler+0xc8>
 800c470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d00b      	beq.n	800c494 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	2201      	movs	r2, #1
 800c482:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c48a:	f043 0201 	orr.w	r2, r3, #1
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c498:	f003 0302 	and.w	r3, r3, #2
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d011      	beq.n	800c4c4 <HAL_UART_IRQHandler+0xf8>
 800c4a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c4a4:	f003 0301 	and.w	r3, r3, #1
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d00b      	beq.n	800c4c4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	2202      	movs	r2, #2
 800c4b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4ba:	f043 0204 	orr.w	r2, r3, #4
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c4c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c4c8:	f003 0304 	and.w	r3, r3, #4
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d011      	beq.n	800c4f4 <HAL_UART_IRQHandler+0x128>
 800c4d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c4d4:	f003 0301 	and.w	r3, r3, #1
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d00b      	beq.n	800c4f4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	2204      	movs	r2, #4
 800c4e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4ea:	f043 0202 	orr.w	r2, r3, #2
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c4f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c4f8:	f003 0308 	and.w	r3, r3, #8
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d017      	beq.n	800c530 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c504:	f003 0320 	and.w	r3, r3, #32
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d105      	bne.n	800c518 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c50c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c510:	4b5c      	ldr	r3, [pc, #368]	@ (800c684 <HAL_UART_IRQHandler+0x2b8>)
 800c512:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c514:	2b00      	cmp	r3, #0
 800c516:	d00b      	beq.n	800c530 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	2208      	movs	r2, #8
 800c51e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c526:	f043 0208 	orr.w	r2, r3, #8
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c534:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d012      	beq.n	800c562 <HAL_UART_IRQHandler+0x196>
 800c53c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c540:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c544:	2b00      	cmp	r3, #0
 800c546:	d00c      	beq.n	800c562 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c550:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c558:	f043 0220 	orr.w	r2, r3, #32
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c568:	2b00      	cmp	r3, #0
 800c56a:	f000 8266 	beq.w	800ca3a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c56e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c572:	f003 0320 	and.w	r3, r3, #32
 800c576:	2b00      	cmp	r3, #0
 800c578:	d013      	beq.n	800c5a2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c57a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c57e:	f003 0320 	and.w	r3, r3, #32
 800c582:	2b00      	cmp	r3, #0
 800c584:	d105      	bne.n	800c592 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c58a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d007      	beq.n	800c5a2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c596:	2b00      	cmp	r3, #0
 800c598:	d003      	beq.n	800c5a2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	689b      	ldr	r3, [r3, #8]
 800c5b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5b6:	2b40      	cmp	r3, #64	@ 0x40
 800c5b8:	d005      	beq.n	800c5c6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c5ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c5be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d054      	beq.n	800c670 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c5c6:	6878      	ldr	r0, [r7, #4]
 800c5c8:	f000 fe43 	bl	800d252 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	689b      	ldr	r3, [r3, #8]
 800c5d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5d6:	2b40      	cmp	r3, #64	@ 0x40
 800c5d8:	d146      	bne.n	800c668 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	3308      	adds	r3, #8
 800c5e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c5e8:	e853 3f00 	ldrex	r3, [r3]
 800c5ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c5f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c5f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c5f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	3308      	adds	r3, #8
 800c602:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c606:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c60a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c60e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c612:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c616:	e841 2300 	strex	r3, r2, [r1]
 800c61a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c61e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c622:	2b00      	cmp	r3, #0
 800c624:	d1d9      	bne.n	800c5da <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d017      	beq.n	800c660 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c636:	4a15      	ldr	r2, [pc, #84]	@ (800c68c <HAL_UART_IRQHandler+0x2c0>)
 800c638:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c640:	4618      	mov	r0, r3
 800c642:	f7f9 febc 	bl	80063be <HAL_DMA_Abort_IT>
 800c646:	4603      	mov	r3, r0
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d019      	beq.n	800c680 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c654:	687a      	ldr	r2, [r7, #4]
 800c656:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c65a:	4610      	mov	r0, r2
 800c65c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c65e:	e00f      	b.n	800c680 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	f000 f9ff 	bl	800ca64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c666:	e00b      	b.n	800c680 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c668:	6878      	ldr	r0, [r7, #4]
 800c66a:	f000 f9fb 	bl	800ca64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c66e:	e007      	b.n	800c680 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c670:	6878      	ldr	r0, [r7, #4]
 800c672:	f000 f9f7 	bl	800ca64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2200      	movs	r2, #0
 800c67a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c67e:	e1dc      	b.n	800ca3a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c680:	bf00      	nop
    return;
 800c682:	e1da      	b.n	800ca3a <HAL_UART_IRQHandler+0x66e>
 800c684:	10000001 	.word	0x10000001
 800c688:	04000120 	.word	0x04000120
 800c68c:	0800d31f 	.word	0x0800d31f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c694:	2b01      	cmp	r3, #1
 800c696:	f040 8170 	bne.w	800c97a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c69a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c69e:	f003 0310 	and.w	r3, r3, #16
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	f000 8169 	beq.w	800c97a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c6a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6ac:	f003 0310 	and.w	r3, r3, #16
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	f000 8162 	beq.w	800c97a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	2210      	movs	r2, #16
 800c6bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	689b      	ldr	r3, [r3, #8]
 800c6c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6c8:	2b40      	cmp	r3, #64	@ 0x40
 800c6ca:	f040 80d8 	bne.w	800c87e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	685b      	ldr	r3, [r3, #4]
 800c6d8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c6dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	f000 80af 	beq.w	800c844 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c6ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	f080 80a7 	bcs.w	800c844 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c6fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	f003 0320 	and.w	r3, r3, #32
 800c70e:	2b00      	cmp	r3, #0
 800c710:	f040 8087 	bne.w	800c822 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c71c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c720:	e853 3f00 	ldrex	r3, [r3]
 800c724:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c728:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c72c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c730:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	461a      	mov	r2, r3
 800c73a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c73e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c742:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c746:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c74a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c74e:	e841 2300 	strex	r3, r2, [r1]
 800c752:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c756:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d1da      	bne.n	800c714 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	3308      	adds	r3, #8
 800c764:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c766:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c768:	e853 3f00 	ldrex	r3, [r3]
 800c76c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c76e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c770:	f023 0301 	bic.w	r3, r3, #1
 800c774:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	3308      	adds	r3, #8
 800c77e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c782:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c786:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c788:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c78a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c78e:	e841 2300 	strex	r3, r2, [r1]
 800c792:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c794:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c796:	2b00      	cmp	r3, #0
 800c798:	d1e1      	bne.n	800c75e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	3308      	adds	r3, #8
 800c7a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c7a4:	e853 3f00 	ldrex	r3, [r3]
 800c7a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c7aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c7ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	3308      	adds	r3, #8
 800c7ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c7be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c7c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c7c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c7c6:	e841 2300 	strex	r3, r2, [r1]
 800c7ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c7cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d1e3      	bne.n	800c79a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	2220      	movs	r2, #32
 800c7d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	2200      	movs	r2, #0
 800c7de:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7e8:	e853 3f00 	ldrex	r3, [r3]
 800c7ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c7ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7f0:	f023 0310 	bic.w	r3, r3, #16
 800c7f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	461a      	mov	r2, r3
 800c7fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c802:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c804:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c806:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c808:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c80a:	e841 2300 	strex	r3, r2, [r1]
 800c80e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c812:	2b00      	cmp	r3, #0
 800c814:	d1e4      	bne.n	800c7e0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c81c:	4618      	mov	r0, r3
 800c81e:	f7f9 fd6f 	bl	8006300 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	2202      	movs	r2, #2
 800c826:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c834:	b29b      	uxth	r3, r3
 800c836:	1ad3      	subs	r3, r2, r3
 800c838:	b29b      	uxth	r3, r3
 800c83a:	4619      	mov	r1, r3
 800c83c:	6878      	ldr	r0, [r7, #4]
 800c83e:	f000 f91b 	bl	800ca78 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c842:	e0fc      	b.n	800ca3e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c84a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c84e:	429a      	cmp	r2, r3
 800c850:	f040 80f5 	bne.w	800ca3e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	f003 0320 	and.w	r3, r3, #32
 800c862:	2b20      	cmp	r3, #32
 800c864:	f040 80eb 	bne.w	800ca3e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2202      	movs	r2, #2
 800c86c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c874:	4619      	mov	r1, r3
 800c876:	6878      	ldr	r0, [r7, #4]
 800c878:	f000 f8fe 	bl	800ca78 <HAL_UARTEx_RxEventCallback>
      return;
 800c87c:	e0df      	b.n	800ca3e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c88a:	b29b      	uxth	r3, r3
 800c88c:	1ad3      	subs	r3, r2, r3
 800c88e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c898:	b29b      	uxth	r3, r3
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	f000 80d1 	beq.w	800ca42 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800c8a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	f000 80cc 	beq.w	800ca42 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8b2:	e853 3f00 	ldrex	r3, [r3]
 800c8b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c8b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c8be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	461a      	mov	r2, r3
 800c8c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c8cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c8d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c8d4:	e841 2300 	strex	r3, r2, [r1]
 800c8d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c8da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d1e4      	bne.n	800c8aa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	3308      	adds	r3, #8
 800c8e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ea:	e853 3f00 	ldrex	r3, [r3]
 800c8ee:	623b      	str	r3, [r7, #32]
   return(result);
 800c8f0:	6a3b      	ldr	r3, [r7, #32]
 800c8f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c8f6:	f023 0301 	bic.w	r3, r3, #1
 800c8fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	3308      	adds	r3, #8
 800c904:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c908:	633a      	str	r2, [r7, #48]	@ 0x30
 800c90a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c90c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c90e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c910:	e841 2300 	strex	r3, r2, [r1]
 800c914:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d1e1      	bne.n	800c8e0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2220      	movs	r2, #32
 800c920:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2200      	movs	r2, #0
 800c928:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	2200      	movs	r2, #0
 800c92e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	e853 3f00 	ldrex	r3, [r3]
 800c93c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	f023 0310 	bic.w	r3, r3, #16
 800c944:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	461a      	mov	r2, r3
 800c94e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c952:	61fb      	str	r3, [r7, #28]
 800c954:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c956:	69b9      	ldr	r1, [r7, #24]
 800c958:	69fa      	ldr	r2, [r7, #28]
 800c95a:	e841 2300 	strex	r3, r2, [r1]
 800c95e:	617b      	str	r3, [r7, #20]
   return(result);
 800c960:	697b      	ldr	r3, [r7, #20]
 800c962:	2b00      	cmp	r3, #0
 800c964:	d1e4      	bne.n	800c930 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2202      	movs	r2, #2
 800c96a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c96c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c970:	4619      	mov	r1, r3
 800c972:	6878      	ldr	r0, [r7, #4]
 800c974:	f000 f880 	bl	800ca78 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c978:	e063      	b.n	800ca42 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c97a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c97e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c982:	2b00      	cmp	r3, #0
 800c984:	d00e      	beq.n	800c9a4 <HAL_UART_IRQHandler+0x5d8>
 800c986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c98a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d008      	beq.n	800c9a4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c99a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c99c:	6878      	ldr	r0, [r7, #4]
 800c99e:	f000 fcf7 	bl	800d390 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c9a2:	e051      	b.n	800ca48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c9a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d014      	beq.n	800c9da <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c9b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c9b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d105      	bne.n	800c9c8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c9bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c9c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d008      	beq.n	800c9da <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d03a      	beq.n	800ca46 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c9d4:	6878      	ldr	r0, [r7, #4]
 800c9d6:	4798      	blx	r3
    }
    return;
 800c9d8:	e035      	b.n	800ca46 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c9da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d009      	beq.n	800c9fa <HAL_UART_IRQHandler+0x62e>
 800c9e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c9ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d003      	beq.n	800c9fa <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800c9f2:	6878      	ldr	r0, [r7, #4]
 800c9f4:	f000 fca1 	bl	800d33a <UART_EndTransmit_IT>
    return;
 800c9f8:	e026      	b.n	800ca48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c9fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d009      	beq.n	800ca1a <HAL_UART_IRQHandler+0x64e>
 800ca06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca0a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d003      	beq.n	800ca1a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ca12:	6878      	ldr	r0, [r7, #4]
 800ca14:	f000 fcd0 	bl	800d3b8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ca18:	e016      	b.n	800ca48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ca1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca1e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d010      	beq.n	800ca48 <HAL_UART_IRQHandler+0x67c>
 800ca26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	da0c      	bge.n	800ca48 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ca2e:	6878      	ldr	r0, [r7, #4]
 800ca30:	f000 fcb8 	bl	800d3a4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ca34:	e008      	b.n	800ca48 <HAL_UART_IRQHandler+0x67c>
      return;
 800ca36:	bf00      	nop
 800ca38:	e006      	b.n	800ca48 <HAL_UART_IRQHandler+0x67c>
    return;
 800ca3a:	bf00      	nop
 800ca3c:	e004      	b.n	800ca48 <HAL_UART_IRQHandler+0x67c>
      return;
 800ca3e:	bf00      	nop
 800ca40:	e002      	b.n	800ca48 <HAL_UART_IRQHandler+0x67c>
      return;
 800ca42:	bf00      	nop
 800ca44:	e000      	b.n	800ca48 <HAL_UART_IRQHandler+0x67c>
    return;
 800ca46:	bf00      	nop
  }
}
 800ca48:	37e8      	adds	r7, #232	@ 0xe8
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	bd80      	pop	{r7, pc}
 800ca4e:	bf00      	nop

0800ca50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ca50:	b480      	push	{r7}
 800ca52:	b083      	sub	sp, #12
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ca58:	bf00      	nop
 800ca5a:	370c      	adds	r7, #12
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca62:	4770      	bx	lr

0800ca64 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ca64:	b480      	push	{r7}
 800ca66:	b083      	sub	sp, #12
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ca6c:	bf00      	nop
 800ca6e:	370c      	adds	r7, #12
 800ca70:	46bd      	mov	sp, r7
 800ca72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca76:	4770      	bx	lr

0800ca78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ca78:	b480      	push	{r7}
 800ca7a:	b083      	sub	sp, #12
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	6078      	str	r0, [r7, #4]
 800ca80:	460b      	mov	r3, r1
 800ca82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ca84:	bf00      	nop
 800ca86:	370c      	adds	r7, #12
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr

0800ca90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ca90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ca94:	b08c      	sub	sp, #48	@ 0x30
 800ca96:	af00      	add	r7, sp, #0
 800ca98:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800caa0:	697b      	ldr	r3, [r7, #20]
 800caa2:	689a      	ldr	r2, [r3, #8]
 800caa4:	697b      	ldr	r3, [r7, #20]
 800caa6:	691b      	ldr	r3, [r3, #16]
 800caa8:	431a      	orrs	r2, r3
 800caaa:	697b      	ldr	r3, [r7, #20]
 800caac:	695b      	ldr	r3, [r3, #20]
 800caae:	431a      	orrs	r2, r3
 800cab0:	697b      	ldr	r3, [r7, #20]
 800cab2:	69db      	ldr	r3, [r3, #28]
 800cab4:	4313      	orrs	r3, r2
 800cab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cab8:	697b      	ldr	r3, [r7, #20]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	681a      	ldr	r2, [r3, #0]
 800cabe:	4baf      	ldr	r3, [pc, #700]	@ (800cd7c <UART_SetConfig+0x2ec>)
 800cac0:	4013      	ands	r3, r2
 800cac2:	697a      	ldr	r2, [r7, #20]
 800cac4:	6812      	ldr	r2, [r2, #0]
 800cac6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cac8:	430b      	orrs	r3, r1
 800caca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	685b      	ldr	r3, [r3, #4]
 800cad2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cad6:	697b      	ldr	r3, [r7, #20]
 800cad8:	68da      	ldr	r2, [r3, #12]
 800cada:	697b      	ldr	r3, [r7, #20]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	430a      	orrs	r2, r1
 800cae0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cae2:	697b      	ldr	r3, [r7, #20]
 800cae4:	699b      	ldr	r3, [r3, #24]
 800cae6:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cae8:	697b      	ldr	r3, [r7, #20]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4aa4      	ldr	r2, [pc, #656]	@ (800cd80 <UART_SetConfig+0x2f0>)
 800caee:	4293      	cmp	r3, r2
 800caf0:	d004      	beq.n	800cafc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800caf2:	697b      	ldr	r3, [r7, #20]
 800caf4:	6a1b      	ldr	r3, [r3, #32]
 800caf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800caf8:	4313      	orrs	r3, r2
 800cafa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cafc:	697b      	ldr	r3, [r7, #20]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800cb06:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800cb0a:	697a      	ldr	r2, [r7, #20]
 800cb0c:	6812      	ldr	r2, [r2, #0]
 800cb0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb10:	430b      	orrs	r3, r1
 800cb12:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cb14:	697b      	ldr	r3, [r7, #20]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb1a:	f023 010f 	bic.w	r1, r3, #15
 800cb1e:	697b      	ldr	r3, [r7, #20]
 800cb20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cb22:	697b      	ldr	r3, [r7, #20]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	430a      	orrs	r2, r1
 800cb28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	4a95      	ldr	r2, [pc, #596]	@ (800cd84 <UART_SetConfig+0x2f4>)
 800cb30:	4293      	cmp	r3, r2
 800cb32:	d125      	bne.n	800cb80 <UART_SetConfig+0xf0>
 800cb34:	2003      	movs	r0, #3
 800cb36:	f7ff fbd9 	bl	800c2ec <LL_RCC_GetUSARTClockSource>
 800cb3a:	4603      	mov	r3, r0
 800cb3c:	2b03      	cmp	r3, #3
 800cb3e:	d81b      	bhi.n	800cb78 <UART_SetConfig+0xe8>
 800cb40:	a201      	add	r2, pc, #4	@ (adr r2, 800cb48 <UART_SetConfig+0xb8>)
 800cb42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb46:	bf00      	nop
 800cb48:	0800cb59 	.word	0x0800cb59
 800cb4c:	0800cb69 	.word	0x0800cb69
 800cb50:	0800cb61 	.word	0x0800cb61
 800cb54:	0800cb71 	.word	0x0800cb71
 800cb58:	2301      	movs	r3, #1
 800cb5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb5e:	e042      	b.n	800cbe6 <UART_SetConfig+0x156>
 800cb60:	2302      	movs	r3, #2
 800cb62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb66:	e03e      	b.n	800cbe6 <UART_SetConfig+0x156>
 800cb68:	2304      	movs	r3, #4
 800cb6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb6e:	e03a      	b.n	800cbe6 <UART_SetConfig+0x156>
 800cb70:	2308      	movs	r3, #8
 800cb72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb76:	e036      	b.n	800cbe6 <UART_SetConfig+0x156>
 800cb78:	2310      	movs	r3, #16
 800cb7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb7e:	e032      	b.n	800cbe6 <UART_SetConfig+0x156>
 800cb80:	697b      	ldr	r3, [r7, #20]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	4a7e      	ldr	r2, [pc, #504]	@ (800cd80 <UART_SetConfig+0x2f0>)
 800cb86:	4293      	cmp	r3, r2
 800cb88:	d12a      	bne.n	800cbe0 <UART_SetConfig+0x150>
 800cb8a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800cb8e:	f7ff fbbd 	bl	800c30c <LL_RCC_GetLPUARTClockSource>
 800cb92:	4603      	mov	r3, r0
 800cb94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cb98:	d01a      	beq.n	800cbd0 <UART_SetConfig+0x140>
 800cb9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cb9e:	d81b      	bhi.n	800cbd8 <UART_SetConfig+0x148>
 800cba0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cba4:	d00c      	beq.n	800cbc0 <UART_SetConfig+0x130>
 800cba6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cbaa:	d815      	bhi.n	800cbd8 <UART_SetConfig+0x148>
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d003      	beq.n	800cbb8 <UART_SetConfig+0x128>
 800cbb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cbb4:	d008      	beq.n	800cbc8 <UART_SetConfig+0x138>
 800cbb6:	e00f      	b.n	800cbd8 <UART_SetConfig+0x148>
 800cbb8:	2300      	movs	r3, #0
 800cbba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbbe:	e012      	b.n	800cbe6 <UART_SetConfig+0x156>
 800cbc0:	2302      	movs	r3, #2
 800cbc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbc6:	e00e      	b.n	800cbe6 <UART_SetConfig+0x156>
 800cbc8:	2304      	movs	r3, #4
 800cbca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbce:	e00a      	b.n	800cbe6 <UART_SetConfig+0x156>
 800cbd0:	2308      	movs	r3, #8
 800cbd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbd6:	e006      	b.n	800cbe6 <UART_SetConfig+0x156>
 800cbd8:	2310      	movs	r3, #16
 800cbda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbde:	e002      	b.n	800cbe6 <UART_SetConfig+0x156>
 800cbe0:	2310      	movs	r3, #16
 800cbe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cbe6:	697b      	ldr	r3, [r7, #20]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	4a65      	ldr	r2, [pc, #404]	@ (800cd80 <UART_SetConfig+0x2f0>)
 800cbec:	4293      	cmp	r3, r2
 800cbee:	f040 8097 	bne.w	800cd20 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cbf2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cbf6:	2b08      	cmp	r3, #8
 800cbf8:	d823      	bhi.n	800cc42 <UART_SetConfig+0x1b2>
 800cbfa:	a201      	add	r2, pc, #4	@ (adr r2, 800cc00 <UART_SetConfig+0x170>)
 800cbfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc00:	0800cc25 	.word	0x0800cc25
 800cc04:	0800cc43 	.word	0x0800cc43
 800cc08:	0800cc2d 	.word	0x0800cc2d
 800cc0c:	0800cc43 	.word	0x0800cc43
 800cc10:	0800cc33 	.word	0x0800cc33
 800cc14:	0800cc43 	.word	0x0800cc43
 800cc18:	0800cc43 	.word	0x0800cc43
 800cc1c:	0800cc43 	.word	0x0800cc43
 800cc20:	0800cc3b 	.word	0x0800cc3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cc24:	f7fc fa98 	bl	8009158 <HAL_RCC_GetPCLK1Freq>
 800cc28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cc2a:	e010      	b.n	800cc4e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cc2c:	4b56      	ldr	r3, [pc, #344]	@ (800cd88 <UART_SetConfig+0x2f8>)
 800cc2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cc30:	e00d      	b.n	800cc4e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cc32:	f7fc fa11 	bl	8009058 <HAL_RCC_GetSysClockFreq>
 800cc36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cc38:	e009      	b.n	800cc4e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cc3a:	f248 0306 	movw	r3, #32774	@ 0x8006
 800cc3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cc40:	e005      	b.n	800cc4e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800cc42:	2300      	movs	r3, #0
 800cc44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cc46:	2301      	movs	r3, #1
 800cc48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cc4c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cc4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	f000 812b 	beq.w	800ceac <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cc56:	697b      	ldr	r3, [r7, #20]
 800cc58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc5a:	4a4c      	ldr	r2, [pc, #304]	@ (800cd8c <UART_SetConfig+0x2fc>)
 800cc5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cc60:	461a      	mov	r2, r3
 800cc62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc64:	fbb3 f3f2 	udiv	r3, r3, r2
 800cc68:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	685a      	ldr	r2, [r3, #4]
 800cc6e:	4613      	mov	r3, r2
 800cc70:	005b      	lsls	r3, r3, #1
 800cc72:	4413      	add	r3, r2
 800cc74:	69ba      	ldr	r2, [r7, #24]
 800cc76:	429a      	cmp	r2, r3
 800cc78:	d305      	bcc.n	800cc86 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cc7a:	697b      	ldr	r3, [r7, #20]
 800cc7c:	685b      	ldr	r3, [r3, #4]
 800cc7e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cc80:	69ba      	ldr	r2, [r7, #24]
 800cc82:	429a      	cmp	r2, r3
 800cc84:	d903      	bls.n	800cc8e <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800cc86:	2301      	movs	r3, #1
 800cc88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cc8c:	e10e      	b.n	800ceac <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cc8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc90:	2200      	movs	r2, #0
 800cc92:	60bb      	str	r3, [r7, #8]
 800cc94:	60fa      	str	r2, [r7, #12]
 800cc96:	697b      	ldr	r3, [r7, #20]
 800cc98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc9a:	4a3c      	ldr	r2, [pc, #240]	@ (800cd8c <UART_SetConfig+0x2fc>)
 800cc9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cca0:	b29b      	uxth	r3, r3
 800cca2:	2200      	movs	r2, #0
 800cca4:	603b      	str	r3, [r7, #0]
 800cca6:	607a      	str	r2, [r7, #4]
 800cca8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ccb0:	f7f3 fa6c 	bl	800018c <__aeabi_uldivmod>
 800ccb4:	4602      	mov	r2, r0
 800ccb6:	460b      	mov	r3, r1
 800ccb8:	4610      	mov	r0, r2
 800ccba:	4619      	mov	r1, r3
 800ccbc:	f04f 0200 	mov.w	r2, #0
 800ccc0:	f04f 0300 	mov.w	r3, #0
 800ccc4:	020b      	lsls	r3, r1, #8
 800ccc6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ccca:	0202      	lsls	r2, r0, #8
 800cccc:	6979      	ldr	r1, [r7, #20]
 800ccce:	6849      	ldr	r1, [r1, #4]
 800ccd0:	0849      	lsrs	r1, r1, #1
 800ccd2:	2000      	movs	r0, #0
 800ccd4:	460c      	mov	r4, r1
 800ccd6:	4605      	mov	r5, r0
 800ccd8:	eb12 0804 	adds.w	r8, r2, r4
 800ccdc:	eb43 0905 	adc.w	r9, r3, r5
 800cce0:	697b      	ldr	r3, [r7, #20]
 800cce2:	685b      	ldr	r3, [r3, #4]
 800cce4:	2200      	movs	r2, #0
 800cce6:	469a      	mov	sl, r3
 800cce8:	4693      	mov	fp, r2
 800ccea:	4652      	mov	r2, sl
 800ccec:	465b      	mov	r3, fp
 800ccee:	4640      	mov	r0, r8
 800ccf0:	4649      	mov	r1, r9
 800ccf2:	f7f3 fa4b 	bl	800018c <__aeabi_uldivmod>
 800ccf6:	4602      	mov	r2, r0
 800ccf8:	460b      	mov	r3, r1
 800ccfa:	4613      	mov	r3, r2
 800ccfc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ccfe:	6a3b      	ldr	r3, [r7, #32]
 800cd00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cd04:	d308      	bcc.n	800cd18 <UART_SetConfig+0x288>
 800cd06:	6a3b      	ldr	r3, [r7, #32]
 800cd08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cd0c:	d204      	bcs.n	800cd18 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	6a3a      	ldr	r2, [r7, #32]
 800cd14:	60da      	str	r2, [r3, #12]
 800cd16:	e0c9      	b.n	800ceac <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800cd18:	2301      	movs	r3, #1
 800cd1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cd1e:	e0c5      	b.n	800ceac <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cd20:	697b      	ldr	r3, [r7, #20]
 800cd22:	69db      	ldr	r3, [r3, #28]
 800cd24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd28:	d16d      	bne.n	800ce06 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800cd2a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cd2e:	3b01      	subs	r3, #1
 800cd30:	2b07      	cmp	r3, #7
 800cd32:	d82d      	bhi.n	800cd90 <UART_SetConfig+0x300>
 800cd34:	a201      	add	r2, pc, #4	@ (adr r2, 800cd3c <UART_SetConfig+0x2ac>)
 800cd36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd3a:	bf00      	nop
 800cd3c:	0800cd5d 	.word	0x0800cd5d
 800cd40:	0800cd65 	.word	0x0800cd65
 800cd44:	0800cd91 	.word	0x0800cd91
 800cd48:	0800cd6b 	.word	0x0800cd6b
 800cd4c:	0800cd91 	.word	0x0800cd91
 800cd50:	0800cd91 	.word	0x0800cd91
 800cd54:	0800cd91 	.word	0x0800cd91
 800cd58:	0800cd73 	.word	0x0800cd73
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cd5c:	f7fc fa12 	bl	8009184 <HAL_RCC_GetPCLK2Freq>
 800cd60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cd62:	e01b      	b.n	800cd9c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cd64:	4b08      	ldr	r3, [pc, #32]	@ (800cd88 <UART_SetConfig+0x2f8>)
 800cd66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cd68:	e018      	b.n	800cd9c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cd6a:	f7fc f975 	bl	8009058 <HAL_RCC_GetSysClockFreq>
 800cd6e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cd70:	e014      	b.n	800cd9c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cd72:	f248 0306 	movw	r3, #32774	@ 0x8006
 800cd76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cd78:	e010      	b.n	800cd9c <UART_SetConfig+0x30c>
 800cd7a:	bf00      	nop
 800cd7c:	cfff69f3 	.word	0xcfff69f3
 800cd80:	40008000 	.word	0x40008000
 800cd84:	40013800 	.word	0x40013800
 800cd88:	00f42400 	.word	0x00f42400
 800cd8c:	08012c28 	.word	0x08012c28
      default:
        pclk = 0U;
 800cd90:	2300      	movs	r3, #0
 800cd92:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cd94:	2301      	movs	r3, #1
 800cd96:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cd9a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cd9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	f000 8084 	beq.w	800ceac <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cda4:	697b      	ldr	r3, [r7, #20]
 800cda6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cda8:	4a4b      	ldr	r2, [pc, #300]	@ (800ced8 <UART_SetConfig+0x448>)
 800cdaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cdae:	461a      	mov	r2, r3
 800cdb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdb2:	fbb3 f3f2 	udiv	r3, r3, r2
 800cdb6:	005a      	lsls	r2, r3, #1
 800cdb8:	697b      	ldr	r3, [r7, #20]
 800cdba:	685b      	ldr	r3, [r3, #4]
 800cdbc:	085b      	lsrs	r3, r3, #1
 800cdbe:	441a      	add	r2, r3
 800cdc0:	697b      	ldr	r3, [r7, #20]
 800cdc2:	685b      	ldr	r3, [r3, #4]
 800cdc4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdc8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cdca:	6a3b      	ldr	r3, [r7, #32]
 800cdcc:	2b0f      	cmp	r3, #15
 800cdce:	d916      	bls.n	800cdfe <UART_SetConfig+0x36e>
 800cdd0:	6a3b      	ldr	r3, [r7, #32]
 800cdd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cdd6:	d212      	bcs.n	800cdfe <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cdd8:	6a3b      	ldr	r3, [r7, #32]
 800cdda:	b29b      	uxth	r3, r3
 800cddc:	f023 030f 	bic.w	r3, r3, #15
 800cde0:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cde2:	6a3b      	ldr	r3, [r7, #32]
 800cde4:	085b      	lsrs	r3, r3, #1
 800cde6:	b29b      	uxth	r3, r3
 800cde8:	f003 0307 	and.w	r3, r3, #7
 800cdec:	b29a      	uxth	r2, r3
 800cdee:	8bfb      	ldrh	r3, [r7, #30]
 800cdf0:	4313      	orrs	r3, r2
 800cdf2:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800cdf4:	697b      	ldr	r3, [r7, #20]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	8bfa      	ldrh	r2, [r7, #30]
 800cdfa:	60da      	str	r2, [r3, #12]
 800cdfc:	e056      	b.n	800ceac <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800cdfe:	2301      	movs	r3, #1
 800ce00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ce04:	e052      	b.n	800ceac <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ce06:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ce0a:	3b01      	subs	r3, #1
 800ce0c:	2b07      	cmp	r3, #7
 800ce0e:	d822      	bhi.n	800ce56 <UART_SetConfig+0x3c6>
 800ce10:	a201      	add	r2, pc, #4	@ (adr r2, 800ce18 <UART_SetConfig+0x388>)
 800ce12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce16:	bf00      	nop
 800ce18:	0800ce39 	.word	0x0800ce39
 800ce1c:	0800ce41 	.word	0x0800ce41
 800ce20:	0800ce57 	.word	0x0800ce57
 800ce24:	0800ce47 	.word	0x0800ce47
 800ce28:	0800ce57 	.word	0x0800ce57
 800ce2c:	0800ce57 	.word	0x0800ce57
 800ce30:	0800ce57 	.word	0x0800ce57
 800ce34:	0800ce4f 	.word	0x0800ce4f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ce38:	f7fc f9a4 	bl	8009184 <HAL_RCC_GetPCLK2Freq>
 800ce3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ce3e:	e010      	b.n	800ce62 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ce40:	4b26      	ldr	r3, [pc, #152]	@ (800cedc <UART_SetConfig+0x44c>)
 800ce42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ce44:	e00d      	b.n	800ce62 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ce46:	f7fc f907 	bl	8009058 <HAL_RCC_GetSysClockFreq>
 800ce4a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ce4c:	e009      	b.n	800ce62 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ce4e:	f248 0306 	movw	r3, #32774	@ 0x8006
 800ce52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ce54:	e005      	b.n	800ce62 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800ce56:	2300      	movs	r3, #0
 800ce58:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ce60:	bf00      	nop
    }

    if (pclk != 0U)
 800ce62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d021      	beq.n	800ceac <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ce68:	697b      	ldr	r3, [r7, #20]
 800ce6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce6c:	4a1a      	ldr	r2, [pc, #104]	@ (800ced8 <UART_SetConfig+0x448>)
 800ce6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce72:	461a      	mov	r2, r3
 800ce74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce76:	fbb3 f2f2 	udiv	r2, r3, r2
 800ce7a:	697b      	ldr	r3, [r7, #20]
 800ce7c:	685b      	ldr	r3, [r3, #4]
 800ce7e:	085b      	lsrs	r3, r3, #1
 800ce80:	441a      	add	r2, r3
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	685b      	ldr	r3, [r3, #4]
 800ce86:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce8a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ce8c:	6a3b      	ldr	r3, [r7, #32]
 800ce8e:	2b0f      	cmp	r3, #15
 800ce90:	d909      	bls.n	800cea6 <UART_SetConfig+0x416>
 800ce92:	6a3b      	ldr	r3, [r7, #32]
 800ce94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce98:	d205      	bcs.n	800cea6 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ce9a:	6a3b      	ldr	r3, [r7, #32]
 800ce9c:	b29a      	uxth	r2, r3
 800ce9e:	697b      	ldr	r3, [r7, #20]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	60da      	str	r2, [r3, #12]
 800cea4:	e002      	b.n	800ceac <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800cea6:	2301      	movs	r3, #1
 800cea8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ceac:	697b      	ldr	r3, [r7, #20]
 800ceae:	2201      	movs	r2, #1
 800ceb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ceb4:	697b      	ldr	r3, [r7, #20]
 800ceb6:	2201      	movs	r2, #1
 800ceb8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cebc:	697b      	ldr	r3, [r7, #20]
 800cebe:	2200      	movs	r2, #0
 800cec0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800cec2:	697b      	ldr	r3, [r7, #20]
 800cec4:	2200      	movs	r2, #0
 800cec6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800cec8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800cecc:	4618      	mov	r0, r3
 800cece:	3730      	adds	r7, #48	@ 0x30
 800ced0:	46bd      	mov	sp, r7
 800ced2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ced6:	bf00      	nop
 800ced8:	08012c28 	.word	0x08012c28
 800cedc:	00f42400 	.word	0x00f42400

0800cee0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cee0:	b480      	push	{r7}
 800cee2:	b083      	sub	sp, #12
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ceec:	f003 0308 	and.w	r3, r3, #8
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d00a      	beq.n	800cf0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	685b      	ldr	r3, [r3, #4]
 800cefa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	430a      	orrs	r2, r1
 800cf08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf0e:	f003 0301 	and.w	r3, r3, #1
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d00a      	beq.n	800cf2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	685b      	ldr	r3, [r3, #4]
 800cf1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	430a      	orrs	r2, r1
 800cf2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf30:	f003 0302 	and.w	r3, r3, #2
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d00a      	beq.n	800cf4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	685b      	ldr	r3, [r3, #4]
 800cf3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	430a      	orrs	r2, r1
 800cf4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf52:	f003 0304 	and.w	r3, r3, #4
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d00a      	beq.n	800cf70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	685b      	ldr	r3, [r3, #4]
 800cf60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	430a      	orrs	r2, r1
 800cf6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf74:	f003 0310 	and.w	r3, r3, #16
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d00a      	beq.n	800cf92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	689b      	ldr	r3, [r3, #8]
 800cf82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	430a      	orrs	r2, r1
 800cf90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf96:	f003 0320 	and.w	r3, r3, #32
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d00a      	beq.n	800cfb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	689b      	ldr	r3, [r3, #8]
 800cfa4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	430a      	orrs	r2, r1
 800cfb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d01a      	beq.n	800cff6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	685b      	ldr	r3, [r3, #4]
 800cfc6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	430a      	orrs	r2, r1
 800cfd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cfda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cfde:	d10a      	bne.n	800cff6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	685b      	ldr	r3, [r3, #4]
 800cfe6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	430a      	orrs	r2, r1
 800cff4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d00a      	beq.n	800d018 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	430a      	orrs	r2, r1
 800d016:	605a      	str	r2, [r3, #4]
  }
}
 800d018:	bf00      	nop
 800d01a:	370c      	adds	r7, #12
 800d01c:	46bd      	mov	sp, r7
 800d01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d022:	4770      	bx	lr

0800d024 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b098      	sub	sp, #96	@ 0x60
 800d028:	af02      	add	r7, sp, #8
 800d02a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2200      	movs	r2, #0
 800d030:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d034:	f7f7 fa14 	bl	8004460 <HAL_GetTick>
 800d038:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	f003 0308 	and.w	r3, r3, #8
 800d044:	2b08      	cmp	r3, #8
 800d046:	d12f      	bne.n	800d0a8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d048:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d04c:	9300      	str	r3, [sp, #0]
 800d04e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d050:	2200      	movs	r2, #0
 800d052:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d056:	6878      	ldr	r0, [r7, #4]
 800d058:	f000 f88e 	bl	800d178 <UART_WaitOnFlagUntilTimeout>
 800d05c:	4603      	mov	r3, r0
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d022      	beq.n	800d0a8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d06a:	e853 3f00 	ldrex	r3, [r3]
 800d06e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d072:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d076:	653b      	str	r3, [r7, #80]	@ 0x50
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	461a      	mov	r2, r3
 800d07e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d080:	647b      	str	r3, [r7, #68]	@ 0x44
 800d082:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d084:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d086:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d088:	e841 2300 	strex	r3, r2, [r1]
 800d08c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d08e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d090:	2b00      	cmp	r3, #0
 800d092:	d1e6      	bne.n	800d062 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2220      	movs	r2, #32
 800d098:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	2200      	movs	r2, #0
 800d0a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d0a4:	2303      	movs	r3, #3
 800d0a6:	e063      	b.n	800d170 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	f003 0304 	and.w	r3, r3, #4
 800d0b2:	2b04      	cmp	r3, #4
 800d0b4:	d149      	bne.n	800d14a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d0b6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d0ba:	9300      	str	r3, [sp, #0]
 800d0bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d0be:	2200      	movs	r2, #0
 800d0c0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d0c4:	6878      	ldr	r0, [r7, #4]
 800d0c6:	f000 f857 	bl	800d178 <UART_WaitOnFlagUntilTimeout>
 800d0ca:	4603      	mov	r3, r0
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d03c      	beq.n	800d14a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0d8:	e853 3f00 	ldrex	r3, [r3]
 800d0dc:	623b      	str	r3, [r7, #32]
   return(result);
 800d0de:	6a3b      	ldr	r3, [r7, #32]
 800d0e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d0e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	461a      	mov	r2, r3
 800d0ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0ee:	633b      	str	r3, [r7, #48]	@ 0x30
 800d0f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d0f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d0f6:	e841 2300 	strex	r3, r2, [r1]
 800d0fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d0fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d1e6      	bne.n	800d0d0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	3308      	adds	r3, #8
 800d108:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d10a:	693b      	ldr	r3, [r7, #16]
 800d10c:	e853 3f00 	ldrex	r3, [r3]
 800d110:	60fb      	str	r3, [r7, #12]
   return(result);
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	f023 0301 	bic.w	r3, r3, #1
 800d118:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	3308      	adds	r3, #8
 800d120:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d122:	61fa      	str	r2, [r7, #28]
 800d124:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d126:	69b9      	ldr	r1, [r7, #24]
 800d128:	69fa      	ldr	r2, [r7, #28]
 800d12a:	e841 2300 	strex	r3, r2, [r1]
 800d12e:	617b      	str	r3, [r7, #20]
   return(result);
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d1e5      	bne.n	800d102 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2220      	movs	r2, #32
 800d13a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	2200      	movs	r2, #0
 800d142:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d146:	2303      	movs	r3, #3
 800d148:	e012      	b.n	800d170 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	2220      	movs	r2, #32
 800d14e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	2220      	movs	r2, #32
 800d156:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	2200      	movs	r2, #0
 800d15e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2200      	movs	r2, #0
 800d164:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	2200      	movs	r2, #0
 800d16a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d16e:	2300      	movs	r3, #0
}
 800d170:	4618      	mov	r0, r3
 800d172:	3758      	adds	r7, #88	@ 0x58
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}

0800d178 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b084      	sub	sp, #16
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	60f8      	str	r0, [r7, #12]
 800d180:	60b9      	str	r1, [r7, #8]
 800d182:	603b      	str	r3, [r7, #0]
 800d184:	4613      	mov	r3, r2
 800d186:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d188:	e04f      	b.n	800d22a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d18a:	69bb      	ldr	r3, [r7, #24]
 800d18c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d190:	d04b      	beq.n	800d22a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d192:	f7f7 f965 	bl	8004460 <HAL_GetTick>
 800d196:	4602      	mov	r2, r0
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	1ad3      	subs	r3, r2, r3
 800d19c:	69ba      	ldr	r2, [r7, #24]
 800d19e:	429a      	cmp	r2, r3
 800d1a0:	d302      	bcc.n	800d1a8 <UART_WaitOnFlagUntilTimeout+0x30>
 800d1a2:	69bb      	ldr	r3, [r7, #24]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d101      	bne.n	800d1ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d1a8:	2303      	movs	r3, #3
 800d1aa:	e04e      	b.n	800d24a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	f003 0304 	and.w	r3, r3, #4
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d037      	beq.n	800d22a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d1ba:	68bb      	ldr	r3, [r7, #8]
 800d1bc:	2b80      	cmp	r3, #128	@ 0x80
 800d1be:	d034      	beq.n	800d22a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	2b40      	cmp	r3, #64	@ 0x40
 800d1c4:	d031      	beq.n	800d22a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	69db      	ldr	r3, [r3, #28]
 800d1cc:	f003 0308 	and.w	r3, r3, #8
 800d1d0:	2b08      	cmp	r3, #8
 800d1d2:	d110      	bne.n	800d1f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	2208      	movs	r2, #8
 800d1da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d1dc:	68f8      	ldr	r0, [r7, #12]
 800d1de:	f000 f838 	bl	800d252 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	2208      	movs	r2, #8
 800d1e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d1f2:	2301      	movs	r3, #1
 800d1f4:	e029      	b.n	800d24a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	69db      	ldr	r3, [r3, #28]
 800d1fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d200:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d204:	d111      	bne.n	800d22a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d20e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d210:	68f8      	ldr	r0, [r7, #12]
 800d212:	f000 f81e 	bl	800d252 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	2220      	movs	r2, #32
 800d21a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	2200      	movs	r2, #0
 800d222:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d226:	2303      	movs	r3, #3
 800d228:	e00f      	b.n	800d24a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	69da      	ldr	r2, [r3, #28]
 800d230:	68bb      	ldr	r3, [r7, #8]
 800d232:	4013      	ands	r3, r2
 800d234:	68ba      	ldr	r2, [r7, #8]
 800d236:	429a      	cmp	r2, r3
 800d238:	bf0c      	ite	eq
 800d23a:	2301      	moveq	r3, #1
 800d23c:	2300      	movne	r3, #0
 800d23e:	b2db      	uxtb	r3, r3
 800d240:	461a      	mov	r2, r3
 800d242:	79fb      	ldrb	r3, [r7, #7]
 800d244:	429a      	cmp	r2, r3
 800d246:	d0a0      	beq.n	800d18a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d248:	2300      	movs	r3, #0
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	3710      	adds	r7, #16
 800d24e:	46bd      	mov	sp, r7
 800d250:	bd80      	pop	{r7, pc}

0800d252 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d252:	b480      	push	{r7}
 800d254:	b095      	sub	sp, #84	@ 0x54
 800d256:	af00      	add	r7, sp, #0
 800d258:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d262:	e853 3f00 	ldrex	r3, [r3]
 800d266:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d26a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d26e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	461a      	mov	r2, r3
 800d276:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d278:	643b      	str	r3, [r7, #64]	@ 0x40
 800d27a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d27c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d27e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d280:	e841 2300 	strex	r3, r2, [r1]
 800d284:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d1e6      	bne.n	800d25a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	3308      	adds	r3, #8
 800d292:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d294:	6a3b      	ldr	r3, [r7, #32]
 800d296:	e853 3f00 	ldrex	r3, [r3]
 800d29a:	61fb      	str	r3, [r7, #28]
   return(result);
 800d29c:	69fb      	ldr	r3, [r7, #28]
 800d29e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d2a2:	f023 0301 	bic.w	r3, r3, #1
 800d2a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	3308      	adds	r3, #8
 800d2ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d2b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d2b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d2b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d2b8:	e841 2300 	strex	r3, r2, [r1]
 800d2bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d1e3      	bne.n	800d28c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2c8:	2b01      	cmp	r3, #1
 800d2ca:	d118      	bne.n	800d2fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	e853 3f00 	ldrex	r3, [r3]
 800d2d8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d2da:	68bb      	ldr	r3, [r7, #8]
 800d2dc:	f023 0310 	bic.w	r3, r3, #16
 800d2e0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	461a      	mov	r2, r3
 800d2e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2ea:	61bb      	str	r3, [r7, #24]
 800d2ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2ee:	6979      	ldr	r1, [r7, #20]
 800d2f0:	69ba      	ldr	r2, [r7, #24]
 800d2f2:	e841 2300 	strex	r3, r2, [r1]
 800d2f6:	613b      	str	r3, [r7, #16]
   return(result);
 800d2f8:	693b      	ldr	r3, [r7, #16]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d1e6      	bne.n	800d2cc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2220      	movs	r2, #32
 800d302:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	2200      	movs	r2, #0
 800d30a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	2200      	movs	r2, #0
 800d310:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d312:	bf00      	nop
 800d314:	3754      	adds	r7, #84	@ 0x54
 800d316:	46bd      	mov	sp, r7
 800d318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31c:	4770      	bx	lr

0800d31e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d31e:	b580      	push	{r7, lr}
 800d320:	b084      	sub	sp, #16
 800d322:	af00      	add	r7, sp, #0
 800d324:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d32a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d32c:	68f8      	ldr	r0, [r7, #12]
 800d32e:	f7ff fb99 	bl	800ca64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d332:	bf00      	nop
 800d334:	3710      	adds	r7, #16
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}

0800d33a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d33a:	b580      	push	{r7, lr}
 800d33c:	b088      	sub	sp, #32
 800d33e:	af00      	add	r7, sp, #0
 800d340:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	e853 3f00 	ldrex	r3, [r3]
 800d34e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d350:	68bb      	ldr	r3, [r7, #8]
 800d352:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d356:	61fb      	str	r3, [r7, #28]
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	461a      	mov	r2, r3
 800d35e:	69fb      	ldr	r3, [r7, #28]
 800d360:	61bb      	str	r3, [r7, #24]
 800d362:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d364:	6979      	ldr	r1, [r7, #20]
 800d366:	69ba      	ldr	r2, [r7, #24]
 800d368:	e841 2300 	strex	r3, r2, [r1]
 800d36c:	613b      	str	r3, [r7, #16]
   return(result);
 800d36e:	693b      	ldr	r3, [r7, #16]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d1e6      	bne.n	800d342 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2220      	movs	r2, #32
 800d378:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2200      	movs	r2, #0
 800d380:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d382:	6878      	ldr	r0, [r7, #4]
 800d384:	f7ff fb64 	bl	800ca50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d388:	bf00      	nop
 800d38a:	3720      	adds	r7, #32
 800d38c:	46bd      	mov	sp, r7
 800d38e:	bd80      	pop	{r7, pc}

0800d390 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d390:	b480      	push	{r7}
 800d392:	b083      	sub	sp, #12
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d398:	bf00      	nop
 800d39a:	370c      	adds	r7, #12
 800d39c:	46bd      	mov	sp, r7
 800d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a2:	4770      	bx	lr

0800d3a4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d3a4:	b480      	push	{r7}
 800d3a6:	b083      	sub	sp, #12
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d3ac:	bf00      	nop
 800d3ae:	370c      	adds	r7, #12
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr

0800d3b8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d3b8:	b480      	push	{r7}
 800d3ba:	b083      	sub	sp, #12
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d3c0:	bf00      	nop
 800d3c2:	370c      	adds	r7, #12
 800d3c4:	46bd      	mov	sp, r7
 800d3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ca:	4770      	bx	lr

0800d3cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d3cc:	b480      	push	{r7}
 800d3ce:	b085      	sub	sp, #20
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d3da:	2b01      	cmp	r3, #1
 800d3dc:	d101      	bne.n	800d3e2 <HAL_UARTEx_DisableFifoMode+0x16>
 800d3de:	2302      	movs	r3, #2
 800d3e0:	e027      	b.n	800d432 <HAL_UARTEx_DisableFifoMode+0x66>
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	2201      	movs	r2, #1
 800d3e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	2224      	movs	r2, #36	@ 0x24
 800d3ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	681a      	ldr	r2, [r3, #0]
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	f022 0201 	bic.w	r2, r2, #1
 800d408:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d410:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	2200      	movs	r2, #0
 800d416:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	68fa      	ldr	r2, [r7, #12]
 800d41e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2220      	movs	r2, #32
 800d424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2200      	movs	r2, #0
 800d42c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d430:	2300      	movs	r3, #0
}
 800d432:	4618      	mov	r0, r3
 800d434:	3714      	adds	r7, #20
 800d436:	46bd      	mov	sp, r7
 800d438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d43c:	4770      	bx	lr

0800d43e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d43e:	b580      	push	{r7, lr}
 800d440:	b084      	sub	sp, #16
 800d442:	af00      	add	r7, sp, #0
 800d444:	6078      	str	r0, [r7, #4]
 800d446:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d44e:	2b01      	cmp	r3, #1
 800d450:	d101      	bne.n	800d456 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d452:	2302      	movs	r3, #2
 800d454:	e02d      	b.n	800d4b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	2201      	movs	r2, #1
 800d45a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2224      	movs	r2, #36	@ 0x24
 800d462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	681a      	ldr	r2, [r3, #0]
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	f022 0201 	bic.w	r2, r2, #1
 800d47c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	689b      	ldr	r3, [r3, #8]
 800d484:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	683a      	ldr	r2, [r7, #0]
 800d48e:	430a      	orrs	r2, r1
 800d490:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d492:	6878      	ldr	r0, [r7, #4]
 800d494:	f000 f850 	bl	800d538 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	68fa      	ldr	r2, [r7, #12]
 800d49e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	2220      	movs	r2, #32
 800d4a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d4b0:	2300      	movs	r3, #0
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	3710      	adds	r7, #16
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd80      	pop	{r7, pc}

0800d4ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d4ba:	b580      	push	{r7, lr}
 800d4bc:	b084      	sub	sp, #16
 800d4be:	af00      	add	r7, sp, #0
 800d4c0:	6078      	str	r0, [r7, #4]
 800d4c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d4ca:	2b01      	cmp	r3, #1
 800d4cc:	d101      	bne.n	800d4d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d4ce:	2302      	movs	r3, #2
 800d4d0:	e02d      	b.n	800d52e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	2201      	movs	r2, #1
 800d4d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	2224      	movs	r2, #36	@ 0x24
 800d4de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	681a      	ldr	r2, [r3, #0]
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	f022 0201 	bic.w	r2, r2, #1
 800d4f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	689b      	ldr	r3, [r3, #8]
 800d500:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	683a      	ldr	r2, [r7, #0]
 800d50a:	430a      	orrs	r2, r1
 800d50c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d50e:	6878      	ldr	r0, [r7, #4]
 800d510:	f000 f812 	bl	800d538 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	68fa      	ldr	r2, [r7, #12]
 800d51a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	2220      	movs	r2, #32
 800d520:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	2200      	movs	r2, #0
 800d528:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d52c:	2300      	movs	r3, #0
}
 800d52e:	4618      	mov	r0, r3
 800d530:	3710      	adds	r7, #16
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}
	...

0800d538 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d538:	b480      	push	{r7}
 800d53a:	b085      	sub	sp, #20
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d544:	2b00      	cmp	r3, #0
 800d546:	d108      	bne.n	800d55a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	2201      	movs	r2, #1
 800d54c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	2201      	movs	r2, #1
 800d554:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d558:	e031      	b.n	800d5be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d55a:	2308      	movs	r3, #8
 800d55c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d55e:	2308      	movs	r3, #8
 800d560:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	689b      	ldr	r3, [r3, #8]
 800d568:	0e5b      	lsrs	r3, r3, #25
 800d56a:	b2db      	uxtb	r3, r3
 800d56c:	f003 0307 	and.w	r3, r3, #7
 800d570:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	689b      	ldr	r3, [r3, #8]
 800d578:	0f5b      	lsrs	r3, r3, #29
 800d57a:	b2db      	uxtb	r3, r3
 800d57c:	f003 0307 	and.w	r3, r3, #7
 800d580:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d582:	7bbb      	ldrb	r3, [r7, #14]
 800d584:	7b3a      	ldrb	r2, [r7, #12]
 800d586:	4911      	ldr	r1, [pc, #68]	@ (800d5cc <UARTEx_SetNbDataToProcess+0x94>)
 800d588:	5c8a      	ldrb	r2, [r1, r2]
 800d58a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d58e:	7b3a      	ldrb	r2, [r7, #12]
 800d590:	490f      	ldr	r1, [pc, #60]	@ (800d5d0 <UARTEx_SetNbDataToProcess+0x98>)
 800d592:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d594:	fb93 f3f2 	sdiv	r3, r3, r2
 800d598:	b29a      	uxth	r2, r3
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d5a0:	7bfb      	ldrb	r3, [r7, #15]
 800d5a2:	7b7a      	ldrb	r2, [r7, #13]
 800d5a4:	4909      	ldr	r1, [pc, #36]	@ (800d5cc <UARTEx_SetNbDataToProcess+0x94>)
 800d5a6:	5c8a      	ldrb	r2, [r1, r2]
 800d5a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d5ac:	7b7a      	ldrb	r2, [r7, #13]
 800d5ae:	4908      	ldr	r1, [pc, #32]	@ (800d5d0 <UARTEx_SetNbDataToProcess+0x98>)
 800d5b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d5b2:	fb93 f3f2 	sdiv	r3, r3, r2
 800d5b6:	b29a      	uxth	r2, r3
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d5be:	bf00      	nop
 800d5c0:	3714      	adds	r7, #20
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c8:	4770      	bx	lr
 800d5ca:	bf00      	nop
 800d5cc:	08012c40 	.word	0x08012c40
 800d5d0:	08012c48 	.word	0x08012c48

0800d5d4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b085      	sub	sp, #20
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d5dc:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800d5e0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800d5e8:	b29a      	uxth	r2, r3
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	b29b      	uxth	r3, r3
 800d5ee:	43db      	mvns	r3, r3
 800d5f0:	b29b      	uxth	r3, r3
 800d5f2:	4013      	ands	r3, r2
 800d5f4:	b29a      	uxth	r2, r3
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d5fc:	2300      	movs	r3, #0
}
 800d5fe:	4618      	mov	r0, r3
 800d600:	3714      	adds	r7, #20
 800d602:	46bd      	mov	sp, r7
 800d604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d608:	4770      	bx	lr

0800d60a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800d60a:	b480      	push	{r7}
 800d60c:	b085      	sub	sp, #20
 800d60e:	af00      	add	r7, sp, #0
 800d610:	60f8      	str	r0, [r7, #12]
 800d612:	1d3b      	adds	r3, r7, #4
 800d614:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	2201      	movs	r2, #1
 800d61c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	2200      	movs	r2, #0
 800d624:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	2200      	movs	r2, #0
 800d62c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	2200      	movs	r2, #0
 800d634:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800d638:	2300      	movs	r3, #0
}
 800d63a:	4618      	mov	r0, r3
 800d63c:	3714      	adds	r7, #20
 800d63e:	46bd      	mov	sp, r7
 800d640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d644:	4770      	bx	lr

0800d646 <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800d646:	b580      	push	{r7, lr}
 800d648:	b088      	sub	sp, #32
 800d64a:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800d64c:	2300      	movs	r3, #0
 800d64e:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d650:	f107 0308 	add.w	r3, r7, #8
 800d654:	2218      	movs	r2, #24
 800d656:	2100      	movs	r1, #0
 800d658:	4618      	mov	r0, r3
 800d65a:	f001 fab3 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d65e:	233f      	movs	r3, #63	@ 0x3f
 800d660:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800d662:	2381      	movs	r3, #129	@ 0x81
 800d664:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d666:	1dfb      	adds	r3, r7, #7
 800d668:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d66a:	2301      	movs	r3, #1
 800d66c:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d66e:	f107 0308 	add.w	r3, r7, #8
 800d672:	2100      	movs	r1, #0
 800d674:	4618      	mov	r0, r3
 800d676:	f001 fd2d 	bl	800f0d4 <hci_send_req>
 800d67a:	4603      	mov	r3, r0
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	da01      	bge.n	800d684 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800d680:	23ff      	movs	r3, #255	@ 0xff
 800d682:	e000      	b.n	800d686 <aci_gap_set_non_discoverable+0x40>
  return status;
 800d684:	79fb      	ldrb	r3, [r7, #7]
}
 800d686:	4618      	mov	r0, r3
 800d688:	3720      	adds	r7, #32
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}

0800d68e <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800d68e:	b5b0      	push	{r4, r5, r7, lr}
 800d690:	b0ce      	sub	sp, #312	@ 0x138
 800d692:	af00      	add	r7, sp, #0
 800d694:	4605      	mov	r5, r0
 800d696:	460c      	mov	r4, r1
 800d698:	4610      	mov	r0, r2
 800d69a:	4619      	mov	r1, r3
 800d69c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d6a0:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d6a4:	462a      	mov	r2, r5
 800d6a6:	701a      	strb	r2, [r3, #0]
 800d6a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d6ac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d6b0:	4622      	mov	r2, r4
 800d6b2:	801a      	strh	r2, [r3, #0]
 800d6b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d6b8:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800d6bc:	4602      	mov	r2, r0
 800d6be:	801a      	strh	r2, [r3, #0]
 800d6c0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d6c4:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d6c8:	460a      	mov	r2, r1
 800d6ca:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800d6cc:	f107 0310 	add.w	r3, r7, #16
 800d6d0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800d6d4:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800d6d8:	3308      	adds	r3, #8
 800d6da:	f107 0210 	add.w	r2, r7, #16
 800d6de:	4413      	add	r3, r2
 800d6e0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800d6e4:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d6e8:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800d6ec:	4413      	add	r3, r2
 800d6ee:	3309      	adds	r3, #9
 800d6f0:	f107 0210 	add.w	r2, r7, #16
 800d6f4:	4413      	add	r3, r2
 800d6f6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d6fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d6fe:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d702:	2200      	movs	r2, #0
 800d704:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d706:	2300      	movs	r3, #0
 800d708:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800d70c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d710:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d714:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800d718:	7812      	ldrb	r2, [r2, #0]
 800d71a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d71c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d720:	3301      	adds	r3, #1
 800d722:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800d726:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d72a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d72e:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800d732:	8812      	ldrh	r2, [r2, #0]
 800d734:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800d738:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d73c:	3302      	adds	r3, #2
 800d73e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800d742:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d746:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d74a:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800d74e:	8812      	ldrh	r2, [r2, #0]
 800d750:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800d754:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d758:	3302      	adds	r3, #2
 800d75a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800d75e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d762:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d766:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d76a:	7812      	ldrb	r2, [r2, #0]
 800d76c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d76e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d772:	3301      	adds	r3, #1
 800d774:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800d778:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d77c:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800d780:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800d782:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d786:	3301      	adds	r3, #1
 800d788:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800d78c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d790:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d794:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800d796:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d79a:	3301      	adds	r3, #1
 800d79c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800d7a0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d7a4:	3308      	adds	r3, #8
 800d7a6:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d7aa:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f001 f9f8 	bl	800eba4 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800d7b4:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800d7b8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d7bc:	4413      	add	r3, r2
 800d7be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800d7c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d7c6:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d7ca:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800d7cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d7d0:	3301      	adds	r3, #1
 800d7d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800d7d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d7da:	3301      	adds	r3, #1
 800d7dc:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d7e0:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f001 f9dd 	bl	800eba4 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800d7ea:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800d7ee:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d7f2:	4413      	add	r3, r2
 800d7f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800d7f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d7fc:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800d800:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800d802:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d806:	3302      	adds	r3, #2
 800d808:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800d80c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d810:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800d814:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800d816:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d81a:	3302      	adds	r3, #2
 800d81c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d820:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d824:	2218      	movs	r2, #24
 800d826:	2100      	movs	r1, #0
 800d828:	4618      	mov	r0, r3
 800d82a:	f001 f9cb 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d82e:	233f      	movs	r3, #63	@ 0x3f
 800d830:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800d834:	2383      	movs	r3, #131	@ 0x83
 800d836:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d83a:	f107 0310 	add.w	r3, r7, #16
 800d83e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d842:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d846:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d84a:	f107 030f 	add.w	r3, r7, #15
 800d84e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d852:	2301      	movs	r3, #1
 800d854:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d858:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d85c:	2100      	movs	r1, #0
 800d85e:	4618      	mov	r0, r3
 800d860:	f001 fc38 	bl	800f0d4 <hci_send_req>
 800d864:	4603      	mov	r3, r0
 800d866:	2b00      	cmp	r3, #0
 800d868:	da01      	bge.n	800d86e <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800d86a:	23ff      	movs	r3, #255	@ 0xff
 800d86c:	e004      	b.n	800d878 <aci_gap_set_discoverable+0x1ea>
  return status;
 800d86e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d872:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d876:	781b      	ldrb	r3, [r3, #0]
}
 800d878:	4618      	mov	r0, r3
 800d87a:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800d87e:	46bd      	mov	sp, r7
 800d880:	bdb0      	pop	{r4, r5, r7, pc}

0800d882 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800d882:	b580      	push	{r7, lr}
 800d884:	b0cc      	sub	sp, #304	@ 0x130
 800d886:	af00      	add	r7, sp, #0
 800d888:	4602      	mov	r2, r0
 800d88a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d88e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d892:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800d894:	f107 0310 	add.w	r3, r7, #16
 800d898:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d89c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8a0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800d8ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d8b2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d8b6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d8ba:	7812      	ldrb	r2, [r2, #0]
 800d8bc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d8be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d8c2:	3301      	adds	r3, #1
 800d8c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d8c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d8cc:	2218      	movs	r2, #24
 800d8ce:	2100      	movs	r1, #0
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	f001 f977 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d8d6:	233f      	movs	r3, #63	@ 0x3f
 800d8d8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800d8dc:	2385      	movs	r3, #133	@ 0x85
 800d8de:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d8e2:	f107 0310 	add.w	r3, r7, #16
 800d8e6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d8ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d8ee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d8f2:	f107 030f 	add.w	r3, r7, #15
 800d8f6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d900:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d904:	2100      	movs	r1, #0
 800d906:	4618      	mov	r0, r3
 800d908:	f001 fbe4 	bl	800f0d4 <hci_send_req>
 800d90c:	4603      	mov	r3, r0
 800d90e:	2b00      	cmp	r3, #0
 800d910:	da01      	bge.n	800d916 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800d912:	23ff      	movs	r3, #255	@ 0xff
 800d914:	e004      	b.n	800d920 <aci_gap_set_io_capability+0x9e>
  return status;
 800d916:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d91a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d91e:	781b      	ldrb	r3, [r3, #0]
}
 800d920:	4618      	mov	r0, r3
 800d922:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d926:	46bd      	mov	sp, r7
 800d928:	bd80      	pop	{r7, pc}

0800d92a <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800d92a:	b5b0      	push	{r4, r5, r7, lr}
 800d92c:	b0cc      	sub	sp, #304	@ 0x130
 800d92e:	af00      	add	r7, sp, #0
 800d930:	4605      	mov	r5, r0
 800d932:	460c      	mov	r4, r1
 800d934:	4610      	mov	r0, r2
 800d936:	4619      	mov	r1, r3
 800d938:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d93c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d940:	462a      	mov	r2, r5
 800d942:	701a      	strb	r2, [r3, #0]
 800d944:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d948:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d94c:	4622      	mov	r2, r4
 800d94e:	701a      	strb	r2, [r3, #0]
 800d950:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d954:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800d958:	4602      	mov	r2, r0
 800d95a:	701a      	strb	r2, [r3, #0]
 800d95c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d960:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d964:	460a      	mov	r2, r1
 800d966:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800d968:	f107 0310 	add.w	r3, r7, #16
 800d96c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d970:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d974:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d978:	2200      	movs	r2, #0
 800d97a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d97c:	2300      	movs	r3, #0
 800d97e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800d982:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d986:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d98a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d98e:	7812      	ldrb	r2, [r2, #0]
 800d990:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d992:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d996:	3301      	adds	r3, #1
 800d998:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800d99c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d9a0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d9a4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d9a8:	7812      	ldrb	r2, [r2, #0]
 800d9aa:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d9ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d9b0:	3301      	adds	r3, #1
 800d9b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800d9b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d9ba:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d9be:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800d9c2:	7812      	ldrb	r2, [r2, #0]
 800d9c4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d9c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d9ca:	3301      	adds	r3, #1
 800d9cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800d9d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d9d4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d9d8:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800d9dc:	7812      	ldrb	r2, [r2, #0]
 800d9de:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800d9e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d9e4:	3301      	adds	r3, #1
 800d9e6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800d9ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d9ee:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800d9f2:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800d9f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d9f8:	3301      	adds	r3, #1
 800d9fa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800d9fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800da02:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800da06:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800da08:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800da0c:	3301      	adds	r3, #1
 800da0e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800da12:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800da16:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800da1a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800da1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800da20:	3301      	adds	r3, #1
 800da22:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800da26:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800da2a:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800da2e:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800da32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800da36:	3304      	adds	r3, #4
 800da38:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800da3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800da40:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800da44:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800da46:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800da4a:	3301      	adds	r3, #1
 800da4c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800da50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800da54:	2218      	movs	r2, #24
 800da56:	2100      	movs	r1, #0
 800da58:	4618      	mov	r0, r3
 800da5a:	f001 f8b3 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800da5e:	233f      	movs	r3, #63	@ 0x3f
 800da60:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800da64:	2386      	movs	r3, #134	@ 0x86
 800da66:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800da6a:	f107 0310 	add.w	r3, r7, #16
 800da6e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800da72:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800da76:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800da7a:	f107 030f 	add.w	r3, r7, #15
 800da7e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800da82:	2301      	movs	r3, #1
 800da84:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800da88:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800da8c:	2100      	movs	r1, #0
 800da8e:	4618      	mov	r0, r3
 800da90:	f001 fb20 	bl	800f0d4 <hci_send_req>
 800da94:	4603      	mov	r3, r0
 800da96:	2b00      	cmp	r3, #0
 800da98:	da01      	bge.n	800da9e <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800da9a:	23ff      	movs	r3, #255	@ 0xff
 800da9c:	e004      	b.n	800daa8 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800da9e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800daa2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800daa6:	781b      	ldrb	r3, [r3, #0]
}
 800daa8:	4618      	mov	r0, r3
 800daaa:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800daae:	46bd      	mov	sp, r7
 800dab0:	bdb0      	pop	{r4, r5, r7, pc}

0800dab2 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800dab2:	b580      	push	{r7, lr}
 800dab4:	b0cc      	sub	sp, #304	@ 0x130
 800dab6:	af00      	add	r7, sp, #0
 800dab8:	4602      	mov	r2, r0
 800daba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dabe:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dac2:	6019      	str	r1, [r3, #0]
 800dac4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dac8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800dacc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800dace:	f107 0310 	add.w	r3, r7, #16
 800dad2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800dad6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dada:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800dade:	2200      	movs	r2, #0
 800dae0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800dae2:	2300      	movs	r3, #0
 800dae4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800dae8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800daec:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800daf0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800daf4:	8812      	ldrh	r2, [r2, #0]
 800daf6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800daf8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dafc:	3302      	adds	r3, #2
 800dafe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800db02:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800db06:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800db0a:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800db0e:	6812      	ldr	r2, [r2, #0]
 800db10:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800db14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800db18:	3304      	adds	r3, #4
 800db1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800db1e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800db22:	2218      	movs	r2, #24
 800db24:	2100      	movs	r1, #0
 800db26:	4618      	mov	r0, r3
 800db28:	f001 f84c 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800db2c:	233f      	movs	r3, #63	@ 0x3f
 800db2e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800db32:	2388      	movs	r3, #136	@ 0x88
 800db34:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800db38:	f107 0310 	add.w	r3, r7, #16
 800db3c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800db40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800db44:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800db48:	f107 030f 	add.w	r3, r7, #15
 800db4c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800db50:	2301      	movs	r3, #1
 800db52:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800db56:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800db5a:	2100      	movs	r1, #0
 800db5c:	4618      	mov	r0, r3
 800db5e:	f001 fab9 	bl	800f0d4 <hci_send_req>
 800db62:	4603      	mov	r3, r0
 800db64:	2b00      	cmp	r3, #0
 800db66:	da01      	bge.n	800db6c <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800db68:	23ff      	movs	r3, #255	@ 0xff
 800db6a:	e004      	b.n	800db76 <aci_gap_pass_key_resp+0xc4>
  return status;
 800db6c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db70:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800db74:	781b      	ldrb	r3, [r3, #0]
}
 800db76:	4618      	mov	r0, r3
 800db78:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}

0800db80 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800db80:	b590      	push	{r4, r7, lr}
 800db82:	b0cd      	sub	sp, #308	@ 0x134
 800db84:	af00      	add	r7, sp, #0
 800db86:	4604      	mov	r4, r0
 800db88:	4608      	mov	r0, r1
 800db8a:	4611      	mov	r1, r2
 800db8c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800db90:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800db94:	6013      	str	r3, [r2, #0]
 800db96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db9a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800db9e:	4622      	mov	r2, r4
 800dba0:	701a      	strb	r2, [r3, #0]
 800dba2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dba6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800dbaa:	4602      	mov	r2, r0
 800dbac:	701a      	strb	r2, [r3, #0]
 800dbae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dbb2:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800dbb6:	460a      	mov	r2, r1
 800dbb8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800dbba:	f107 0310 	add.w	r3, r7, #16
 800dbbe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800dbc2:	f107 0308 	add.w	r3, r7, #8
 800dbc6:	2207      	movs	r2, #7
 800dbc8:	2100      	movs	r1, #0
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f000 fffa 	bl	800ebc4 <Osal_MemSet>
  int index_input = 0;
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800dbd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dbda:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800dbde:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800dbe2:	7812      	ldrb	r2, [r2, #0]
 800dbe4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800dbe6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dbea:	3301      	adds	r3, #1
 800dbec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800dbf0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dbf4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800dbf8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800dbfc:	7812      	ldrb	r2, [r2, #0]
 800dbfe:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800dc00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dc04:	3301      	adds	r3, #1
 800dc06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800dc0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dc0e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800dc12:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800dc16:	7812      	ldrb	r2, [r2, #0]
 800dc18:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800dc1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dc1e:	3301      	adds	r3, #1
 800dc20:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800dc24:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dc28:	2218      	movs	r2, #24
 800dc2a:	2100      	movs	r1, #0
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	f000 ffc9 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800dc32:	233f      	movs	r3, #63	@ 0x3f
 800dc34:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800dc38:	238a      	movs	r3, #138	@ 0x8a
 800dc3a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800dc3e:	f107 0310 	add.w	r3, r7, #16
 800dc42:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800dc46:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dc4a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800dc4e:	f107 0308 	add.w	r3, r7, #8
 800dc52:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800dc56:	2307      	movs	r3, #7
 800dc58:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800dc5c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dc60:	2100      	movs	r1, #0
 800dc62:	4618      	mov	r0, r3
 800dc64:	f001 fa36 	bl	800f0d4 <hci_send_req>
 800dc68:	4603      	mov	r3, r0
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	da01      	bge.n	800dc72 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800dc6e:	23ff      	movs	r3, #255	@ 0xff
 800dc70:	e02e      	b.n	800dcd0 <aci_gap_init+0x150>
  if ( resp.Status )
 800dc72:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc76:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800dc7a:	781b      	ldrb	r3, [r3, #0]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d005      	beq.n	800dc8c <aci_gap_init+0x10c>
    return resp.Status;
 800dc80:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc84:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800dc88:	781b      	ldrb	r3, [r3, #0]
 800dc8a:	e021      	b.n	800dcd0 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800dc8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc90:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800dc94:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800dc98:	b29a      	uxth	r2, r3
 800dc9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc9e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800dca6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dcaa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800dcae:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800dcb2:	b29a      	uxth	r2, r3
 800dcb4:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800dcb8:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800dcba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dcbe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800dcc2:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800dcc6:	b29a      	uxth	r2, r3
 800dcc8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800dccc:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800dcce:	2300      	movs	r3, #0
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	bd90      	pop	{r4, r7, pc}

0800dcda <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800dcda:	b580      	push	{r7, lr}
 800dcdc:	b0cc      	sub	sp, #304	@ 0x130
 800dcde:	af00      	add	r7, sp, #0
 800dce0:	4602      	mov	r2, r0
 800dce2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dce6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dcea:	6019      	str	r1, [r3, #0]
 800dcec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dcf0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800dcf4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800dcf6:	f107 0310 	add.w	r3, r7, #16
 800dcfa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800dcfe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dd02:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800dd06:	2200      	movs	r2, #0
 800dd08:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800dd10:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dd14:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800dd18:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800dd1c:	7812      	ldrb	r2, [r2, #0]
 800dd1e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800dd20:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dd24:	3301      	adds	r3, #1
 800dd26:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800dd2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dd2e:	1c58      	adds	r0, r3, #1
 800dd30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dd34:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800dd38:	781a      	ldrb	r2, [r3, #0]
 800dd3a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dd3e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dd42:	6819      	ldr	r1, [r3, #0]
 800dd44:	f000 ff2e 	bl	800eba4 <Osal_MemCpy>
  index_input += AdvDataLen;
 800dd48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dd4c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800dd50:	781b      	ldrb	r3, [r3, #0]
 800dd52:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800dd56:	4413      	add	r3, r2
 800dd58:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800dd5c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dd60:	2218      	movs	r2, #24
 800dd62:	2100      	movs	r1, #0
 800dd64:	4618      	mov	r0, r3
 800dd66:	f000 ff2d 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800dd6a:	233f      	movs	r3, #63	@ 0x3f
 800dd6c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800dd70:	238e      	movs	r3, #142	@ 0x8e
 800dd72:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800dd76:	f107 0310 	add.w	r3, r7, #16
 800dd7a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800dd7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dd82:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800dd86:	f107 030f 	add.w	r3, r7, #15
 800dd8a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800dd8e:	2301      	movs	r3, #1
 800dd90:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800dd94:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dd98:	2100      	movs	r1, #0
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	f001 f99a 	bl	800f0d4 <hci_send_req>
 800dda0:	4603      	mov	r3, r0
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	da01      	bge.n	800ddaa <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800dda6:	23ff      	movs	r3, #255	@ 0xff
 800dda8:	e004      	b.n	800ddb4 <aci_gap_update_adv_data+0xda>
  return status;
 800ddaa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ddae:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ddb2:	781b      	ldrb	r3, [r3, #0]
}
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}

0800ddbe <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800ddbe:	b580      	push	{r7, lr}
 800ddc0:	b088      	sub	sp, #32
 800ddc2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ddc8:	f107 0308 	add.w	r3, r7, #8
 800ddcc:	2218      	movs	r2, #24
 800ddce:	2100      	movs	r1, #0
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	f000 fef7 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ddd6:	233f      	movs	r3, #63	@ 0x3f
 800ddd8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800ddda:	2392      	movs	r3, #146	@ 0x92
 800dddc:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ddde:	1dfb      	adds	r3, r7, #7
 800dde0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800dde2:	2301      	movs	r3, #1
 800dde4:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800dde6:	f107 0308 	add.w	r3, r7, #8
 800ddea:	2100      	movs	r1, #0
 800ddec:	4618      	mov	r0, r3
 800ddee:	f001 f971 	bl	800f0d4 <hci_send_req>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	da01      	bge.n	800ddfc <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800ddf8:	23ff      	movs	r3, #255	@ 0xff
 800ddfa:	e000      	b.n	800ddfe <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800ddfc:	79fb      	ldrb	r3, [r7, #7]
}
 800ddfe:	4618      	mov	r0, r3
 800de00:	3720      	adds	r7, #32
 800de02:	46bd      	mov	sp, r7
 800de04:	bd80      	pop	{r7, pc}

0800de06 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800de06:	b580      	push	{r7, lr}
 800de08:	b0cc      	sub	sp, #304	@ 0x130
 800de0a:	af00      	add	r7, sp, #0
 800de0c:	4602      	mov	r2, r0
 800de0e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800de12:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800de16:	801a      	strh	r2, [r3, #0]
 800de18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800de1c:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800de20:	460a      	mov	r2, r1
 800de22:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800de24:	f107 0310 	add.w	r3, r7, #16
 800de28:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800de2c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800de30:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800de34:	2200      	movs	r2, #0
 800de36:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800de38:	2300      	movs	r3, #0
 800de3a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800de3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800de42:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800de46:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800de4a:	8812      	ldrh	r2, [r2, #0]
 800de4c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800de4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800de52:	3302      	adds	r3, #2
 800de54:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800de58:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800de5c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800de60:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800de64:	7812      	ldrb	r2, [r2, #0]
 800de66:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800de68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800de6c:	3301      	adds	r3, #1
 800de6e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800de72:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800de76:	2218      	movs	r2, #24
 800de78:	2100      	movs	r1, #0
 800de7a:	4618      	mov	r0, r3
 800de7c:	f000 fea2 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800de80:	233f      	movs	r3, #63	@ 0x3f
 800de82:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800de86:	23a5      	movs	r3, #165	@ 0xa5
 800de88:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800de8c:	f107 0310 	add.w	r3, r7, #16
 800de90:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800de94:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800de98:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800de9c:	f107 030f 	add.w	r3, r7, #15
 800dea0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800dea4:	2301      	movs	r3, #1
 800dea6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800deaa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800deae:	2100      	movs	r1, #0
 800deb0:	4618      	mov	r0, r3
 800deb2:	f001 f90f 	bl	800f0d4 <hci_send_req>
 800deb6:	4603      	mov	r3, r0
 800deb8:	2b00      	cmp	r3, #0
 800deba:	da01      	bge.n	800dec0 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800debc:	23ff      	movs	r3, #255	@ 0xff
 800debe:	e004      	b.n	800deca <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800dec0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dec4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800dec8:	781b      	ldrb	r3, [r3, #0]
}
 800deca:	4618      	mov	r0, r3
 800decc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bd80      	pop	{r7, pc}

0800ded4 <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b088      	sub	sp, #32
 800ded8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800deda:	2300      	movs	r3, #0
 800dedc:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800dede:	f107 0308 	add.w	r3, r7, #8
 800dee2:	2218      	movs	r2, #24
 800dee4:	2100      	movs	r1, #0
 800dee6:	4618      	mov	r0, r3
 800dee8:	f000 fe6c 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800deec:	233f      	movs	r3, #63	@ 0x3f
 800deee:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800def0:	f240 1301 	movw	r3, #257	@ 0x101
 800def4:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800def6:	1dfb      	adds	r3, r7, #7
 800def8:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800defa:	2301      	movs	r3, #1
 800defc:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800defe:	f107 0308 	add.w	r3, r7, #8
 800df02:	2100      	movs	r1, #0
 800df04:	4618      	mov	r0, r3
 800df06:	f001 f8e5 	bl	800f0d4 <hci_send_req>
 800df0a:	4603      	mov	r3, r0
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	da01      	bge.n	800df14 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800df10:	23ff      	movs	r3, #255	@ 0xff
 800df12:	e000      	b.n	800df16 <aci_gatt_init+0x42>
  return status;
 800df14:	79fb      	ldrb	r3, [r7, #7]
}
 800df16:	4618      	mov	r0, r3
 800df18:	3720      	adds	r7, #32
 800df1a:	46bd      	mov	sp, r7
 800df1c:	bd80      	pop	{r7, pc}

0800df1e <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800df1e:	b590      	push	{r4, r7, lr}
 800df20:	b0cf      	sub	sp, #316	@ 0x13c
 800df22:	af00      	add	r7, sp, #0
 800df24:	4604      	mov	r4, r0
 800df26:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800df2a:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800df2e:	6001      	str	r1, [r0, #0]
 800df30:	4610      	mov	r0, r2
 800df32:	4619      	mov	r1, r3
 800df34:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df38:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800df3c:	4622      	mov	r2, r4
 800df3e:	701a      	strb	r2, [r3, #0]
 800df40:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df44:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800df48:	4602      	mov	r2, r0
 800df4a:	701a      	strb	r2, [r3, #0]
 800df4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df50:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800df54:	460a      	mov	r2, r1
 800df56:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800df58:	f107 0310 	add.w	r3, r7, #16
 800df5c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800df60:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df64:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800df68:	781b      	ldrb	r3, [r3, #0]
 800df6a:	2b01      	cmp	r3, #1
 800df6c:	d00a      	beq.n	800df84 <aci_gatt_add_service+0x66>
 800df6e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800df72:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800df76:	781b      	ldrb	r3, [r3, #0]
 800df78:	2b02      	cmp	r3, #2
 800df7a:	d101      	bne.n	800df80 <aci_gatt_add_service+0x62>
 800df7c:	2311      	movs	r3, #17
 800df7e:	e002      	b.n	800df86 <aci_gatt_add_service+0x68>
 800df80:	2301      	movs	r3, #1
 800df82:	e000      	b.n	800df86 <aci_gatt_add_service+0x68>
 800df84:	2303      	movs	r3, #3
 800df86:	f107 0210 	add.w	r2, r7, #16
 800df8a:	4413      	add	r3, r2
 800df8c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800df90:	f107 030c 	add.w	r3, r7, #12
 800df94:	2203      	movs	r2, #3
 800df96:	2100      	movs	r1, #0
 800df98:	4618      	mov	r0, r3
 800df9a:	f000 fe13 	bl	800ebc4 <Osal_MemSet>
  int index_input = 0;
 800df9e:	2300      	movs	r3, #0
 800dfa0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800dfa4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dfa8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dfac:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800dfb0:	7812      	ldrb	r2, [r2, #0]
 800dfb2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800dfb4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dfb8:	3301      	adds	r3, #1
 800dfba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800dfbe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dfc2:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800dfc6:	781b      	ldrb	r3, [r3, #0]
 800dfc8:	2b01      	cmp	r3, #1
 800dfca:	d002      	beq.n	800dfd2 <aci_gatt_add_service+0xb4>
 800dfcc:	2b02      	cmp	r3, #2
 800dfce:	d004      	beq.n	800dfda <aci_gatt_add_service+0xbc>
 800dfd0:	e007      	b.n	800dfe2 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800dfd2:	2302      	movs	r3, #2
 800dfd4:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800dfd8:	e005      	b.n	800dfe6 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800dfda:	2310      	movs	r3, #16
 800dfdc:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800dfe0:	e001      	b.n	800dfe6 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800dfe2:	2397      	movs	r3, #151	@ 0x97
 800dfe4:	e06c      	b.n	800e0c0 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800dfe6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dfea:	1c58      	adds	r0, r3, #1
 800dfec:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800dff0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dff4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800dff8:	6819      	ldr	r1, [r3, #0]
 800dffa:	f000 fdd3 	bl	800eba4 <Osal_MemCpy>
    index_input += size;
 800dffe:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800e002:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800e006:	4413      	add	r3, r2
 800e008:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800e00c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e010:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e014:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800e018:	7812      	ldrb	r2, [r2, #0]
 800e01a:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800e01c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e020:	3301      	adds	r3, #1
 800e022:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800e026:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e02a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e02e:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800e032:	7812      	ldrb	r2, [r2, #0]
 800e034:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800e036:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e03a:	3301      	adds	r3, #1
 800e03c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e040:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e044:	2218      	movs	r2, #24
 800e046:	2100      	movs	r1, #0
 800e048:	4618      	mov	r0, r3
 800e04a:	f000 fdbb 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e04e:	233f      	movs	r3, #63	@ 0x3f
 800e050:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800e054:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800e058:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e05c:	f107 0310 	add.w	r3, r7, #16
 800e060:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e064:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e068:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800e06c:	f107 030c 	add.w	r3, r7, #12
 800e070:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800e074:	2303      	movs	r3, #3
 800e076:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e07a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e07e:	2100      	movs	r1, #0
 800e080:	4618      	mov	r0, r3
 800e082:	f001 f827 	bl	800f0d4 <hci_send_req>
 800e086:	4603      	mov	r3, r0
 800e088:	2b00      	cmp	r3, #0
 800e08a:	da01      	bge.n	800e090 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800e08c:	23ff      	movs	r3, #255	@ 0xff
 800e08e:	e017      	b.n	800e0c0 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800e090:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e094:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d005      	beq.n	800e0aa <aci_gatt_add_service+0x18c>
    return resp.Status;
 800e09e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0a2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e0a6:	781b      	ldrb	r3, [r3, #0]
 800e0a8:	e00a      	b.n	800e0c0 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800e0aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e0ae:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e0b2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e0b6:	b29a      	uxth	r2, r3
 800e0b8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e0bc:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e0be:	2300      	movs	r3, #0
}
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd90      	pop	{r4, r7, pc}

0800e0ca <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800e0ca:	b590      	push	{r4, r7, lr}
 800e0cc:	b0d1      	sub	sp, #324	@ 0x144
 800e0ce:	af00      	add	r7, sp, #0
 800e0d0:	4604      	mov	r4, r0
 800e0d2:	4608      	mov	r0, r1
 800e0d4:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800e0d8:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800e0dc:	600a      	str	r2, [r1, #0]
 800e0de:	4619      	mov	r1, r3
 800e0e0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e0e4:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800e0e8:	4622      	mov	r2, r4
 800e0ea:	801a      	strh	r2, [r3, #0]
 800e0ec:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e0f0:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800e0f4:	4602      	mov	r2, r0
 800e0f6:	701a      	strb	r2, [r3, #0]
 800e0f8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e0fc:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800e100:	460a      	mov	r2, r1
 800e102:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800e104:	f107 0318 	add.w	r3, r7, #24
 800e108:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800e10c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e110:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800e114:	781b      	ldrb	r3, [r3, #0]
 800e116:	2b01      	cmp	r3, #1
 800e118:	d00a      	beq.n	800e130 <aci_gatt_add_char+0x66>
 800e11a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e11e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800e122:	781b      	ldrb	r3, [r3, #0]
 800e124:	2b02      	cmp	r3, #2
 800e126:	d101      	bne.n	800e12c <aci_gatt_add_char+0x62>
 800e128:	2313      	movs	r3, #19
 800e12a:	e002      	b.n	800e132 <aci_gatt_add_char+0x68>
 800e12c:	2303      	movs	r3, #3
 800e12e:	e000      	b.n	800e132 <aci_gatt_add_char+0x68>
 800e130:	2305      	movs	r3, #5
 800e132:	f107 0218 	add.w	r2, r7, #24
 800e136:	4413      	add	r3, r2
 800e138:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800e13c:	f107 0314 	add.w	r3, r7, #20
 800e140:	2203      	movs	r2, #3
 800e142:	2100      	movs	r1, #0
 800e144:	4618      	mov	r0, r3
 800e146:	f000 fd3d 	bl	800ebc4 <Osal_MemSet>
  int index_input = 0;
 800e14a:	2300      	movs	r3, #0
 800e14c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800e150:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800e154:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800e158:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800e15c:	8812      	ldrh	r2, [r2, #0]
 800e15e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e160:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e164:	3302      	adds	r3, #2
 800e166:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800e16a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800e16e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800e172:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800e176:	7812      	ldrb	r2, [r2, #0]
 800e178:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e17a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e17e:	3301      	adds	r3, #1
 800e180:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800e184:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e188:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800e18c:	781b      	ldrb	r3, [r3, #0]
 800e18e:	2b01      	cmp	r3, #1
 800e190:	d002      	beq.n	800e198 <aci_gatt_add_char+0xce>
 800e192:	2b02      	cmp	r3, #2
 800e194:	d004      	beq.n	800e1a0 <aci_gatt_add_char+0xd6>
 800e196:	e007      	b.n	800e1a8 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800e198:	2302      	movs	r3, #2
 800e19a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800e19e:	e005      	b.n	800e1ac <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800e1a0:	2310      	movs	r3, #16
 800e1a2:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800e1a6:	e001      	b.n	800e1ac <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800e1a8:	2397      	movs	r3, #151	@ 0x97
 800e1aa:	e091      	b.n	800e2d0 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800e1ac:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800e1b0:	1cd8      	adds	r0, r3, #3
 800e1b2:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800e1b6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e1ba:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800e1be:	6819      	ldr	r1, [r3, #0]
 800e1c0:	f000 fcf0 	bl	800eba4 <Osal_MemCpy>
    index_input += size;
 800e1c4:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800e1c8:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800e1cc:	4413      	add	r3, r2
 800e1ce:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800e1d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e1d6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800e1da:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800e1de:	8812      	ldrh	r2, [r2, #0]
 800e1e0:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800e1e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e1e6:	3302      	adds	r3, #2
 800e1e8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800e1ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e1f0:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800e1f4:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800e1f6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e1fa:	3301      	adds	r3, #1
 800e1fc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800e200:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e204:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800e208:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800e20a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e20e:	3301      	adds	r3, #1
 800e210:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800e214:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e218:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800e21c:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800e21e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e222:	3301      	adds	r3, #1
 800e224:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800e228:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e22c:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800e230:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800e232:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e236:	3301      	adds	r3, #1
 800e238:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800e23c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e240:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800e244:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800e246:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e24a:	3301      	adds	r3, #1
 800e24c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e250:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800e254:	2218      	movs	r2, #24
 800e256:	2100      	movs	r1, #0
 800e258:	4618      	mov	r0, r3
 800e25a:	f000 fcb3 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e25e:	233f      	movs	r3, #63	@ 0x3f
 800e260:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800e264:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800e268:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800e26c:	f107 0318 	add.w	r3, r7, #24
 800e270:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800e274:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e278:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800e27c:	f107 0314 	add.w	r3, r7, #20
 800e280:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800e284:	2303      	movs	r3, #3
 800e286:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e28a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800e28e:	2100      	movs	r1, #0
 800e290:	4618      	mov	r0, r3
 800e292:	f000 ff1f 	bl	800f0d4 <hci_send_req>
 800e296:	4603      	mov	r3, r0
 800e298:	2b00      	cmp	r3, #0
 800e29a:	da01      	bge.n	800e2a0 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800e29c:	23ff      	movs	r3, #255	@ 0xff
 800e29e:	e017      	b.n	800e2d0 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800e2a0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e2a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e2a8:	781b      	ldrb	r3, [r3, #0]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d005      	beq.n	800e2ba <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800e2ae:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e2b2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e2b6:	781b      	ldrb	r3, [r3, #0]
 800e2b8:	e00a      	b.n	800e2d0 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800e2ba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e2be:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e2c2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e2c6:	b29a      	uxth	r2, r3
 800e2c8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800e2cc:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e2ce:	2300      	movs	r3, #0
}
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800e2d6:	46bd      	mov	sp, r7
 800e2d8:	bd90      	pop	{r4, r7, pc}

0800e2da <aci_gatt_add_char_desc>:
                                   uint8_t Access_Permissions,
                                   uint8_t GATT_Evt_Mask,
                                   uint8_t Enc_Key_Size,
                                   uint8_t Is_Variable,
                                   uint16_t* Char_Desc_Handle )
{
 800e2da:	b590      	push	{r4, r7, lr}
 800e2dc:	b0d1      	sub	sp, #324	@ 0x144
 800e2de:	af00      	add	r7, sp, #0
 800e2e0:	4604      	mov	r4, r0
 800e2e2:	4608      	mov	r0, r1
 800e2e4:	4611      	mov	r1, r2
 800e2e6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800e2ea:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 800e2ee:	6013      	str	r3, [r2, #0]
 800e2f0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e2f4:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800e2f8:	4622      	mov	r2, r4
 800e2fa:	801a      	strh	r2, [r3, #0]
 800e2fc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e300:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e304:	4602      	mov	r2, r0
 800e306:	801a      	strh	r2, [r3, #0]
 800e308:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e30c:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800e310:	460a      	mov	r2, r1
 800e312:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_desc_cp0 *cp0 = (aci_gatt_add_char_desc_cp0*)(cmd_buffer);
 800e314:	f107 0314 	add.w	r3, r7, #20
 800e318:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 800e31c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e320:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800e324:	781b      	ldrb	r3, [r3, #0]
 800e326:	2b01      	cmp	r3, #1
 800e328:	d00a      	beq.n	800e340 <aci_gatt_add_char_desc+0x66>
 800e32a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e32e:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800e332:	781b      	ldrb	r3, [r3, #0]
 800e334:	2b02      	cmp	r3, #2
 800e336:	d101      	bne.n	800e33c <aci_gatt_add_char_desc+0x62>
 800e338:	2315      	movs	r3, #21
 800e33a:	e002      	b.n	800e342 <aci_gatt_add_char_desc+0x68>
 800e33c:	2305      	movs	r3, #5
 800e33e:	e000      	b.n	800e342 <aci_gatt_add_char_desc+0x68>
 800e340:	2307      	movs	r3, #7
 800e342:	f107 0214 	add.w	r2, r7, #20
 800e346:	4413      	add	r3, r2
 800e348:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 800e34c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e350:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800e354:	781b      	ldrb	r3, [r3, #0]
 800e356:	2b01      	cmp	r3, #1
 800e358:	d00a      	beq.n	800e370 <aci_gatt_add_char_desc+0x96>
 800e35a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e35e:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800e362:	781b      	ldrb	r3, [r3, #0]
 800e364:	2b02      	cmp	r3, #2
 800e366:	d101      	bne.n	800e36c <aci_gatt_add_char_desc+0x92>
 800e368:	2317      	movs	r3, #23
 800e36a:	e002      	b.n	800e372 <aci_gatt_add_char_desc+0x98>
 800e36c:	2307      	movs	r3, #7
 800e36e:	e000      	b.n	800e372 <aci_gatt_add_char_desc+0x98>
 800e370:	2309      	movs	r3, #9
 800e372:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800e376:	4413      	add	r3, r2
 800e378:	f107 0214 	add.w	r2, r7, #20
 800e37c:	4413      	add	r3, r2
 800e37e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_char_desc_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800e382:	f107 0310 	add.w	r3, r7, #16
 800e386:	2203      	movs	r2, #3
 800e388:	2100      	movs	r1, #0
 800e38a:	4618      	mov	r0, r3
 800e38c:	f000 fc1a 	bl	800ebc4 <Osal_MemSet>
  int index_input = 0;
 800e390:	2300      	movs	r3, #0
 800e392:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  cp0->Service_Handle = Service_Handle;
 800e396:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800e39a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800e39e:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800e3a2:	8812      	ldrh	r2, [r2, #0]
 800e3a4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e3a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e3aa:	3302      	adds	r3, #2
 800e3ac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  cp0->Char_Handle = Char_Handle;
 800e3b0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800e3b4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800e3b8:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800e3bc:	8812      	ldrh	r2, [r2, #0]
 800e3be:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800e3c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e3c4:	3302      	adds	r3, #2
 800e3c6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  cp0->Char_Desc_Uuid_Type = Char_Desc_Uuid_Type;
 800e3ca:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800e3ce:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800e3d2:	f2a2 1235 	subw	r2, r2, #309	@ 0x135
 800e3d6:	7812      	ldrb	r2, [r2, #0]
 800e3d8:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800e3da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e3de:	3301      	adds	r3, #1
 800e3e0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_Desc_Uuid_Type )
 800e3e4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e3e8:	f2a3 1335 	subw	r3, r3, #309	@ 0x135
 800e3ec:	781b      	ldrb	r3, [r3, #0]
 800e3ee:	2b01      	cmp	r3, #1
 800e3f0:	d002      	beq.n	800e3f8 <aci_gatt_add_char_desc+0x11e>
 800e3f2:	2b02      	cmp	r3, #2
 800e3f4:	d004      	beq.n	800e400 <aci_gatt_add_char_desc+0x126>
 800e3f6:	e007      	b.n	800e408 <aci_gatt_add_char_desc+0x12e>
    {
      case 1: size = 2; break;
 800e3f8:	2302      	movs	r3, #2
 800e3fa:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800e3fe:	e005      	b.n	800e40c <aci_gatt_add_char_desc+0x132>
      case 2: size = 16; break;
 800e400:	2310      	movs	r3, #16
 800e402:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800e406:	e001      	b.n	800e40c <aci_gatt_add_char_desc+0x132>
      default: return BLE_STATUS_ERROR;
 800e408:	2397      	movs	r3, #151	@ 0x97
 800e40a:	e0a9      	b.n	800e560 <aci_gatt_add_char_desc+0x286>
    }
    Osal_MemCpy( (void*)&cp0->Char_Desc_Uuid, (const void*)Char_Desc_Uuid, size );
 800e40c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800e410:	1d58      	adds	r0, r3, #5
 800e412:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800e416:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e41a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800e41e:	6819      	ldr	r1, [r3, #0]
 800e420:	f000 fbc0 	bl	800eba4 <Osal_MemCpy>
    index_input += size;
 800e424:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800e428:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800e42c:	4413      	add	r3, r2
 800e42e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp1->Char_Desc_Value_Max_Len = Char_Desc_Value_Max_Len;
 800e432:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e436:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800e43a:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800e43c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e440:	3301      	adds	r3, #1
 800e442:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp1->Char_Desc_Value_Length = Char_Desc_Value_Length;
 800e446:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e44a:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800e44e:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800e450:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e454:	3301      	adds	r3, #1
 800e456:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    Osal_MemCpy( (void*)&cp1->Char_Desc_Value, (const void*)Char_Desc_Value, Char_Desc_Value_Length );
 800e45a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e45e:	3302      	adds	r3, #2
 800e460:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800e464:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800e468:	4618      	mov	r0, r3
 800e46a:	f000 fb9b 	bl	800eba4 <Osal_MemCpy>
    index_input += Char_Desc_Value_Length;
 800e46e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800e472:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800e476:	4413      	add	r3, r2
 800e478:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp2->Security_Permissions = Security_Permissions;
 800e47c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e480:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800e484:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800e486:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e48a:	3301      	adds	r3, #1
 800e48c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp2->Access_Permissions = Access_Permissions;
 800e490:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e494:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800e498:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800e49a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e49e:	3301      	adds	r3, #1
 800e4a0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp2->GATT_Evt_Mask = GATT_Evt_Mask;
 800e4a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e4a8:	f897 2164 	ldrb.w	r2, [r7, #356]	@ 0x164
 800e4ac:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800e4ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e4b2:	3301      	adds	r3, #1
 800e4b4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp2->Enc_Key_Size = Enc_Key_Size;
 800e4b8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e4bc:	f897 2168 	ldrb.w	r2, [r7, #360]	@ 0x168
 800e4c0:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800e4c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e4c6:	3301      	adds	r3, #1
 800e4c8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    {
      cp2->Is_Variable = Is_Variable;
 800e4cc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e4d0:	f897 216c 	ldrb.w	r2, [r7, #364]	@ 0x16c
 800e4d4:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800e4d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e4da:	3301      	adds	r3, #1
 800e4dc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e4e0:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800e4e4:	2218      	movs	r2, #24
 800e4e6:	2100      	movs	r1, #0
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f000 fb6b 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e4ee:	233f      	movs	r3, #63	@ 0x3f
 800e4f0:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
  rq.ocf = 0x105;
 800e4f4:	f240 1305 	movw	r3, #261	@ 0x105
 800e4f8:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
  rq.cparam = cmd_buffer;
 800e4fc:	f107 0314 	add.w	r3, r7, #20
 800e500:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.clen = index_input;
 800e504:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e508:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rparam = &resp;
 800e50c:	f107 0310 	add.w	r3, r7, #16
 800e510:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rlen = sizeof(resp);
 800e514:	2303      	movs	r3, #3
 800e516:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e51a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800e51e:	2100      	movs	r1, #0
 800e520:	4618      	mov	r0, r3
 800e522:	f000 fdd7 	bl	800f0d4 <hci_send_req>
 800e526:	4603      	mov	r3, r0
 800e528:	2b00      	cmp	r3, #0
 800e52a:	da01      	bge.n	800e530 <aci_gatt_add_char_desc+0x256>
    return BLE_STATUS_TIMEOUT;
 800e52c:	23ff      	movs	r3, #255	@ 0xff
 800e52e:	e017      	b.n	800e560 <aci_gatt_add_char_desc+0x286>
  if ( resp.Status )
 800e530:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e534:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e538:	781b      	ldrb	r3, [r3, #0]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d005      	beq.n	800e54a <aci_gatt_add_char_desc+0x270>
    return resp.Status;
 800e53e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e542:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e546:	781b      	ldrb	r3, [r3, #0]
 800e548:	e00a      	b.n	800e560 <aci_gatt_add_char_desc+0x286>
  *Char_Desc_Handle = resp.Char_Desc_Handle;
 800e54a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e54e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e552:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e556:	b29a      	uxth	r2, r3
 800e558:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800e55c:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e55e:	2300      	movs	r3, #0
}
 800e560:	4618      	mov	r0, r3
 800e562:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800e566:	46bd      	mov	sp, r7
 800e568:	bd90      	pop	{r4, r7, pc}

0800e56a <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800e56a:	b5b0      	push	{r4, r5, r7, lr}
 800e56c:	b0cc      	sub	sp, #304	@ 0x130
 800e56e:	af00      	add	r7, sp, #0
 800e570:	4605      	mov	r5, r0
 800e572:	460c      	mov	r4, r1
 800e574:	4610      	mov	r0, r2
 800e576:	4619      	mov	r1, r3
 800e578:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e57c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e580:	462a      	mov	r2, r5
 800e582:	801a      	strh	r2, [r3, #0]
 800e584:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e588:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e58c:	4622      	mov	r2, r4
 800e58e:	801a      	strh	r2, [r3, #0]
 800e590:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e594:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800e598:	4602      	mov	r2, r0
 800e59a:	701a      	strb	r2, [r3, #0]
 800e59c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e5a0:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800e5a4:	460a      	mov	r2, r1
 800e5a6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800e5a8:	f107 0310 	add.w	r3, r7, #16
 800e5ac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e5b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e5b4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e5bc:	2300      	movs	r3, #0
 800e5be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800e5c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e5c6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e5ca:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e5ce:	8812      	ldrh	r2, [r2, #0]
 800e5d0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e5d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e5d6:	3302      	adds	r3, #2
 800e5d8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800e5dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e5e0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e5e4:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800e5e8:	8812      	ldrh	r2, [r2, #0]
 800e5ea:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800e5ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e5f0:	3302      	adds	r3, #2
 800e5f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800e5f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e5fa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e5fe:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800e602:	7812      	ldrb	r2, [r2, #0]
 800e604:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800e606:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e60a:	3301      	adds	r3, #1
 800e60c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800e610:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e614:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e618:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800e61c:	7812      	ldrb	r2, [r2, #0]
 800e61e:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800e620:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e624:	3301      	adds	r3, #1
 800e626:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800e62a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e62e:	1d98      	adds	r0, r3, #6
 800e630:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e634:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800e638:	781b      	ldrb	r3, [r3, #0]
 800e63a:	461a      	mov	r2, r3
 800e63c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800e640:	f000 fab0 	bl	800eba4 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800e644:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e648:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800e64c:	781b      	ldrb	r3, [r3, #0]
 800e64e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800e652:	4413      	add	r3, r2
 800e654:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e658:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e65c:	2218      	movs	r2, #24
 800e65e:	2100      	movs	r1, #0
 800e660:	4618      	mov	r0, r3
 800e662:	f000 faaf 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e666:	233f      	movs	r3, #63	@ 0x3f
 800e668:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800e66c:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800e670:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e674:	f107 0310 	add.w	r3, r7, #16
 800e678:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e67c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e680:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e684:	f107 030f 	add.w	r3, r7, #15
 800e688:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e68c:	2301      	movs	r3, #1
 800e68e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e692:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e696:	2100      	movs	r1, #0
 800e698:	4618      	mov	r0, r3
 800e69a:	f000 fd1b 	bl	800f0d4 <hci_send_req>
 800e69e:	4603      	mov	r3, r0
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	da01      	bge.n	800e6a8 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800e6a4:	23ff      	movs	r3, #255	@ 0xff
 800e6a6:	e004      	b.n	800e6b2 <aci_gatt_update_char_value+0x148>
  return status;
 800e6a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e6ac:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e6b0:	781b      	ldrb	r3, [r3, #0]
}
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	bdb0      	pop	{r4, r5, r7, pc}

0800e6bc <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800e6bc:	b580      	push	{r7, lr}
 800e6be:	b0cc      	sub	sp, #304	@ 0x130
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	4602      	mov	r2, r0
 800e6c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e6c8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e6cc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800e6ce:	f107 0310 	add.w	r3, r7, #16
 800e6d2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e6d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e6da:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e6de:	2200      	movs	r2, #0
 800e6e0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800e6e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e6ec:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e6f0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e6f4:	8812      	ldrh	r2, [r2, #0]
 800e6f6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e6f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e6fc:	3302      	adds	r3, #2
 800e6fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e702:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e706:	2218      	movs	r2, #24
 800e708:	2100      	movs	r1, #0
 800e70a:	4618      	mov	r0, r3
 800e70c:	f000 fa5a 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e710:	233f      	movs	r3, #63	@ 0x3f
 800e712:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800e716:	f240 1325 	movw	r3, #293	@ 0x125
 800e71a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e71e:	f107 0310 	add.w	r3, r7, #16
 800e722:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e726:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e72a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e72e:	f107 030f 	add.w	r3, r7, #15
 800e732:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e736:	2301      	movs	r3, #1
 800e738:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e73c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e740:	2100      	movs	r1, #0
 800e742:	4618      	mov	r0, r3
 800e744:	f000 fcc6 	bl	800f0d4 <hci_send_req>
 800e748:	4603      	mov	r3, r0
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	da01      	bge.n	800e752 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800e74e:	23ff      	movs	r3, #255	@ 0xff
 800e750:	e004      	b.n	800e75c <aci_gatt_confirm_indication+0xa0>
  return status;
 800e752:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e756:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e75a:	781b      	ldrb	r3, [r3, #0]
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e762:	46bd      	mov	sp, r7
 800e764:	bd80      	pop	{r7, pc}

0800e766 <aci_gatt_permit_read>:

tBleStatus aci_gatt_permit_read( uint16_t Connection_Handle,
                                 uint8_t Read_status,
                                 uint8_t Error_Code,
                                 uint16_t Attr_Handle )
{
 800e766:	b5b0      	push	{r4, r5, r7, lr}
 800e768:	b0cc      	sub	sp, #304	@ 0x130
 800e76a:	af00      	add	r7, sp, #0
 800e76c:	4605      	mov	r5, r0
 800e76e:	460c      	mov	r4, r1
 800e770:	4610      	mov	r0, r2
 800e772:	4619      	mov	r1, r3
 800e774:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e778:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e77c:	462a      	mov	r2, r5
 800e77e:	801a      	strh	r2, [r3, #0]
 800e780:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e784:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800e788:	4622      	mov	r2, r4
 800e78a:	701a      	strb	r2, [r3, #0]
 800e78c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e790:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e794:	4602      	mov	r2, r0
 800e796:	701a      	strb	r2, [r3, #0]
 800e798:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e79c:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800e7a0:	460a      	mov	r2, r1
 800e7a2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_permit_read_cp0 *cp0 = (aci_gatt_permit_read_cp0*)(cmd_buffer);
 800e7a4:	f107 0310 	add.w	r3, r7, #16
 800e7a8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e7ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e7b0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e7b4:	2200      	movs	r2, #0
 800e7b6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800e7be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e7c2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e7c6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e7ca:	8812      	ldrh	r2, [r2, #0]
 800e7cc:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e7ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e7d2:	3302      	adds	r3, #2
 800e7d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Read_status = Read_status;
 800e7d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e7dc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e7e0:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800e7e4:	7812      	ldrb	r2, [r2, #0]
 800e7e6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e7e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e7ec:	3301      	adds	r3, #1
 800e7ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Error_Code = Error_Code;
 800e7f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e7f6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e7fa:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800e7fe:	7812      	ldrb	r2, [r2, #0]
 800e800:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800e802:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e806:	3301      	adds	r3, #1
 800e808:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attr_Handle = Attr_Handle;
 800e80c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e810:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e814:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800e818:	8812      	ldrh	r2, [r2, #0]
 800e81a:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800e81c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e820:	3302      	adds	r3, #2
 800e822:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e826:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e82a:	2218      	movs	r2, #24
 800e82c:	2100      	movs	r1, #0
 800e82e:	4618      	mov	r0, r3
 800e830:	f000 f9c8 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e834:	233f      	movs	r3, #63	@ 0x3f
 800e836:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x127;
 800e83a:	f240 1327 	movw	r3, #295	@ 0x127
 800e83e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e842:	f107 0310 	add.w	r3, r7, #16
 800e846:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e84a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e84e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e852:	f107 030f 	add.w	r3, r7, #15
 800e856:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e85a:	2301      	movs	r3, #1
 800e85c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e860:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e864:	2100      	movs	r1, #0
 800e866:	4618      	mov	r0, r3
 800e868:	f000 fc34 	bl	800f0d4 <hci_send_req>
 800e86c:	4603      	mov	r3, r0
 800e86e:	2b00      	cmp	r3, #0
 800e870:	da01      	bge.n	800e876 <aci_gatt_permit_read+0x110>
    return BLE_STATUS_TIMEOUT;
 800e872:	23ff      	movs	r3, #255	@ 0xff
 800e874:	e004      	b.n	800e880 <aci_gatt_permit_read+0x11a>
  return status;
 800e876:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e87a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e87e:	781b      	ldrb	r3, [r3, #0]
}
 800e880:	4618      	mov	r0, r3
 800e882:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e886:	46bd      	mov	sp, r7
 800e888:	bdb0      	pop	{r4, r5, r7, pc}

0800e88a <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800e88a:	b580      	push	{r7, lr}
 800e88c:	b0cc      	sub	sp, #304	@ 0x130
 800e88e:	af00      	add	r7, sp, #0
 800e890:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e894:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e898:	601a      	str	r2, [r3, #0]
 800e89a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e89e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e8a2:	4602      	mov	r2, r0
 800e8a4:	701a      	strb	r2, [r3, #0]
 800e8a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e8aa:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e8ae:	460a      	mov	r2, r1
 800e8b0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800e8b2:	f107 0310 	add.w	r3, r7, #16
 800e8b6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e8ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e8be:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e8c6:	2300      	movs	r3, #0
 800e8c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800e8cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e8d0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e8d4:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e8d8:	7812      	ldrb	r2, [r2, #0]
 800e8da:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e8dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e8e0:	3301      	adds	r3, #1
 800e8e2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800e8e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e8ea:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e8ee:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e8f2:	7812      	ldrb	r2, [r2, #0]
 800e8f4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e8f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e8fa:	3301      	adds	r3, #1
 800e8fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800e900:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e904:	1c98      	adds	r0, r3, #2
 800e906:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e90a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e90e:	781a      	ldrb	r2, [r3, #0]
 800e910:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e914:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e918:	6819      	ldr	r1, [r3, #0]
 800e91a:	f000 f943 	bl	800eba4 <Osal_MemCpy>
  index_input += Length;
 800e91e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e922:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e926:	781b      	ldrb	r3, [r3, #0]
 800e928:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800e92c:	4413      	add	r3, r2
 800e92e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e932:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e936:	2218      	movs	r2, #24
 800e938:	2100      	movs	r1, #0
 800e93a:	4618      	mov	r0, r3
 800e93c:	f000 f942 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e940:	233f      	movs	r3, #63	@ 0x3f
 800e942:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800e946:	230c      	movs	r3, #12
 800e948:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e94c:	f107 0310 	add.w	r3, r7, #16
 800e950:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e954:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e958:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e95c:	f107 030f 	add.w	r3, r7, #15
 800e960:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e964:	2301      	movs	r3, #1
 800e966:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e96a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e96e:	2100      	movs	r1, #0
 800e970:	4618      	mov	r0, r3
 800e972:	f000 fbaf 	bl	800f0d4 <hci_send_req>
 800e976:	4603      	mov	r3, r0
 800e978:	2b00      	cmp	r3, #0
 800e97a:	da01      	bge.n	800e980 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800e97c:	23ff      	movs	r3, #255	@ 0xff
 800e97e:	e004      	b.n	800e98a <aci_hal_write_config_data+0x100>
  return status;
 800e980:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e984:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e988:	781b      	ldrb	r3, [r3, #0]
}
 800e98a:	4618      	mov	r0, r3
 800e98c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}

0800e994 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800e994:	b580      	push	{r7, lr}
 800e996:	b0cc      	sub	sp, #304	@ 0x130
 800e998:	af00      	add	r7, sp, #0
 800e99a:	4602      	mov	r2, r0
 800e99c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e9a0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e9a4:	701a      	strb	r2, [r3, #0]
 800e9a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e9aa:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e9ae:	460a      	mov	r2, r1
 800e9b0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800e9b2:	f107 0310 	add.w	r3, r7, #16
 800e9b6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e9ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e9be:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e9c6:	2300      	movs	r3, #0
 800e9c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800e9cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e9d0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e9d4:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e9d8:	7812      	ldrb	r2, [r2, #0]
 800e9da:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e9dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e9e0:	3301      	adds	r3, #1
 800e9e2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800e9e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e9ea:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e9ee:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e9f2:	7812      	ldrb	r2, [r2, #0]
 800e9f4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e9f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e9fa:	3301      	adds	r3, #1
 800e9fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ea00:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ea04:	2218      	movs	r2, #24
 800ea06:	2100      	movs	r1, #0
 800ea08:	4618      	mov	r0, r3
 800ea0a:	f000 f8db 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ea0e:	233f      	movs	r3, #63	@ 0x3f
 800ea10:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800ea14:	230f      	movs	r3, #15
 800ea16:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ea1a:	f107 0310 	add.w	r3, r7, #16
 800ea1e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ea22:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ea26:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ea2a:	f107 030f 	add.w	r3, r7, #15
 800ea2e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ea32:	2301      	movs	r3, #1
 800ea34:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ea38:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ea3c:	2100      	movs	r1, #0
 800ea3e:	4618      	mov	r0, r3
 800ea40:	f000 fb48 	bl	800f0d4 <hci_send_req>
 800ea44:	4603      	mov	r3, r0
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	da01      	bge.n	800ea4e <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800ea4a:	23ff      	movs	r3, #255	@ 0xff
 800ea4c:	e004      	b.n	800ea58 <aci_hal_set_tx_power_level+0xc4>
  return status;
 800ea4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ea52:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ea56:	781b      	ldrb	r3, [r3, #0]
}
 800ea58:	4618      	mov	r0, r3
 800ea5a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ea5e:	46bd      	mov	sp, r7
 800ea60:	bd80      	pop	{r7, pc}

0800ea62 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800ea62:	b580      	push	{r7, lr}
 800ea64:	b088      	sub	sp, #32
 800ea66:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ea68:	2300      	movs	r3, #0
 800ea6a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ea6c:	f107 0308 	add.w	r3, r7, #8
 800ea70:	2218      	movs	r2, #24
 800ea72:	2100      	movs	r1, #0
 800ea74:	4618      	mov	r0, r3
 800ea76:	f000 f8a5 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x03;
 800ea7a:	2303      	movs	r3, #3
 800ea7c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800ea7e:	2303      	movs	r3, #3
 800ea80:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ea82:	1dfb      	adds	r3, r7, #7
 800ea84:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ea86:	2301      	movs	r3, #1
 800ea88:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ea8a:	f107 0308 	add.w	r3, r7, #8
 800ea8e:	2100      	movs	r1, #0
 800ea90:	4618      	mov	r0, r3
 800ea92:	f000 fb1f 	bl	800f0d4 <hci_send_req>
 800ea96:	4603      	mov	r3, r0
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	da01      	bge.n	800eaa0 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800ea9c:	23ff      	movs	r3, #255	@ 0xff
 800ea9e:	e000      	b.n	800eaa2 <hci_reset+0x40>
  return status;
 800eaa0:	79fb      	ldrb	r3, [r7, #7]
}
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	3720      	adds	r7, #32
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	bd80      	pop	{r7, pc}

0800eaaa <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800eaaa:	b590      	push	{r4, r7, lr}
 800eaac:	b0cd      	sub	sp, #308	@ 0x134
 800eaae:	af00      	add	r7, sp, #0
 800eab0:	4604      	mov	r4, r0
 800eab2:	4608      	mov	r0, r1
 800eab4:	4611      	mov	r1, r2
 800eab6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eaba:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800eabe:	4622      	mov	r2, r4
 800eac0:	701a      	strb	r2, [r3, #0]
 800eac2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eac6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800eaca:	4602      	mov	r2, r0
 800eacc:	701a      	strb	r2, [r3, #0]
 800eace:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ead2:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800ead6:	460a      	mov	r2, r1
 800ead8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800eada:	f107 0310 	add.w	r3, r7, #16
 800eade:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800eae2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eae6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800eaea:	2200      	movs	r2, #0
 800eaec:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800eaee:	2300      	movs	r3, #0
 800eaf0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800eaf4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eaf8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800eafc:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800eb00:	7812      	ldrb	r2, [r2, #0]
 800eb02:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800eb04:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800eb08:	3301      	adds	r3, #1
 800eb0a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800eb0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eb12:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800eb16:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800eb1a:	7812      	ldrb	r2, [r2, #0]
 800eb1c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800eb1e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800eb22:	3301      	adds	r3, #1
 800eb24:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800eb28:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800eb2c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800eb30:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800eb34:	7812      	ldrb	r2, [r2, #0]
 800eb36:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800eb38:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800eb3c:	3301      	adds	r3, #1
 800eb3e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800eb42:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800eb46:	2218      	movs	r2, #24
 800eb48:	2100      	movs	r1, #0
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	f000 f83a 	bl	800ebc4 <Osal_MemSet>
  rq.ogf = 0x08;
 800eb50:	2308      	movs	r3, #8
 800eb52:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800eb56:	2331      	movs	r3, #49	@ 0x31
 800eb58:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800eb5c:	f107 0310 	add.w	r3, r7, #16
 800eb60:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800eb64:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800eb68:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800eb6c:	f107 030f 	add.w	r3, r7, #15
 800eb70:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800eb74:	2301      	movs	r3, #1
 800eb76:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800eb7a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800eb7e:	2100      	movs	r1, #0
 800eb80:	4618      	mov	r0, r3
 800eb82:	f000 faa7 	bl	800f0d4 <hci_send_req>
 800eb86:	4603      	mov	r3, r0
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	da01      	bge.n	800eb90 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800eb8c:	23ff      	movs	r3, #255	@ 0xff
 800eb8e:	e004      	b.n	800eb9a <hci_le_set_default_phy+0xf0>
  return status;
 800eb90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800eb94:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800eb98:	781b      	ldrb	r3, [r3, #0]
}
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800eba0:	46bd      	mov	sp, r7
 800eba2:	bd90      	pop	{r4, r7, pc}

0800eba4 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800eba4:	b580      	push	{r7, lr}
 800eba6:	b084      	sub	sp, #16
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	60f8      	str	r0, [r7, #12]
 800ebac:	60b9      	str	r1, [r7, #8]
 800ebae:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800ebb0:	687a      	ldr	r2, [r7, #4]
 800ebb2:	68b9      	ldr	r1, [r7, #8]
 800ebb4:	68f8      	ldr	r0, [r7, #12]
 800ebb6:	f003 fda9 	bl	801270c <memcpy>
 800ebba:	4603      	mov	r3, r0
}
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	3710      	adds	r7, #16
 800ebc0:	46bd      	mov	sp, r7
 800ebc2:	bd80      	pop	{r7, pc}

0800ebc4 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800ebc4:	b580      	push	{r7, lr}
 800ebc6:	b084      	sub	sp, #16
 800ebc8:	af00      	add	r7, sp, #0
 800ebca:	60f8      	str	r0, [r7, #12]
 800ebcc:	60b9      	str	r1, [r7, #8]
 800ebce:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800ebd0:	687a      	ldr	r2, [r7, #4]
 800ebd2:	68b9      	ldr	r1, [r7, #8]
 800ebd4:	68f8      	ldr	r0, [r7, #12]
 800ebd6:	f003 fd67 	bl	80126a8 <memset>
 800ebda:	4603      	mov	r3, r0
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	3710      	adds	r7, #16
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd80      	pop	{r7, pc}

0800ebe4 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800ebe4:	b480      	push	{r7}
 800ebe6:	af00      	add	r7, sp, #0
  return;
 800ebe8:	bf00      	nop
}
 800ebea:	46bd      	mov	sp, r7
 800ebec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf0:	4770      	bx	lr

0800ebf2 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800ebf2:	b480      	push	{r7}
 800ebf4:	af00      	add	r7, sp, #0
  return;
 800ebf6:	bf00      	nop
}
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfe:	4770      	bx	lr

0800ec00 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800ec00:	b480      	push	{r7}
 800ec02:	af00      	add	r7, sp, #0
  return;
 800ec04:	bf00      	nop
}
 800ec06:	46bd      	mov	sp, r7
 800ec08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec0c:	4770      	bx	lr

0800ec0e <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800ec0e:	b480      	push	{r7}
 800ec10:	af00      	add	r7, sp, #0
  return;
 800ec12:	bf00      	nop
}
 800ec14:	46bd      	mov	sp, r7
 800ec16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1a:	4770      	bx	lr

0800ec1c <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800ec1c:	b480      	push	{r7}
 800ec1e:	af00      	add	r7, sp, #0
  return;
 800ec20:	bf00      	nop
}
 800ec22:	46bd      	mov	sp, r7
 800ec24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec28:	4770      	bx	lr

0800ec2a <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800ec2a:	b480      	push	{r7}
 800ec2c:	af00      	add	r7, sp, #0
  return;
 800ec2e:	bf00      	nop
}
 800ec30:	46bd      	mov	sp, r7
 800ec32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec36:	4770      	bx	lr

0800ec38 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800ec38:	b480      	push	{r7}
 800ec3a:	af00      	add	r7, sp, #0
  return;
 800ec3c:	bf00      	nop
}
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec44:	4770      	bx	lr

0800ec46 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800ec46:	b480      	push	{r7}
 800ec48:	af00      	add	r7, sp, #0
  return;
 800ec4a:	bf00      	nop
}
 800ec4c:	46bd      	mov	sp, r7
 800ec4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec52:	4770      	bx	lr

0800ec54 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800ec54:	b480      	push	{r7}
 800ec56:	af00      	add	r7, sp, #0
  return;
 800ec58:	bf00      	nop
}
 800ec5a:	46bd      	mov	sp, r7
 800ec5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec60:	4770      	bx	lr

0800ec62 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800ec62:	b480      	push	{r7}
 800ec64:	af00      	add	r7, sp, #0
  return;
 800ec66:	bf00      	nop
}
 800ec68:	46bd      	mov	sp, r7
 800ec6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec6e:	4770      	bx	lr

0800ec70 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800ec70:	b480      	push	{r7}
 800ec72:	af00      	add	r7, sp, #0
  return;
 800ec74:	bf00      	nop
}
 800ec76:	46bd      	mov	sp, r7
 800ec78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7c:	4770      	bx	lr

0800ec7e <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800ec7e:	b480      	push	{r7}
 800ec80:	af00      	add	r7, sp, #0
  return;
 800ec82:	bf00      	nop
}
 800ec84:	46bd      	mov	sp, r7
 800ec86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8a:	4770      	bx	lr

0800ec8c <ZDD_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
__WEAK void ZDD_STM_Init( void )
{
 800ec8c:	b480      	push	{r7}
 800ec8e:	af00      	add	r7, sp, #0
  return;
 800ec90:	bf00      	nop
}
 800ec92:	46bd      	mov	sp, r7
 800ec94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec98:	4770      	bx	lr

0800ec9a <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800ec9a:	b480      	push	{r7}
 800ec9c:	af00      	add	r7, sp, #0
  return;
 800ec9e:	bf00      	nop
}
 800eca0:	46bd      	mov	sp, r7
 800eca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca6:	4770      	bx	lr

0800eca8 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800eca8:	b480      	push	{r7}
 800ecaa:	af00      	add	r7, sp, #0
  return;
 800ecac:	bf00      	nop
}
 800ecae:	46bd      	mov	sp, r7
 800ecb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb4:	4770      	bx	lr

0800ecb6 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800ecb6:	b480      	push	{r7}
 800ecb8:	af00      	add	r7, sp, #0
  return;
 800ecba:	bf00      	nop
}
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc2:	4770      	bx	lr

0800ecc4 <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 800ecc4:	b480      	push	{r7}
 800ecc6:	af00      	add	r7, sp, #0
  return;
 800ecc8:	bf00      	nop
}
 800ecca:	46bd      	mov	sp, r7
 800eccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd0:	4770      	bx	lr
	...

0800ecd4 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800ecd8:	4b04      	ldr	r3, [pc, #16]	@ (800ecec <SVCCTL_Init+0x18>)
 800ecda:	2200      	movs	r2, #0
 800ecdc:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800ecde:	4b04      	ldr	r3, [pc, #16]	@ (800ecf0 <SVCCTL_Init+0x1c>)
 800ece0:	2200      	movs	r2, #0
 800ece2:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800ece4:	f000 f806 	bl	800ecf4 <SVCCTL_SvcInit>

  return;
 800ece8:	bf00      	nop
}
 800ecea:	bd80      	pop	{r7, pc}
 800ecec:	20000074 	.word	0x20000074
 800ecf0:	20000094 	.word	0x20000094

0800ecf4 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800ecf4:	b580      	push	{r7, lr}
 800ecf6:	af00      	add	r7, sp, #0
  BAS_Init();
 800ecf8:	f7ff ff74 	bl	800ebe4 <BAS_Init>

  BLS_Init();
 800ecfc:	f7ff ff79 	bl	800ebf2 <BLS_Init>

  CRS_STM_Init();
 800ed00:	f7ff ff7e 	bl	800ec00 <CRS_STM_Init>

  DIS_Init();
 800ed04:	f7ff ff83 	bl	800ec0e <DIS_Init>

  EDS_STM_Init();
 800ed08:	f7ff ff88 	bl	800ec1c <EDS_STM_Init>

  HIDS_Init();
 800ed0c:	f7ff ff8d 	bl	800ec2a <HIDS_Init>

  HRS_Init();
 800ed10:	f7ff ff92 	bl	800ec38 <HRS_Init>

  HTS_Init();
 800ed14:	f7ff ff97 	bl	800ec46 <HTS_Init>

  IAS_Init();
 800ed18:	f7ff ff9c 	bl	800ec54 <IAS_Init>

  LLS_Init();
 800ed1c:	f7ff ffa1 	bl	800ec62 <LLS_Init>

  TPS_Init();
 800ed20:	f7ff ffa6 	bl	800ec70 <TPS_Init>

  MOTENV_STM_Init();
 800ed24:	f7ff ffab 	bl	800ec7e <MOTENV_STM_Init>

  /* P2P service disabled to avoid LED Control tile in ST BLE Sensor */

  ZDD_STM_Init();
 800ed28:	f7ff ffb0 	bl	800ec8c <ZDD_STM_Init>

  OTAS_STM_Init();
 800ed2c:	f7ff ffb5 	bl	800ec9a <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800ed30:	f7ff ffc1 	bl	800ecb6 <BVOPUS_STM_Init>

  MESH_Init();
 800ed34:	f7ff ffb8 	bl	800eca8 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800ed38:	f7ff ffc4 	bl	800ecc4 <SVCCTL_InitCustomSvc>
  
  return;
 800ed3c:	bf00      	nop
}
 800ed3e:	bd80      	pop	{r7, pc}

0800ed40 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800ed40:	b480      	push	{r7}
 800ed42:	b083      	sub	sp, #12
 800ed44:	af00      	add	r7, sp, #0
 800ed46:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800ed48:	4b09      	ldr	r3, [pc, #36]	@ (800ed70 <SVCCTL_RegisterSvcHandler+0x30>)
 800ed4a:	7f1b      	ldrb	r3, [r3, #28]
 800ed4c:	4619      	mov	r1, r3
 800ed4e:	4a08      	ldr	r2, [pc, #32]	@ (800ed70 <SVCCTL_RegisterSvcHandler+0x30>)
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800ed56:	4b06      	ldr	r3, [pc, #24]	@ (800ed70 <SVCCTL_RegisterSvcHandler+0x30>)
 800ed58:	7f1b      	ldrb	r3, [r3, #28]
 800ed5a:	3301      	adds	r3, #1
 800ed5c:	b2da      	uxtb	r2, r3
 800ed5e:	4b04      	ldr	r3, [pc, #16]	@ (800ed70 <SVCCTL_RegisterSvcHandler+0x30>)
 800ed60:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800ed62:	bf00      	nop
}
 800ed64:	370c      	adds	r7, #12
 800ed66:	46bd      	mov	sp, r7
 800ed68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6c:	4770      	bx	lr
 800ed6e:	bf00      	nop
 800ed70:	20000074 	.word	0x20000074

0800ed74 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800ed74:	b580      	push	{r7, lr}
 800ed76:	b086      	sub	sp, #24
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	3301      	adds	r3, #1
 800ed80:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800ed82:	2300      	movs	r3, #0
 800ed84:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800ed86:	693b      	ldr	r3, [r7, #16]
 800ed88:	781b      	ldrb	r3, [r3, #0]
 800ed8a:	2bff      	cmp	r3, #255	@ 0xff
 800ed8c:	d125      	bne.n	800edda <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800ed8e:	693b      	ldr	r3, [r7, #16]
 800ed90:	3302      	adds	r3, #2
 800ed92:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	881b      	ldrh	r3, [r3, #0]
 800ed98:	b29b      	uxth	r3, r3
 800ed9a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ed9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800eda2:	d118      	bne.n	800edd6 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800eda4:	2300      	movs	r3, #0
 800eda6:	757b      	strb	r3, [r7, #21]
 800eda8:	e00d      	b.n	800edc6 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800edaa:	7d7b      	ldrb	r3, [r7, #21]
 800edac:	4a1a      	ldr	r2, [pc, #104]	@ (800ee18 <SVCCTL_UserEvtRx+0xa4>)
 800edae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800edb2:	6878      	ldr	r0, [r7, #4]
 800edb4:	4798      	blx	r3
 800edb6:	4603      	mov	r3, r0
 800edb8:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800edba:	7dfb      	ldrb	r3, [r7, #23]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d108      	bne.n	800edd2 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800edc0:	7d7b      	ldrb	r3, [r7, #21]
 800edc2:	3301      	adds	r3, #1
 800edc4:	757b      	strb	r3, [r7, #21]
 800edc6:	4b14      	ldr	r3, [pc, #80]	@ (800ee18 <SVCCTL_UserEvtRx+0xa4>)
 800edc8:	7f1b      	ldrb	r3, [r3, #28]
 800edca:	7d7a      	ldrb	r2, [r7, #21]
 800edcc:	429a      	cmp	r2, r3
 800edce:	d3ec      	bcc.n	800edaa <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800edd0:	e002      	b.n	800edd8 <SVCCTL_UserEvtRx+0x64>
              break;
 800edd2:	bf00      	nop
          break;
 800edd4:	e000      	b.n	800edd8 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800edd6:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800edd8:	e000      	b.n	800eddc <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800edda:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800eddc:	7dfb      	ldrb	r3, [r7, #23]
 800edde:	2b02      	cmp	r3, #2
 800ede0:	d00f      	beq.n	800ee02 <SVCCTL_UserEvtRx+0x8e>
 800ede2:	2b02      	cmp	r3, #2
 800ede4:	dc10      	bgt.n	800ee08 <SVCCTL_UserEvtRx+0x94>
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d002      	beq.n	800edf0 <SVCCTL_UserEvtRx+0x7c>
 800edea:	2b01      	cmp	r3, #1
 800edec:	d006      	beq.n	800edfc <SVCCTL_UserEvtRx+0x88>
 800edee:	e00b      	b.n	800ee08 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800edf0:	6878      	ldr	r0, [r7, #4]
 800edf2:	f001 f8f3 	bl	800ffdc <SVCCTL_App_Notification>
 800edf6:	4603      	mov	r3, r0
 800edf8:	75bb      	strb	r3, [r7, #22]
      break;
 800edfa:	e008      	b.n	800ee0e <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800edfc:	2301      	movs	r3, #1
 800edfe:	75bb      	strb	r3, [r7, #22]
      break;
 800ee00:	e005      	b.n	800ee0e <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800ee02:	2300      	movs	r3, #0
 800ee04:	75bb      	strb	r3, [r7, #22]
      break;
 800ee06:	e002      	b.n	800ee0e <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800ee08:	2301      	movs	r3, #1
 800ee0a:	75bb      	strb	r3, [r7, #22]
      break;
 800ee0c:	bf00      	nop
  }

  return (return_status);
 800ee0e:	7dbb      	ldrb	r3, [r7, #22]
}
 800ee10:	4618      	mov	r0, r3
 800ee12:	3718      	adds	r7, #24
 800ee14:	46bd      	mov	sp, r7
 800ee16:	bd80      	pop	{r7, pc}
 800ee18:	20000074 	.word	0x20000074

0800ee1c <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800ee1c:	b580      	push	{r7, lr}
 800ee1e:	b088      	sub	sp, #32
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ee24:	f107 030c 	add.w	r3, r7, #12
 800ee28:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800ee30:	69fb      	ldr	r3, [r7, #28]
 800ee32:	2137      	movs	r1, #55	@ 0x37
 800ee34:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800ee38:	f000 fae8 	bl	800f40c <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ee3c:	69fb      	ldr	r3, [r7, #28]
 800ee3e:	330b      	adds	r3, #11
 800ee40:	78db      	ldrb	r3, [r3, #3]
}
 800ee42:	4618      	mov	r0, r3
 800ee44:	3720      	adds	r7, #32
 800ee46:	46bd      	mov	sp, r7
 800ee48:	bd80      	pop	{r7, pc}

0800ee4a <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800ee4a:	b580      	push	{r7, lr}
 800ee4c:	b088      	sub	sp, #32
 800ee4e:	af00      	add	r7, sp, #0
 800ee50:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ee52:	f107 030c 	add.w	r3, r7, #12
 800ee56:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800ee5e:	69fb      	ldr	r3, [r7, #28]
 800ee60:	210f      	movs	r1, #15
 800ee62:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800ee66:	f000 fad1 	bl	800f40c <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ee6a:	69fb      	ldr	r3, [r7, #28]
 800ee6c:	330b      	adds	r3, #11
 800ee6e:	78db      	ldrb	r3, [r3, #3]
}
 800ee70:	4618      	mov	r0, r3
 800ee72:	3720      	adds	r7, #32
 800ee74:	46bd      	mov	sp, r7
 800ee76:	bd80      	pop	{r7, pc}

0800ee78 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b088      	sub	sp, #32
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ee80:	f107 030c 	add.w	r3, r7, #12
 800ee84:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800ee86:	69fb      	ldr	r3, [r7, #28]
 800ee88:	687a      	ldr	r2, [r7, #4]
 800ee8a:	2110      	movs	r1, #16
 800ee8c:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800ee90:	f000 fabc 	bl	800f40c <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ee94:	69fb      	ldr	r3, [r7, #28]
 800ee96:	330b      	adds	r3, #11
 800ee98:	78db      	ldrb	r3, [r3, #3]
}
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	3720      	adds	r7, #32
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	bd80      	pop	{r7, pc}
	...

0800eea4 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800eea4:	b480      	push	{r7}
 800eea6:	b08b      	sub	sp, #44	@ 0x2c
 800eea8:	af00      	add	r7, sp, #0
 800eeaa:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800eeac:	2300      	movs	r3, #0
 800eeae:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800eeb8:	2300      	movs	r3, #0
 800eeba:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800eebc:	2300      	movs	r3, #0
 800eebe:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800eec0:	2300      	movs	r3, #0
 800eec2:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800eec4:	2300      	movs	r3, #0
 800eec6:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800eec8:	2300      	movs	r3, #0
 800eeca:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800eecc:	4b4a      	ldr	r3, [pc, #296]	@ (800eff8 <SHCI_GetWirelessFwInfo+0x154>)
 800eece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eed0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800eed4:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800eed6:	693b      	ldr	r3, [r7, #16]
 800eed8:	009b      	lsls	r3, r3, #2
 800eeda:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800eede:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800eee6:	68bb      	ldr	r3, [r7, #8]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	4a44      	ldr	r2, [pc, #272]	@ (800effc <SHCI_GetWirelessFwInfo+0x158>)
 800eeec:	4293      	cmp	r3, r2
 800eeee:	d10f      	bne.n	800ef10 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800eef0:	68bb      	ldr	r3, [r7, #8]
 800eef2:	695b      	ldr	r3, [r3, #20]
 800eef4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800eef6:	68bb      	ldr	r3, [r7, #8]
 800eef8:	699b      	ldr	r3, [r3, #24]
 800eefa:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800eefc:	68bb      	ldr	r3, [r7, #8]
 800eefe:	69db      	ldr	r3, [r3, #28]
 800ef00:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800ef02:	68bb      	ldr	r3, [r7, #8]
 800ef04:	68db      	ldr	r3, [r3, #12]
 800ef06:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800ef08:	68bb      	ldr	r3, [r7, #8]
 800ef0a:	691b      	ldr	r3, [r3, #16]
 800ef0c:	617b      	str	r3, [r7, #20]
 800ef0e:	e01a      	b.n	800ef46 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800ef10:	693b      	ldr	r3, [r7, #16]
 800ef12:	009b      	lsls	r3, r3, #2
 800ef14:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800ef18:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800ef1c:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	691b      	ldr	r3, [r3, #16]
 800ef24:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	695b      	ldr	r3, [r3, #20]
 800ef2c:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	699b      	ldr	r3, [r3, #24]
 800ef34:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	685b      	ldr	r3, [r3, #4]
 800ef3c:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	689b      	ldr	r3, [r3, #8]
 800ef44:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800ef46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef48:	0e1b      	lsrs	r3, r3, #24
 800ef4a:	b2da      	uxtb	r2, r3
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800ef50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef52:	0c1b      	lsrs	r3, r3, #16
 800ef54:	b2da      	uxtb	r2, r3
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800ef5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef5c:	0a1b      	lsrs	r3, r3, #8
 800ef5e:	b2da      	uxtb	r2, r3
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800ef64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef66:	091b      	lsrs	r3, r3, #4
 800ef68:	b2db      	uxtb	r3, r3
 800ef6a:	f003 030f 	and.w	r3, r3, #15
 800ef6e:	b2da      	uxtb	r2, r3
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800ef74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef76:	b2db      	uxtb	r3, r3
 800ef78:	f003 030f 	and.w	r3, r3, #15
 800ef7c:	b2da      	uxtb	r2, r3
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800ef82:	6a3b      	ldr	r3, [r7, #32]
 800ef84:	0e1b      	lsrs	r3, r3, #24
 800ef86:	b2da      	uxtb	r2, r3
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800ef8c:	6a3b      	ldr	r3, [r7, #32]
 800ef8e:	0c1b      	lsrs	r3, r3, #16
 800ef90:	b2da      	uxtb	r2, r3
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800ef96:	6a3b      	ldr	r3, [r7, #32]
 800ef98:	0a1b      	lsrs	r3, r3, #8
 800ef9a:	b2da      	uxtb	r2, r3
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800efa0:	6a3b      	ldr	r3, [r7, #32]
 800efa2:	b2da      	uxtb	r2, r3
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800efa8:	69fb      	ldr	r3, [r7, #28]
 800efaa:	b2da      	uxtb	r2, r3
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800efb0:	69bb      	ldr	r3, [r7, #24]
 800efb2:	0e1b      	lsrs	r3, r3, #24
 800efb4:	b2da      	uxtb	r2, r3
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800efba:	69bb      	ldr	r3, [r7, #24]
 800efbc:	0c1b      	lsrs	r3, r3, #16
 800efbe:	b2da      	uxtb	r2, r3
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800efc4:	69bb      	ldr	r3, [r7, #24]
 800efc6:	0a1b      	lsrs	r3, r3, #8
 800efc8:	b2da      	uxtb	r2, r3
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800efce:	697b      	ldr	r3, [r7, #20]
 800efd0:	0e1b      	lsrs	r3, r3, #24
 800efd2:	b2da      	uxtb	r2, r3
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800efd8:	697b      	ldr	r3, [r7, #20]
 800efda:	0c1b      	lsrs	r3, r3, #16
 800efdc:	b2da      	uxtb	r2, r3
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800efe2:	697b      	ldr	r3, [r7, #20]
 800efe4:	b2da      	uxtb	r2, r3
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800efea:	2300      	movs	r3, #0
}
 800efec:	4618      	mov	r0, r3
 800efee:	372c      	adds	r7, #44	@ 0x2c
 800eff0:	46bd      	mov	sp, r7
 800eff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff6:	4770      	bx	lr
 800eff8:	58004000 	.word	0x58004000
 800effc:	a94656b9 	.word	0xa94656b9

0800f000 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b082      	sub	sp, #8
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
 800f008:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800f00a:	683b      	ldr	r3, [r7, #0]
 800f00c:	685b      	ldr	r3, [r3, #4]
 800f00e:	4a08      	ldr	r2, [pc, #32]	@ (800f030 <hci_init+0x30>)
 800f010:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800f012:	4a08      	ldr	r2, [pc, #32]	@ (800f034 <hci_init+0x34>)
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800f018:	4806      	ldr	r0, [pc, #24]	@ (800f034 <hci_init+0x34>)
 800f01a:	f000 f979 	bl	800f310 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800f01e:	683b      	ldr	r3, [r7, #0]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	4618      	mov	r0, r3
 800f024:	f000 f8da 	bl	800f1dc <TlInit>

  return;
 800f028:	bf00      	nop
}
 800f02a:	3708      	adds	r7, #8
 800f02c:	46bd      	mov	sp, r7
 800f02e:	bd80      	pop	{r7, pc}
 800f030:	20002140 	.word	0x20002140
 800f034:	20002118 	.word	0x20002118

0800f038 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b084      	sub	sp, #16
 800f03c:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800f03e:	4822      	ldr	r0, [pc, #136]	@ (800f0c8 <hci_user_evt_proc+0x90>)
 800f040:	f000 fd3e 	bl	800fac0 <LST_is_empty>
 800f044:	4603      	mov	r3, r0
 800f046:	2b00      	cmp	r3, #0
 800f048:	d12b      	bne.n	800f0a2 <hci_user_evt_proc+0x6a>
 800f04a:	4b20      	ldr	r3, [pc, #128]	@ (800f0cc <hci_user_evt_proc+0x94>)
 800f04c:	781b      	ldrb	r3, [r3, #0]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d027      	beq.n	800f0a2 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800f052:	f107 030c 	add.w	r3, r7, #12
 800f056:	4619      	mov	r1, r3
 800f058:	481b      	ldr	r0, [pc, #108]	@ (800f0c8 <hci_user_evt_proc+0x90>)
 800f05a:	f000 fdc0 	bl	800fbde <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800f05e:	4b1c      	ldr	r3, [pc, #112]	@ (800f0d0 <hci_user_evt_proc+0x98>)
 800f060:	69db      	ldr	r3, [r3, #28]
 800f062:	2b00      	cmp	r3, #0
 800f064:	d00c      	beq.n	800f080 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800f06a:	2301      	movs	r3, #1
 800f06c:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800f06e:	4b18      	ldr	r3, [pc, #96]	@ (800f0d0 <hci_user_evt_proc+0x98>)
 800f070:	69db      	ldr	r3, [r3, #28]
 800f072:	1d3a      	adds	r2, r7, #4
 800f074:	4610      	mov	r0, r2
 800f076:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800f078:	793a      	ldrb	r2, [r7, #4]
 800f07a:	4b14      	ldr	r3, [pc, #80]	@ (800f0cc <hci_user_evt_proc+0x94>)
 800f07c:	701a      	strb	r2, [r3, #0]
 800f07e:	e002      	b.n	800f086 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800f080:	4b12      	ldr	r3, [pc, #72]	@ (800f0cc <hci_user_evt_proc+0x94>)
 800f082:	2201      	movs	r2, #1
 800f084:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800f086:	4b11      	ldr	r3, [pc, #68]	@ (800f0cc <hci_user_evt_proc+0x94>)
 800f088:	781b      	ldrb	r3, [r3, #0]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d004      	beq.n	800f098 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	4618      	mov	r0, r3
 800f092:	f000 fc11 	bl	800f8b8 <TL_MM_EvtDone>
 800f096:	e004      	b.n	800f0a2 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	4619      	mov	r1, r3
 800f09c:	480a      	ldr	r0, [pc, #40]	@ (800f0c8 <hci_user_evt_proc+0x90>)
 800f09e:	f000 fd31 	bl	800fb04 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800f0a2:	4809      	ldr	r0, [pc, #36]	@ (800f0c8 <hci_user_evt_proc+0x90>)
 800f0a4:	f000 fd0c 	bl	800fac0 <LST_is_empty>
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d107      	bne.n	800f0be <hci_user_evt_proc+0x86>
 800f0ae:	4b07      	ldr	r3, [pc, #28]	@ (800f0cc <hci_user_evt_proc+0x94>)
 800f0b0:	781b      	ldrb	r3, [r3, #0]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d003      	beq.n	800f0be <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800f0b6:	4804      	ldr	r0, [pc, #16]	@ (800f0c8 <hci_user_evt_proc+0x90>)
 800f0b8:	f001 f9cd 	bl	8010456 <hci_notify_asynch_evt>
  }


  return;
 800f0bc:	bf00      	nop
 800f0be:	bf00      	nop
}
 800f0c0:	3710      	adds	r7, #16
 800f0c2:	46bd      	mov	sp, r7
 800f0c4:	bd80      	pop	{r7, pc}
 800f0c6:	bf00      	nop
 800f0c8:	2000009c 	.word	0x2000009c
 800f0cc:	200000a8 	.word	0x200000a8
 800f0d0:	20002118 	.word	0x20002118

0800f0d4 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	b088      	sub	sp, #32
 800f0d8:	af00      	add	r7, sp, #0
 800f0da:	6078      	str	r0, [r7, #4]
 800f0dc:	460b      	mov	r3, r1
 800f0de:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800f0e0:	2000      	movs	r0, #0
 800f0e2:	f000 f8d1 	bl	800f288 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	885b      	ldrh	r3, [r3, #2]
 800f0ee:	b21b      	sxth	r3, r3
 800f0f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f0f4:	b21a      	sxth	r2, r3
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	881b      	ldrh	r3, [r3, #0]
 800f0fa:	b21b      	sxth	r3, r3
 800f0fc:	029b      	lsls	r3, r3, #10
 800f0fe:	b21b      	sxth	r3, r3
 800f100:	4313      	orrs	r3, r2
 800f102:	b21b      	sxth	r3, r3
 800f104:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800f106:	4b33      	ldr	r3, [pc, #204]	@ (800f1d4 <hci_send_req+0x100>)
 800f108:	2201      	movs	r2, #1
 800f10a:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	68db      	ldr	r3, [r3, #12]
 800f110:	b2d9      	uxtb	r1, r3
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	689a      	ldr	r2, [r3, #8]
 800f116:	8bbb      	ldrh	r3, [r7, #28]
 800f118:	4618      	mov	r0, r3
 800f11a:	f000 f88f 	bl	800f23c <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800f11e:	e04e      	b.n	800f1be <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800f120:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800f124:	f001 f9ae 	bl	8010484 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800f128:	e043      	b.n	800f1b2 <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800f12a:	f107 030c 	add.w	r3, r7, #12
 800f12e:	4619      	mov	r1, r3
 800f130:	4829      	ldr	r0, [pc, #164]	@ (800f1d8 <hci_send_req+0x104>)
 800f132:	f000 fd54 	bl	800fbde <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	7a5b      	ldrb	r3, [r3, #9]
 800f13a:	2b0f      	cmp	r3, #15
 800f13c:	d114      	bne.n	800f168 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	330b      	adds	r3, #11
 800f142:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800f144:	693b      	ldr	r3, [r7, #16]
 800f146:	885b      	ldrh	r3, [r3, #2]
 800f148:	b29b      	uxth	r3, r3
 800f14a:	8bba      	ldrh	r2, [r7, #28]
 800f14c:	429a      	cmp	r2, r3
 800f14e:	d104      	bne.n	800f15a <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	691b      	ldr	r3, [r3, #16]
 800f154:	693a      	ldr	r2, [r7, #16]
 800f156:	7812      	ldrb	r2, [r2, #0]
 800f158:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800f15a:	693b      	ldr	r3, [r7, #16]
 800f15c:	785b      	ldrb	r3, [r3, #1]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d027      	beq.n	800f1b2 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800f162:	2301      	movs	r3, #1
 800f164:	77fb      	strb	r3, [r7, #31]
 800f166:	e024      	b.n	800f1b2 <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	330b      	adds	r3, #11
 800f16c:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800f16e:	69bb      	ldr	r3, [r7, #24]
 800f170:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800f174:	b29b      	uxth	r3, r3
 800f176:	8bba      	ldrh	r2, [r7, #28]
 800f178:	429a      	cmp	r2, r3
 800f17a:	d114      	bne.n	800f1a6 <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	7a9b      	ldrb	r3, [r3, #10]
 800f180:	3b03      	subs	r3, #3
 800f182:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	695a      	ldr	r2, [r3, #20]
 800f188:	7dfb      	ldrb	r3, [r7, #23]
 800f18a:	429a      	cmp	r2, r3
 800f18c:	bfa8      	it	ge
 800f18e:	461a      	movge	r2, r3
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	6918      	ldr	r0, [r3, #16]
 800f198:	69bb      	ldr	r3, [r7, #24]
 800f19a:	1cd9      	adds	r1, r3, #3
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	695b      	ldr	r3, [r3, #20]
 800f1a0:	461a      	mov	r2, r3
 800f1a2:	f003 fab3 	bl	801270c <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800f1a6:	69bb      	ldr	r3, [r7, #24]
 800f1a8:	781b      	ldrb	r3, [r3, #0]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d001      	beq.n	800f1b2 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800f1b2:	4809      	ldr	r0, [pc, #36]	@ (800f1d8 <hci_send_req+0x104>)
 800f1b4:	f000 fc84 	bl	800fac0 <LST_is_empty>
 800f1b8:	4603      	mov	r3, r0
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d0b5      	beq.n	800f12a <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800f1be:	7ffb      	ldrb	r3, [r7, #31]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d0ad      	beq.n	800f120 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800f1c4:	2001      	movs	r0, #1
 800f1c6:	f000 f85f 	bl	800f288 <NotifyCmdStatus>

  return 0;
 800f1ca:	2300      	movs	r3, #0
}
 800f1cc:	4618      	mov	r0, r3
 800f1ce:	3720      	adds	r7, #32
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	bd80      	pop	{r7, pc}
 800f1d4:	20002144 	.word	0x20002144
 800f1d8:	20002138 	.word	0x20002138

0800f1dc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800f1dc:	b580      	push	{r7, lr}
 800f1de:	b086      	sub	sp, #24
 800f1e0:	af00      	add	r7, sp, #0
 800f1e2:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800f1e4:	480f      	ldr	r0, [pc, #60]	@ (800f224 <TlInit+0x48>)
 800f1e6:	f000 fc5b 	bl	800faa0 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800f1ea:	4a0f      	ldr	r2, [pc, #60]	@ (800f228 <TlInit+0x4c>)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800f1f0:	480e      	ldr	r0, [pc, #56]	@ (800f22c <TlInit+0x50>)
 800f1f2:	f000 fc55 	bl	800faa0 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800f1f6:	4b0e      	ldr	r3, [pc, #56]	@ (800f230 <TlInit+0x54>)
 800f1f8:	2201      	movs	r2, #1
 800f1fa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800f1fc:	4b0d      	ldr	r3, [pc, #52]	@ (800f234 <TlInit+0x58>)
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d00a      	beq.n	800f21a <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800f208:	4b0b      	ldr	r3, [pc, #44]	@ (800f238 <TlInit+0x5c>)
 800f20a:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800f20c:	4b09      	ldr	r3, [pc, #36]	@ (800f234 <TlInit+0x58>)
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	f107 0208 	add.w	r2, r7, #8
 800f214:	4610      	mov	r0, r2
 800f216:	4798      	blx	r3
  }

  return;
 800f218:	bf00      	nop
 800f21a:	bf00      	nop
}
 800f21c:	3718      	adds	r7, #24
 800f21e:	46bd      	mov	sp, r7
 800f220:	bd80      	pop	{r7, pc}
 800f222:	bf00      	nop
 800f224:	20002138 	.word	0x20002138
 800f228:	200000a4 	.word	0x200000a4
 800f22c:	2000009c 	.word	0x2000009c
 800f230:	200000a8 	.word	0x200000a8
 800f234:	20002118 	.word	0x20002118
 800f238:	0800f2c9 	.word	0x0800f2c9

0800f23c <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800f23c:	b580      	push	{r7, lr}
 800f23e:	b082      	sub	sp, #8
 800f240:	af00      	add	r7, sp, #0
 800f242:	4603      	mov	r3, r0
 800f244:	603a      	str	r2, [r7, #0]
 800f246:	80fb      	strh	r3, [r7, #6]
 800f248:	460b      	mov	r3, r1
 800f24a:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800f24c:	4b0c      	ldr	r3, [pc, #48]	@ (800f280 <SendCmd+0x44>)
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	88fa      	ldrh	r2, [r7, #6]
 800f252:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800f256:	4b0a      	ldr	r3, [pc, #40]	@ (800f280 <SendCmd+0x44>)
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	797a      	ldrb	r2, [r7, #5]
 800f25c:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800f25e:	4b08      	ldr	r3, [pc, #32]	@ (800f280 <SendCmd+0x44>)
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	330c      	adds	r3, #12
 800f264:	797a      	ldrb	r2, [r7, #5]
 800f266:	6839      	ldr	r1, [r7, #0]
 800f268:	4618      	mov	r0, r3
 800f26a:	f003 fa4f 	bl	801270c <memcpy>

  hciContext.io.Send(0,0);
 800f26e:	4b05      	ldr	r3, [pc, #20]	@ (800f284 <SendCmd+0x48>)
 800f270:	691b      	ldr	r3, [r3, #16]
 800f272:	2100      	movs	r1, #0
 800f274:	2000      	movs	r0, #0
 800f276:	4798      	blx	r3

  return;
 800f278:	bf00      	nop
}
 800f27a:	3708      	adds	r7, #8
 800f27c:	46bd      	mov	sp, r7
 800f27e:	bd80      	pop	{r7, pc}
 800f280:	200000a4 	.word	0x200000a4
 800f284:	20002118 	.word	0x20002118

0800f288 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b082      	sub	sp, #8
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	4603      	mov	r3, r0
 800f290:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800f292:	79fb      	ldrb	r3, [r7, #7]
 800f294:	2b00      	cmp	r3, #0
 800f296:	d108      	bne.n	800f2aa <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800f298:	4b0a      	ldr	r3, [pc, #40]	@ (800f2c4 <NotifyCmdStatus+0x3c>)
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d00d      	beq.n	800f2bc <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800f2a0:	4b08      	ldr	r3, [pc, #32]	@ (800f2c4 <NotifyCmdStatus+0x3c>)
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	2000      	movs	r0, #0
 800f2a6:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800f2a8:	e008      	b.n	800f2bc <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800f2aa:	4b06      	ldr	r3, [pc, #24]	@ (800f2c4 <NotifyCmdStatus+0x3c>)
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d004      	beq.n	800f2bc <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800f2b2:	4b04      	ldr	r3, [pc, #16]	@ (800f2c4 <NotifyCmdStatus+0x3c>)
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	2001      	movs	r0, #1
 800f2b8:	4798      	blx	r3
  return;
 800f2ba:	bf00      	nop
 800f2bc:	bf00      	nop
}
 800f2be:	3708      	adds	r7, #8
 800f2c0:	46bd      	mov	sp, r7
 800f2c2:	bd80      	pop	{r7, pc}
 800f2c4:	20002140 	.word	0x20002140

0800f2c8 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800f2c8:	b580      	push	{r7, lr}
 800f2ca:	b082      	sub	sp, #8
 800f2cc:	af00      	add	r7, sp, #0
 800f2ce:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	7a5b      	ldrb	r3, [r3, #9]
 800f2d4:	2b0f      	cmp	r3, #15
 800f2d6:	d003      	beq.n	800f2e0 <TlEvtReceived+0x18>
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	7a5b      	ldrb	r3, [r3, #9]
 800f2dc:	2b0e      	cmp	r3, #14
 800f2de:	d107      	bne.n	800f2f0 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800f2e0:	6879      	ldr	r1, [r7, #4]
 800f2e2:	4809      	ldr	r0, [pc, #36]	@ (800f308 <TlEvtReceived+0x40>)
 800f2e4:	f000 fc34 	bl	800fb50 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800f2e8:	2000      	movs	r0, #0
 800f2ea:	f001 f8c0 	bl	801046e <hci_cmd_resp_release>
 800f2ee:	e006      	b.n	800f2fe <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800f2f0:	6879      	ldr	r1, [r7, #4]
 800f2f2:	4806      	ldr	r0, [pc, #24]	@ (800f30c <TlEvtReceived+0x44>)
 800f2f4:	f000 fc2c 	bl	800fb50 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800f2f8:	4804      	ldr	r0, [pc, #16]	@ (800f30c <TlEvtReceived+0x44>)
 800f2fa:	f001 f8ac 	bl	8010456 <hci_notify_asynch_evt>
  }

  return;
 800f2fe:	bf00      	nop
}
 800f300:	3708      	adds	r7, #8
 800f302:	46bd      	mov	sp, r7
 800f304:	bd80      	pop	{r7, pc}
 800f306:	bf00      	nop
 800f308:	20002138 	.word	0x20002138
 800f30c:	2000009c 	.word	0x2000009c

0800f310 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800f310:	b480      	push	{r7}
 800f312:	b083      	sub	sp, #12
 800f314:	af00      	add	r7, sp, #0
 800f316:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	4a05      	ldr	r2, [pc, #20]	@ (800f330 <hci_register_io_bus+0x20>)
 800f31c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	4a04      	ldr	r2, [pc, #16]	@ (800f334 <hci_register_io_bus+0x24>)
 800f322:	611a      	str	r2, [r3, #16]

  return;
 800f324:	bf00      	nop
}
 800f326:	370c      	adds	r7, #12
 800f328:	46bd      	mov	sp, r7
 800f32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f32e:	4770      	bx	lr
 800f330:	0800f629 	.word	0x0800f629
 800f334:	0800f691 	.word	0x0800f691

0800f338 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800f338:	b580      	push	{r7, lr}
 800f33a:	b082      	sub	sp, #8
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
 800f340:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800f342:	683b      	ldr	r3, [r7, #0]
 800f344:	685b      	ldr	r3, [r3, #4]
 800f346:	4a08      	ldr	r2, [pc, #32]	@ (800f368 <shci_init+0x30>)
 800f348:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800f34a:	4a08      	ldr	r2, [pc, #32]	@ (800f36c <shci_init+0x34>)
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800f350:	4806      	ldr	r0, [pc, #24]	@ (800f36c <shci_init+0x34>)
 800f352:	f000 f915 	bl	800f580 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800f356:	683b      	ldr	r3, [r7, #0]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	4618      	mov	r0, r3
 800f35c:	f000 f898 	bl	800f490 <TlInit>

  return;
 800f360:	bf00      	nop
}
 800f362:	3708      	adds	r7, #8
 800f364:	46bd      	mov	sp, r7
 800f366:	bd80      	pop	{r7, pc}
 800f368:	20002168 	.word	0x20002168
 800f36c:	20002148 	.word	0x20002148

0800f370 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800f370:	b580      	push	{r7, lr}
 800f372:	b084      	sub	sp, #16
 800f374:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800f376:	4822      	ldr	r0, [pc, #136]	@ (800f400 <shci_user_evt_proc+0x90>)
 800f378:	f000 fba2 	bl	800fac0 <LST_is_empty>
 800f37c:	4603      	mov	r3, r0
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d12b      	bne.n	800f3da <shci_user_evt_proc+0x6a>
 800f382:	4b20      	ldr	r3, [pc, #128]	@ (800f404 <shci_user_evt_proc+0x94>)
 800f384:	781b      	ldrb	r3, [r3, #0]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d027      	beq.n	800f3da <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800f38a:	f107 030c 	add.w	r3, r7, #12
 800f38e:	4619      	mov	r1, r3
 800f390:	481b      	ldr	r0, [pc, #108]	@ (800f400 <shci_user_evt_proc+0x90>)
 800f392:	f000 fc24 	bl	800fbde <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800f396:	4b1c      	ldr	r3, [pc, #112]	@ (800f408 <shci_user_evt_proc+0x98>)
 800f398:	69db      	ldr	r3, [r3, #28]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d00c      	beq.n	800f3b8 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800f3a2:	2301      	movs	r3, #1
 800f3a4:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800f3a6:	4b18      	ldr	r3, [pc, #96]	@ (800f408 <shci_user_evt_proc+0x98>)
 800f3a8:	69db      	ldr	r3, [r3, #28]
 800f3aa:	1d3a      	adds	r2, r7, #4
 800f3ac:	4610      	mov	r0, r2
 800f3ae:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800f3b0:	793a      	ldrb	r2, [r7, #4]
 800f3b2:	4b14      	ldr	r3, [pc, #80]	@ (800f404 <shci_user_evt_proc+0x94>)
 800f3b4:	701a      	strb	r2, [r3, #0]
 800f3b6:	e002      	b.n	800f3be <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800f3b8:	4b12      	ldr	r3, [pc, #72]	@ (800f404 <shci_user_evt_proc+0x94>)
 800f3ba:	2201      	movs	r2, #1
 800f3bc:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800f3be:	4b11      	ldr	r3, [pc, #68]	@ (800f404 <shci_user_evt_proc+0x94>)
 800f3c0:	781b      	ldrb	r3, [r3, #0]
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d004      	beq.n	800f3d0 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	4618      	mov	r0, r3
 800f3ca:	f000 fa75 	bl	800f8b8 <TL_MM_EvtDone>
 800f3ce:	e004      	b.n	800f3da <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	4619      	mov	r1, r3
 800f3d4:	480a      	ldr	r0, [pc, #40]	@ (800f400 <shci_user_evt_proc+0x90>)
 800f3d6:	f000 fb95 	bl	800fb04 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800f3da:	4809      	ldr	r0, [pc, #36]	@ (800f400 <shci_user_evt_proc+0x90>)
 800f3dc:	f000 fb70 	bl	800fac0 <LST_is_empty>
 800f3e0:	4603      	mov	r3, r0
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d107      	bne.n	800f3f6 <shci_user_evt_proc+0x86>
 800f3e6:	4b07      	ldr	r3, [pc, #28]	@ (800f404 <shci_user_evt_proc+0x94>)
 800f3e8:	781b      	ldrb	r3, [r3, #0]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d003      	beq.n	800f3f6 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800f3ee:	4804      	ldr	r0, [pc, #16]	@ (800f400 <shci_user_evt_proc+0x90>)
 800f3f0:	f7f2 fcad 	bl	8001d4e <shci_notify_asynch_evt>
  }


  return;
 800f3f4:	bf00      	nop
 800f3f6:	bf00      	nop
}
 800f3f8:	3710      	adds	r7, #16
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	bd80      	pop	{r7, pc}
 800f3fe:	bf00      	nop
 800f400:	200000ac 	.word	0x200000ac
 800f404:	200000bc 	.word	0x200000bc
 800f408:	20002148 	.word	0x20002148

0800f40c <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800f40c:	b580      	push	{r7, lr}
 800f40e:	b084      	sub	sp, #16
 800f410:	af00      	add	r7, sp, #0
 800f412:	60ba      	str	r2, [r7, #8]
 800f414:	607b      	str	r3, [r7, #4]
 800f416:	4603      	mov	r3, r0
 800f418:	81fb      	strh	r3, [r7, #14]
 800f41a:	460b      	mov	r3, r1
 800f41c:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800f41e:	2000      	movs	r0, #0
 800f420:	f000 f868 	bl	800f4f4 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800f424:	4b17      	ldr	r3, [pc, #92]	@ (800f484 <shci_send+0x78>)
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	89fa      	ldrh	r2, [r7, #14]
 800f42a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800f42e:	4b15      	ldr	r3, [pc, #84]	@ (800f484 <shci_send+0x78>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	7b7a      	ldrb	r2, [r7, #13]
 800f434:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800f436:	4b13      	ldr	r3, [pc, #76]	@ (800f484 <shci_send+0x78>)
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	330c      	adds	r3, #12
 800f43c:	7b7a      	ldrb	r2, [r7, #13]
 800f43e:	68b9      	ldr	r1, [r7, #8]
 800f440:	4618      	mov	r0, r3
 800f442:	f003 f963 	bl	801270c <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800f446:	4b10      	ldr	r3, [pc, #64]	@ (800f488 <shci_send+0x7c>)
 800f448:	2201      	movs	r2, #1
 800f44a:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800f44c:	4b0f      	ldr	r3, [pc, #60]	@ (800f48c <shci_send+0x80>)
 800f44e:	691b      	ldr	r3, [r3, #16]
 800f450:	2100      	movs	r1, #0
 800f452:	2000      	movs	r0, #0
 800f454:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800f456:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800f45a:	f7f2 fc8f 	bl	8001d7c <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	f103 0008 	add.w	r0, r3, #8
 800f464:	4b07      	ldr	r3, [pc, #28]	@ (800f484 <shci_send+0x78>)
 800f466:	6819      	ldr	r1, [r3, #0]
 800f468:	4b06      	ldr	r3, [pc, #24]	@ (800f484 <shci_send+0x78>)
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	789b      	ldrb	r3, [r3, #2]
 800f46e:	3303      	adds	r3, #3
 800f470:	461a      	mov	r2, r3
 800f472:	f003 f94b 	bl	801270c <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800f476:	2001      	movs	r0, #1
 800f478:	f000 f83c 	bl	800f4f4 <Cmd_SetStatus>

  return;
 800f47c:	bf00      	nop
}
 800f47e:	3710      	adds	r7, #16
 800f480:	46bd      	mov	sp, r7
 800f482:	bd80      	pop	{r7, pc}
 800f484:	200000b8 	.word	0x200000b8
 800f488:	2000216c 	.word	0x2000216c
 800f48c:	20002148 	.word	0x20002148

0800f490 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800f490:	b580      	push	{r7, lr}
 800f492:	b086      	sub	sp, #24
 800f494:	af00      	add	r7, sp, #0
 800f496:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800f498:	4a10      	ldr	r2, [pc, #64]	@ (800f4dc <TlInit+0x4c>)
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800f49e:	4810      	ldr	r0, [pc, #64]	@ (800f4e0 <TlInit+0x50>)
 800f4a0:	f000 fafe 	bl	800faa0 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800f4a4:	2001      	movs	r0, #1
 800f4a6:	f000 f825 	bl	800f4f4 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800f4aa:	4b0e      	ldr	r3, [pc, #56]	@ (800f4e4 <TlInit+0x54>)
 800f4ac:	2201      	movs	r2, #1
 800f4ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800f4b0:	4b0d      	ldr	r3, [pc, #52]	@ (800f4e8 <TlInit+0x58>)
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d00c      	beq.n	800f4d2 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800f4bc:	4b0b      	ldr	r3, [pc, #44]	@ (800f4ec <TlInit+0x5c>)
 800f4be:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800f4c0:	4b0b      	ldr	r3, [pc, #44]	@ (800f4f0 <TlInit+0x60>)
 800f4c2:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800f4c4:	4b08      	ldr	r3, [pc, #32]	@ (800f4e8 <TlInit+0x58>)
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	f107 020c 	add.w	r2, r7, #12
 800f4cc:	4610      	mov	r0, r2
 800f4ce:	4798      	blx	r3
  }

  return;
 800f4d0:	bf00      	nop
 800f4d2:	bf00      	nop
}
 800f4d4:	3718      	adds	r7, #24
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	bd80      	pop	{r7, pc}
 800f4da:	bf00      	nop
 800f4dc:	200000b8 	.word	0x200000b8
 800f4e0:	200000ac 	.word	0x200000ac
 800f4e4:	200000bc 	.word	0x200000bc
 800f4e8:	20002148 	.word	0x20002148
 800f4ec:	0800f545 	.word	0x0800f545
 800f4f0:	0800f55d 	.word	0x0800f55d

0800f4f4 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b082      	sub	sp, #8
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800f4fe:	79fb      	ldrb	r3, [r7, #7]
 800f500:	2b00      	cmp	r3, #0
 800f502:	d10b      	bne.n	800f51c <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800f504:	4b0d      	ldr	r3, [pc, #52]	@ (800f53c <Cmd_SetStatus+0x48>)
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d003      	beq.n	800f514 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800f50c:	4b0b      	ldr	r3, [pc, #44]	@ (800f53c <Cmd_SetStatus+0x48>)
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	2000      	movs	r0, #0
 800f512:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800f514:	4b0a      	ldr	r3, [pc, #40]	@ (800f540 <Cmd_SetStatus+0x4c>)
 800f516:	2200      	movs	r2, #0
 800f518:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800f51a:	e00b      	b.n	800f534 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800f51c:	4b08      	ldr	r3, [pc, #32]	@ (800f540 <Cmd_SetStatus+0x4c>)
 800f51e:	2201      	movs	r2, #1
 800f520:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800f522:	4b06      	ldr	r3, [pc, #24]	@ (800f53c <Cmd_SetStatus+0x48>)
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	2b00      	cmp	r3, #0
 800f528:	d004      	beq.n	800f534 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800f52a:	4b04      	ldr	r3, [pc, #16]	@ (800f53c <Cmd_SetStatus+0x48>)
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	2001      	movs	r0, #1
 800f530:	4798      	blx	r3
  return;
 800f532:	bf00      	nop
 800f534:	bf00      	nop
}
 800f536:	3708      	adds	r7, #8
 800f538:	46bd      	mov	sp, r7
 800f53a:	bd80      	pop	{r7, pc}
 800f53c:	20002168 	.word	0x20002168
 800f540:	200000b4 	.word	0x200000b4

0800f544 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800f544:	b580      	push	{r7, lr}
 800f546:	b082      	sub	sp, #8
 800f548:	af00      	add	r7, sp, #0
 800f54a:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800f54c:	2000      	movs	r0, #0
 800f54e:	f7f2 fc0a 	bl	8001d66 <shci_cmd_resp_release>

  return;
 800f552:	bf00      	nop
}
 800f554:	3708      	adds	r7, #8
 800f556:	46bd      	mov	sp, r7
 800f558:	bd80      	pop	{r7, pc}
	...

0800f55c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	b082      	sub	sp, #8
 800f560:	af00      	add	r7, sp, #0
 800f562:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800f564:	6879      	ldr	r1, [r7, #4]
 800f566:	4805      	ldr	r0, [pc, #20]	@ (800f57c <TlUserEvtReceived+0x20>)
 800f568:	f000 faf2 	bl	800fb50 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800f56c:	4803      	ldr	r0, [pc, #12]	@ (800f57c <TlUserEvtReceived+0x20>)
 800f56e:	f7f2 fbee 	bl	8001d4e <shci_notify_asynch_evt>

  return;
 800f572:	bf00      	nop
}
 800f574:	3708      	adds	r7, #8
 800f576:	46bd      	mov	sp, r7
 800f578:	bd80      	pop	{r7, pc}
 800f57a:	bf00      	nop
 800f57c:	200000ac 	.word	0x200000ac

0800f580 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800f580:	b480      	push	{r7}
 800f582:	b083      	sub	sp, #12
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	4a05      	ldr	r2, [pc, #20]	@ (800f5a0 <shci_register_io_bus+0x20>)
 800f58c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	4a04      	ldr	r2, [pc, #16]	@ (800f5a4 <shci_register_io_bus+0x24>)
 800f592:	611a      	str	r2, [r3, #16]

  return;
 800f594:	bf00      	nop
}
 800f596:	370c      	adds	r7, #12
 800f598:	46bd      	mov	sp, r7
 800f59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f59e:	4770      	bx	lr
 800f5a0:	0800f745 	.word	0x0800f745
 800f5a4:	0800f799 	.word	0x0800f799

0800f5a8 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800f5ac:	f002 fa32 	bl	8011a14 <HW_IPCC_Enable>

  return;
 800f5b0:	bf00      	nop
}
 800f5b2:	bd80      	pop	{r7, pc}

0800f5b4 <TL_Init>:


void TL_Init( void )
{
 800f5b4:	b580      	push	{r7, lr}
 800f5b6:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800f5b8:	4b10      	ldr	r3, [pc, #64]	@ (800f5fc <TL_Init+0x48>)
 800f5ba:	4a11      	ldr	r2, [pc, #68]	@ (800f600 <TL_Init+0x4c>)
 800f5bc:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800f5be:	4b0f      	ldr	r3, [pc, #60]	@ (800f5fc <TL_Init+0x48>)
 800f5c0:	4a10      	ldr	r2, [pc, #64]	@ (800f604 <TL_Init+0x50>)
 800f5c2:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800f5c4:	4b0d      	ldr	r3, [pc, #52]	@ (800f5fc <TL_Init+0x48>)
 800f5c6:	4a10      	ldr	r2, [pc, #64]	@ (800f608 <TL_Init+0x54>)
 800f5c8:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800f5ca:	4b0c      	ldr	r3, [pc, #48]	@ (800f5fc <TL_Init+0x48>)
 800f5cc:	4a0f      	ldr	r2, [pc, #60]	@ (800f60c <TL_Init+0x58>)
 800f5ce:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800f5d0:	4b0a      	ldr	r3, [pc, #40]	@ (800f5fc <TL_Init+0x48>)
 800f5d2:	4a0f      	ldr	r2, [pc, #60]	@ (800f610 <TL_Init+0x5c>)
 800f5d4:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800f5d6:	4b09      	ldr	r3, [pc, #36]	@ (800f5fc <TL_Init+0x48>)
 800f5d8:	4a0e      	ldr	r2, [pc, #56]	@ (800f614 <TL_Init+0x60>)
 800f5da:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800f5dc:	4b07      	ldr	r3, [pc, #28]	@ (800f5fc <TL_Init+0x48>)
 800f5de:	4a0e      	ldr	r2, [pc, #56]	@ (800f618 <TL_Init+0x64>)
 800f5e0:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800f5e2:	4b06      	ldr	r3, [pc, #24]	@ (800f5fc <TL_Init+0x48>)
 800f5e4:	4a0d      	ldr	r2, [pc, #52]	@ (800f61c <TL_Init+0x68>)
 800f5e6:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800f5e8:	4b04      	ldr	r3, [pc, #16]	@ (800f5fc <TL_Init+0x48>)
 800f5ea:	4a0d      	ldr	r2, [pc, #52]	@ (800f620 <TL_Init+0x6c>)
 800f5ec:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800f5ee:	4b03      	ldr	r3, [pc, #12]	@ (800f5fc <TL_Init+0x48>)
 800f5f0:	4a0c      	ldr	r2, [pc, #48]	@ (800f624 <TL_Init+0x70>)
 800f5f2:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800f5f4:	f002 fa22 	bl	8011a3c <HW_IPCC_Init>

  return;
 800f5f8:	bf00      	nop
}
 800f5fa:	bd80      	pop	{r7, pc}
 800f5fc:	20030000 	.word	0x20030000
 800f600:	20030028 	.word	0x20030028
 800f604:	20030048 	.word	0x20030048
 800f608:	20030058 	.word	0x20030058
 800f60c:	20030068 	.word	0x20030068
 800f610:	20030070 	.word	0x20030070
 800f614:	20030078 	.word	0x20030078
 800f618:	20030080 	.word	0x20030080
 800f61c:	2003009c 	.word	0x2003009c
 800f620:	200300a0 	.word	0x200300a0
 800f624:	200300ac 	.word	0x200300ac

0800f628 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800f628:	b580      	push	{r7, lr}
 800f62a:	b084      	sub	sp, #16
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800f634:	4811      	ldr	r0, [pc, #68]	@ (800f67c <TL_BLE_Init+0x54>)
 800f636:	f000 fa33 	bl	800faa0 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800f63a:	4b11      	ldr	r3, [pc, #68]	@ (800f680 <TL_BLE_Init+0x58>)
 800f63c:	685b      	ldr	r3, [r3, #4]
 800f63e:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	689a      	ldr	r2, [r3, #8]
 800f644:	68bb      	ldr	r3, [r7, #8]
 800f646:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	68da      	ldr	r2, [r3, #12]
 800f64c:	68bb      	ldr	r3, [r7, #8]
 800f64e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800f650:	68bb      	ldr	r3, [r7, #8]
 800f652:	4a0c      	ldr	r2, [pc, #48]	@ (800f684 <TL_BLE_Init+0x5c>)
 800f654:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800f656:	68bb      	ldr	r3, [r7, #8]
 800f658:	4a08      	ldr	r2, [pc, #32]	@ (800f67c <TL_BLE_Init+0x54>)
 800f65a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800f65c:	f002 fa04 	bl	8011a68 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	4a08      	ldr	r2, [pc, #32]	@ (800f688 <TL_BLE_Init+0x60>)
 800f666:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	685b      	ldr	r3, [r3, #4]
 800f66c:	4a07      	ldr	r2, [pc, #28]	@ (800f68c <TL_BLE_Init+0x64>)
 800f66e:	6013      	str	r3, [r2, #0]

  return 0;
 800f670:	2300      	movs	r3, #0
}
 800f672:	4618      	mov	r0, r3
 800f674:	3710      	adds	r7, #16
 800f676:	46bd      	mov	sp, r7
 800f678:	bd80      	pop	{r7, pc}
 800f67a:	bf00      	nop
 800f67c:	200300c8 	.word	0x200300c8
 800f680:	20030000 	.word	0x20030000
 800f684:	20030a58 	.word	0x20030a58
 800f688:	20002178 	.word	0x20002178
 800f68c:	2000217c 	.word	0x2000217c

0800f690 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800f690:	b580      	push	{r7, lr}
 800f692:	b082      	sub	sp, #8
 800f694:	af00      	add	r7, sp, #0
 800f696:	6078      	str	r0, [r7, #4]
 800f698:	460b      	mov	r3, r1
 800f69a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800f69c:	4b09      	ldr	r3, [pc, #36]	@ (800f6c4 <TL_BLE_SendCmd+0x34>)
 800f69e:	685b      	ldr	r3, [r3, #4]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	2201      	movs	r2, #1
 800f6a4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800f6a6:	4b07      	ldr	r3, [pc, #28]	@ (800f6c4 <TL_BLE_SendCmd+0x34>)
 800f6a8:	685b      	ldr	r3, [r3, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	4619      	mov	r1, r3
 800f6ae:	2001      	movs	r0, #1
 800f6b0:	f000 f970 	bl	800f994 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800f6b4:	f002 f9f2 	bl	8011a9c <HW_IPCC_BLE_SendCmd>

  return 0;
 800f6b8:	2300      	movs	r3, #0
}
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	3708      	adds	r7, #8
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}
 800f6c2:	bf00      	nop
 800f6c4:	20030000 	.word	0x20030000

0800f6c8 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b082      	sub	sp, #8
 800f6cc:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800f6ce:	e01c      	b.n	800f70a <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800f6d0:	1d3b      	adds	r3, r7, #4
 800f6d2:	4619      	mov	r1, r3
 800f6d4:	4812      	ldr	r0, [pc, #72]	@ (800f720 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800f6d6:	f000 fa82 	bl	800fbde <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	7a5b      	ldrb	r3, [r3, #9]
 800f6de:	2b0f      	cmp	r3, #15
 800f6e0:	d003      	beq.n	800f6ea <HW_IPCC_BLE_RxEvtNot+0x22>
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	7a5b      	ldrb	r3, [r3, #9]
 800f6e6:	2b0e      	cmp	r3, #14
 800f6e8:	d105      	bne.n	800f6f6 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	4619      	mov	r1, r3
 800f6ee:	2002      	movs	r0, #2
 800f6f0:	f000 f950 	bl	800f994 <OutputDbgTrace>
 800f6f4:	e004      	b.n	800f700 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	4619      	mov	r1, r3
 800f6fa:	2005      	movs	r0, #5
 800f6fc:	f000 f94a 	bl	800f994 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800f700:	4b08      	ldr	r3, [pc, #32]	@ (800f724 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	687a      	ldr	r2, [r7, #4]
 800f706:	4610      	mov	r0, r2
 800f708:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800f70a:	4805      	ldr	r0, [pc, #20]	@ (800f720 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800f70c:	f000 f9d8 	bl	800fac0 <LST_is_empty>
 800f710:	4603      	mov	r3, r0
 800f712:	2b00      	cmp	r3, #0
 800f714:	d0dc      	beq.n	800f6d0 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800f716:	bf00      	nop
}
 800f718:	3708      	adds	r7, #8
 800f71a:	46bd      	mov	sp, r7
 800f71c:	bd80      	pop	{r7, pc}
 800f71e:	bf00      	nop
 800f720:	200300c8 	.word	0x200300c8
 800f724:	20002178 	.word	0x20002178

0800f728 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800f728:	b580      	push	{r7, lr}
 800f72a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 800f72c:	2100      	movs	r1, #0
 800f72e:	2004      	movs	r0, #4
 800f730:	f000 f930 	bl	800f994 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 800f734:	4b02      	ldr	r3, [pc, #8]	@ (800f740 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	4798      	blx	r3
       
  return;
 800f73a:	bf00      	nop
}
 800f73c:	bd80      	pop	{r7, pc}
 800f73e:	bf00      	nop
 800f740:	2000217c 	.word	0x2000217c

0800f744 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800f744:	b580      	push	{r7, lr}
 800f746:	b084      	sub	sp, #16
 800f748:	af00      	add	r7, sp, #0
 800f74a:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800f750:	480d      	ldr	r0, [pc, #52]	@ (800f788 <TL_SYS_Init+0x44>)
 800f752:	f000 f9a5 	bl	800faa0 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800f756:	4b0d      	ldr	r3, [pc, #52]	@ (800f78c <TL_SYS_Init+0x48>)
 800f758:	68db      	ldr	r3, [r3, #12]
 800f75a:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	689a      	ldr	r2, [r3, #8]
 800f760:	68bb      	ldr	r3, [r7, #8]
 800f762:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800f764:	68bb      	ldr	r3, [r7, #8]
 800f766:	4a08      	ldr	r2, [pc, #32]	@ (800f788 <TL_SYS_Init+0x44>)
 800f768:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800f76a:	f002 f9c9 	bl	8011b00 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	4a07      	ldr	r2, [pc, #28]	@ (800f790 <TL_SYS_Init+0x4c>)
 800f774:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	685b      	ldr	r3, [r3, #4]
 800f77a:	4a06      	ldr	r2, [pc, #24]	@ (800f794 <TL_SYS_Init+0x50>)
 800f77c:	6013      	str	r3, [r2, #0]

  return 0;
 800f77e:	2300      	movs	r3, #0
}
 800f780:	4618      	mov	r0, r3
 800f782:	3710      	adds	r7, #16
 800f784:	46bd      	mov	sp, r7
 800f786:	bd80      	pop	{r7, pc}
 800f788:	200300d0 	.word	0x200300d0
 800f78c:	20030000 	.word	0x20030000
 800f790:	20002180 	.word	0x20002180
 800f794:	20002184 	.word	0x20002184

0800f798 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b082      	sub	sp, #8
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	6078      	str	r0, [r7, #4]
 800f7a0:	460b      	mov	r3, r1
 800f7a2:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800f7a4:	4b09      	ldr	r3, [pc, #36]	@ (800f7cc <TL_SYS_SendCmd+0x34>)
 800f7a6:	68db      	ldr	r3, [r3, #12]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	2210      	movs	r2, #16
 800f7ac:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800f7ae:	4b07      	ldr	r3, [pc, #28]	@ (800f7cc <TL_SYS_SendCmd+0x34>)
 800f7b0:	68db      	ldr	r3, [r3, #12]
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	4619      	mov	r1, r3
 800f7b6:	2006      	movs	r0, #6
 800f7b8:	f000 f8ec 	bl	800f994 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800f7bc:	f002 f9ba 	bl	8011b34 <HW_IPCC_SYS_SendCmd>

  return 0;
 800f7c0:	2300      	movs	r3, #0
}
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	3708      	adds	r7, #8
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}
 800f7ca:	bf00      	nop
 800f7cc:	20030000 	.word	0x20030000

0800f7d0 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800f7d4:	4b07      	ldr	r3, [pc, #28]	@ (800f7f4 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800f7d6:	68db      	ldr	r3, [r3, #12]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	4619      	mov	r1, r3
 800f7dc:	2007      	movs	r0, #7
 800f7de:	f000 f8d9 	bl	800f994 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800f7e2:	4b05      	ldr	r3, [pc, #20]	@ (800f7f8 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	4a03      	ldr	r2, [pc, #12]	@ (800f7f4 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800f7e8:	68d2      	ldr	r2, [r2, #12]
 800f7ea:	6812      	ldr	r2, [r2, #0]
 800f7ec:	4610      	mov	r0, r2
 800f7ee:	4798      	blx	r3

  return;
 800f7f0:	bf00      	nop
}
 800f7f2:	bd80      	pop	{r7, pc}
 800f7f4:	20030000 	.word	0x20030000
 800f7f8:	20002180 	.word	0x20002180

0800f7fc <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b082      	sub	sp, #8
 800f800:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800f802:	e00e      	b.n	800f822 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800f804:	1d3b      	adds	r3, r7, #4
 800f806:	4619      	mov	r1, r3
 800f808:	480b      	ldr	r0, [pc, #44]	@ (800f838 <HW_IPCC_SYS_EvtNot+0x3c>)
 800f80a:	f000 f9e8 	bl	800fbde <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	4619      	mov	r1, r3
 800f812:	2008      	movs	r0, #8
 800f814:	f000 f8be 	bl	800f994 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800f818:	4b08      	ldr	r3, [pc, #32]	@ (800f83c <HW_IPCC_SYS_EvtNot+0x40>)
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	687a      	ldr	r2, [r7, #4]
 800f81e:	4610      	mov	r0, r2
 800f820:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800f822:	4805      	ldr	r0, [pc, #20]	@ (800f838 <HW_IPCC_SYS_EvtNot+0x3c>)
 800f824:	f000 f94c 	bl	800fac0 <LST_is_empty>
 800f828:	4603      	mov	r3, r0
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d0ea      	beq.n	800f804 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800f82e:	bf00      	nop
}
 800f830:	3708      	adds	r7, #8
 800f832:	46bd      	mov	sp, r7
 800f834:	bd80      	pop	{r7, pc}
 800f836:	bf00      	nop
 800f838:	200300d0 	.word	0x200300d0
 800f83c:	20002184 	.word	0x20002184

0800f840 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800f840:	b580      	push	{r7, lr}
 800f842:	b082      	sub	sp, #8
 800f844:	af00      	add	r7, sp, #0
 800f846:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800f848:	4817      	ldr	r0, [pc, #92]	@ (800f8a8 <TL_MM_Init+0x68>)
 800f84a:	f000 f929 	bl	800faa0 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800f84e:	4817      	ldr	r0, [pc, #92]	@ (800f8ac <TL_MM_Init+0x6c>)
 800f850:	f000 f926 	bl	800faa0 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800f854:	4b16      	ldr	r3, [pc, #88]	@ (800f8b0 <TL_MM_Init+0x70>)
 800f856:	691b      	ldr	r3, [r3, #16]
 800f858:	4a16      	ldr	r2, [pc, #88]	@ (800f8b4 <TL_MM_Init+0x74>)
 800f85a:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800f85c:	4b15      	ldr	r3, [pc, #84]	@ (800f8b4 <TL_MM_Init+0x74>)
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	687a      	ldr	r2, [r7, #4]
 800f862:	6892      	ldr	r2, [r2, #8]
 800f864:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800f866:	4b13      	ldr	r3, [pc, #76]	@ (800f8b4 <TL_MM_Init+0x74>)
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	687a      	ldr	r2, [r7, #4]
 800f86c:	68d2      	ldr	r2, [r2, #12]
 800f86e:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800f870:	4b10      	ldr	r3, [pc, #64]	@ (800f8b4 <TL_MM_Init+0x74>)
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	4a0c      	ldr	r2, [pc, #48]	@ (800f8a8 <TL_MM_Init+0x68>)
 800f876:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800f878:	4b0e      	ldr	r3, [pc, #56]	@ (800f8b4 <TL_MM_Init+0x74>)
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	687a      	ldr	r2, [r7, #4]
 800f87e:	6812      	ldr	r2, [r2, #0]
 800f880:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800f882:	4b0c      	ldr	r3, [pc, #48]	@ (800f8b4 <TL_MM_Init+0x74>)
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	687a      	ldr	r2, [r7, #4]
 800f888:	6852      	ldr	r2, [r2, #4]
 800f88a:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800f88c:	4b09      	ldr	r3, [pc, #36]	@ (800f8b4 <TL_MM_Init+0x74>)
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	687a      	ldr	r2, [r7, #4]
 800f892:	6912      	ldr	r2, [r2, #16]
 800f894:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800f896:	4b07      	ldr	r3, [pc, #28]	@ (800f8b4 <TL_MM_Init+0x74>)
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	687a      	ldr	r2, [r7, #4]
 800f89c:	6952      	ldr	r2, [r2, #20]
 800f89e:	619a      	str	r2, [r3, #24]

  return;
 800f8a0:	bf00      	nop
}
 800f8a2:	3708      	adds	r7, #8
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	bd80      	pop	{r7, pc}
 800f8a8:	200300b8 	.word	0x200300b8
 800f8ac:	20002170 	.word	0x20002170
 800f8b0:	20030000 	.word	0x20030000
 800f8b4:	20002188 	.word	0x20002188

0800f8b8 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800f8b8:	b580      	push	{r7, lr}
 800f8ba:	b082      	sub	sp, #8
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800f8c0:	6879      	ldr	r1, [r7, #4]
 800f8c2:	4807      	ldr	r0, [pc, #28]	@ (800f8e0 <TL_MM_EvtDone+0x28>)
 800f8c4:	f000 f944 	bl	800fb50 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800f8c8:	6879      	ldr	r1, [r7, #4]
 800f8ca:	2000      	movs	r0, #0
 800f8cc:	f000 f862 	bl	800f994 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800f8d0:	4804      	ldr	r0, [pc, #16]	@ (800f8e4 <TL_MM_EvtDone+0x2c>)
 800f8d2:	f002 f975 	bl	8011bc0 <HW_IPCC_MM_SendFreeBuf>

  return;
 800f8d6:	bf00      	nop
}
 800f8d8:	3708      	adds	r7, #8
 800f8da:	46bd      	mov	sp, r7
 800f8dc:	bd80      	pop	{r7, pc}
 800f8de:	bf00      	nop
 800f8e0:	20002170 	.word	0x20002170
 800f8e4:	0800f8e9 	.word	0x0800f8e9

0800f8e8 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	b082      	sub	sp, #8
 800f8ec:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800f8ee:	e00c      	b.n	800f90a <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800f8f0:	1d3b      	adds	r3, r7, #4
 800f8f2:	4619      	mov	r1, r3
 800f8f4:	480a      	ldr	r0, [pc, #40]	@ (800f920 <SendFreeBuf+0x38>)
 800f8f6:	f000 f972 	bl	800fbde <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800f8fa:	4b0a      	ldr	r3, [pc, #40]	@ (800f924 <SendFreeBuf+0x3c>)
 800f8fc:	691b      	ldr	r3, [r3, #16]
 800f8fe:	691b      	ldr	r3, [r3, #16]
 800f900:	687a      	ldr	r2, [r7, #4]
 800f902:	4611      	mov	r1, r2
 800f904:	4618      	mov	r0, r3
 800f906:	f000 f923 	bl	800fb50 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800f90a:	4805      	ldr	r0, [pc, #20]	@ (800f920 <SendFreeBuf+0x38>)
 800f90c:	f000 f8d8 	bl	800fac0 <LST_is_empty>
 800f910:	4603      	mov	r3, r0
 800f912:	2b00      	cmp	r3, #0
 800f914:	d0ec      	beq.n	800f8f0 <SendFreeBuf+0x8>
  }

  return;
 800f916:	bf00      	nop
}
 800f918:	3708      	adds	r7, #8
 800f91a:	46bd      	mov	sp, r7
 800f91c:	bd80      	pop	{r7, pc}
 800f91e:	bf00      	nop
 800f920:	20002170 	.word	0x20002170
 800f924:	20030000 	.word	0x20030000

0800f928 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800f928:	b580      	push	{r7, lr}
 800f92a:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800f92c:	4805      	ldr	r0, [pc, #20]	@ (800f944 <TL_TRACES_Init+0x1c>)
 800f92e:	f000 f8b7 	bl	800faa0 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800f932:	4b05      	ldr	r3, [pc, #20]	@ (800f948 <TL_TRACES_Init+0x20>)
 800f934:	695b      	ldr	r3, [r3, #20]
 800f936:	4a03      	ldr	r2, [pc, #12]	@ (800f944 <TL_TRACES_Init+0x1c>)
 800f938:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800f93a:	f002 f993 	bl	8011c64 <HW_IPCC_TRACES_Init>

  return;
 800f93e:	bf00      	nop
}
 800f940:	bd80      	pop	{r7, pc}
 800f942:	bf00      	nop
 800f944:	200300c0 	.word	0x200300c0
 800f948:	20030000 	.word	0x20030000

0800f94c <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800f94c:	b580      	push	{r7, lr}
 800f94e:	b082      	sub	sp, #8
 800f950:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800f952:	e008      	b.n	800f966 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800f954:	1d3b      	adds	r3, r7, #4
 800f956:	4619      	mov	r1, r3
 800f958:	4808      	ldr	r0, [pc, #32]	@ (800f97c <HW_IPCC_TRACES_EvtNot+0x30>)
 800f95a:	f000 f940 	bl	800fbde <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	4618      	mov	r0, r3
 800f962:	f000 f80d 	bl	800f980 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800f966:	4805      	ldr	r0, [pc, #20]	@ (800f97c <HW_IPCC_TRACES_EvtNot+0x30>)
 800f968:	f000 f8aa 	bl	800fac0 <LST_is_empty>
 800f96c:	4603      	mov	r3, r0
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d0f0      	beq.n	800f954 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800f972:	bf00      	nop
}
 800f974:	3708      	adds	r7, #8
 800f976:	46bd      	mov	sp, r7
 800f978:	bd80      	pop	{r7, pc}
 800f97a:	bf00      	nop
 800f97c:	200300c0 	.word	0x200300c0

0800f980 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800f980:	b480      	push	{r7}
 800f982:	b083      	sub	sp, #12
 800f984:	af00      	add	r7, sp, #0
 800f986:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800f988:	bf00      	nop
 800f98a:	370c      	adds	r7, #12
 800f98c:	46bd      	mov	sp, r7
 800f98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f992:	4770      	bx	lr

0800f994 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800f994:	b480      	push	{r7}
 800f996:	b087      	sub	sp, #28
 800f998:	af00      	add	r7, sp, #0
 800f99a:	4603      	mov	r3, r0
 800f99c:	6039      	str	r1, [r7, #0]
 800f99e:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 800f9a0:	79fb      	ldrb	r3, [r7, #7]
 800f9a2:	2b08      	cmp	r3, #8
 800f9a4:	d84c      	bhi.n	800fa40 <OutputDbgTrace+0xac>
 800f9a6:	a201      	add	r2, pc, #4	@ (adr r2, 800f9ac <OutputDbgTrace+0x18>)
 800f9a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9ac:	0800f9d1 	.word	0x0800f9d1
 800f9b0:	0800f9f5 	.word	0x0800f9f5
 800f9b4:	0800fa01 	.word	0x0800fa01
 800f9b8:	0800f9fb 	.word	0x0800f9fb
 800f9bc:	0800fa41 	.word	0x0800fa41
 800f9c0:	0800fa15 	.word	0x0800fa15
 800f9c4:	0800fa21 	.word	0x0800fa21
 800f9c8:	0800fa27 	.word	0x0800fa27
 800f9cc:	0800fa35 	.word	0x0800fa35
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800f9d4:	697b      	ldr	r3, [r7, #20]
 800f9d6:	7a5b      	ldrb	r3, [r3, #9]
 800f9d8:	2bff      	cmp	r3, #255	@ 0xff
 800f9da:	d005      	beq.n	800f9e8 <OutputDbgTrace+0x54>
 800f9dc:	2bff      	cmp	r3, #255	@ 0xff
 800f9de:	dc05      	bgt.n	800f9ec <OutputDbgTrace+0x58>
 800f9e0:	2b0e      	cmp	r3, #14
 800f9e2:	d005      	beq.n	800f9f0 <OutputDbgTrace+0x5c>
 800f9e4:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 800f9e6:	e001      	b.n	800f9ec <OutputDbgTrace+0x58>
      break;
 800f9e8:	bf00      	nop
 800f9ea:	e02a      	b.n	800fa42 <OutputDbgTrace+0xae>
      break;
 800f9ec:	bf00      	nop
 800f9ee:	e028      	b.n	800fa42 <OutputDbgTrace+0xae>
      break;
 800f9f0:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 800f9f2:	e026      	b.n	800fa42 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800f9f4:	683b      	ldr	r3, [r7, #0]
 800f9f6:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800f9f8:	e023      	b.n	800fa42 <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 800f9fe:	e020      	b.n	800fa42 <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800fa00:	683b      	ldr	r3, [r7, #0]
 800fa02:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800fa04:	697b      	ldr	r3, [r7, #20]
 800fa06:	7a5b      	ldrb	r3, [r3, #9]
 800fa08:	2b0e      	cmp	r3, #14
 800fa0a:	d001      	beq.n	800fa10 <OutputDbgTrace+0x7c>
 800fa0c:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 800fa0e:	e000      	b.n	800fa12 <OutputDbgTrace+0x7e>
      break;
 800fa10:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800fa12:	e016      	b.n	800fa42 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800fa14:	683b      	ldr	r3, [r7, #0]
 800fa16:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800fa18:	697b      	ldr	r3, [r7, #20]
 800fa1a:	7a5b      	ldrb	r3, [r3, #9]
 800fa1c:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800fa1e:	e010      	b.n	800fa42 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800fa20:	683b      	ldr	r3, [r7, #0]
 800fa22:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800fa24:	e00d      	b.n	800fa42 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 800fa26:	683b      	ldr	r3, [r7, #0]
 800fa28:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 800fa2a:	693b      	ldr	r3, [r7, #16]
 800fa2c:	785b      	ldrb	r3, [r3, #1]
 800fa2e:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 800fa30:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 800fa32:	e006      	b.n	800fa42 <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800fa34:	683b      	ldr	r3, [r7, #0]
 800fa36:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800fa38:	697b      	ldr	r3, [r7, #20]
 800fa3a:	7a5b      	ldrb	r3, [r3, #9]
 800fa3c:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800fa3e:	e000      	b.n	800fa42 <OutputDbgTrace+0xae>
    
  default:
    break;
 800fa40:	bf00      	nop
  }
  
  return;
 800fa42:	bf00      	nop
}
 800fa44:	371c      	adds	r7, #28
 800fa46:	46bd      	mov	sp, r7
 800fa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4c:	4770      	bx	lr
 800fa4e:	bf00      	nop

0800fa50 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800fa50:	b480      	push	{r7}
 800fa52:	b085      	sub	sp, #20
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	4603      	mov	r3, r0
 800fa58:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800fa5a:	4b0f      	ldr	r3, [pc, #60]	@ (800fa98 <OTP_Read+0x48>)
 800fa5c:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800fa5e:	e002      	b.n	800fa66 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	3b08      	subs	r3, #8
 800fa64:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	3307      	adds	r3, #7
 800fa6a:	781b      	ldrb	r3, [r3, #0]
 800fa6c:	79fa      	ldrb	r2, [r7, #7]
 800fa6e:	429a      	cmp	r2, r3
 800fa70:	d003      	beq.n	800fa7a <OTP_Read+0x2a>
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	4a09      	ldr	r2, [pc, #36]	@ (800fa9c <OTP_Read+0x4c>)
 800fa76:	4293      	cmp	r3, r2
 800fa78:	d1f2      	bne.n	800fa60 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	3307      	adds	r3, #7
 800fa7e:	781b      	ldrb	r3, [r3, #0]
 800fa80:	79fa      	ldrb	r2, [r7, #7]
 800fa82:	429a      	cmp	r2, r3
 800fa84:	d001      	beq.n	800fa8a <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800fa86:	2300      	movs	r3, #0
 800fa88:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800fa8a:	68fb      	ldr	r3, [r7, #12]
}
 800fa8c:	4618      	mov	r0, r3
 800fa8e:	3714      	adds	r7, #20
 800fa90:	46bd      	mov	sp, r7
 800fa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa96:	4770      	bx	lr
 800fa98:	1fff73f8 	.word	0x1fff73f8
 800fa9c:	1fff7000 	.word	0x1fff7000

0800faa0 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800faa0:	b480      	push	{r7}
 800faa2:	b083      	sub	sp, #12
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	687a      	ldr	r2, [r7, #4]
 800faac:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	687a      	ldr	r2, [r7, #4]
 800fab2:	605a      	str	r2, [r3, #4]
}
 800fab4:	bf00      	nop
 800fab6:	370c      	adds	r7, #12
 800fab8:	46bd      	mov	sp, r7
 800faba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fabe:	4770      	bx	lr

0800fac0 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800fac0:	b480      	push	{r7}
 800fac2:	b087      	sub	sp, #28
 800fac4:	af00      	add	r7, sp, #0
 800fac6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fac8:	f3ef 8310 	mrs	r3, PRIMASK
 800facc:	60fb      	str	r3, [r7, #12]
  return(result);
 800face:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800fad0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800fad2:	b672      	cpsid	i
}
 800fad4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	687a      	ldr	r2, [r7, #4]
 800fadc:	429a      	cmp	r2, r3
 800fade:	d102      	bne.n	800fae6 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800fae0:	2301      	movs	r3, #1
 800fae2:	75fb      	strb	r3, [r7, #23]
 800fae4:	e001      	b.n	800faea <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800fae6:	2300      	movs	r3, #0
 800fae8:	75fb      	strb	r3, [r7, #23]
 800faea:	693b      	ldr	r3, [r7, #16]
 800faec:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800faee:	68bb      	ldr	r3, [r7, #8]
 800faf0:	f383 8810 	msr	PRIMASK, r3
}
 800faf4:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800faf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800faf8:	4618      	mov	r0, r3
 800fafa:	371c      	adds	r7, #28
 800fafc:	46bd      	mov	sp, r7
 800fafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb02:	4770      	bx	lr

0800fb04 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800fb04:	b480      	push	{r7}
 800fb06:	b087      	sub	sp, #28
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	6078      	str	r0, [r7, #4]
 800fb0c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fb0e:	f3ef 8310 	mrs	r3, PRIMASK
 800fb12:	60fb      	str	r3, [r7, #12]
  return(result);
 800fb14:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800fb16:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fb18:	b672      	cpsid	i
}
 800fb1a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	681a      	ldr	r2, [r3, #0]
 800fb20:	683b      	ldr	r3, [r7, #0]
 800fb22:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800fb24:	683b      	ldr	r3, [r7, #0]
 800fb26:	687a      	ldr	r2, [r7, #4]
 800fb28:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	683a      	ldr	r2, [r7, #0]
 800fb2e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800fb30:	683b      	ldr	r3, [r7, #0]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	683a      	ldr	r2, [r7, #0]
 800fb36:	605a      	str	r2, [r3, #4]
 800fb38:	697b      	ldr	r3, [r7, #20]
 800fb3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fb3c:	693b      	ldr	r3, [r7, #16]
 800fb3e:	f383 8810 	msr	PRIMASK, r3
}
 800fb42:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800fb44:	bf00      	nop
 800fb46:	371c      	adds	r7, #28
 800fb48:	46bd      	mov	sp, r7
 800fb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb4e:	4770      	bx	lr

0800fb50 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800fb50:	b480      	push	{r7}
 800fb52:	b087      	sub	sp, #28
 800fb54:	af00      	add	r7, sp, #0
 800fb56:	6078      	str	r0, [r7, #4]
 800fb58:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fb5a:	f3ef 8310 	mrs	r3, PRIMASK
 800fb5e:	60fb      	str	r3, [r7, #12]
  return(result);
 800fb60:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800fb62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fb64:	b672      	cpsid	i
}
 800fb66:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800fb68:	683b      	ldr	r3, [r7, #0]
 800fb6a:	687a      	ldr	r2, [r7, #4]
 800fb6c:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	685a      	ldr	r2, [r3, #4]
 800fb72:	683b      	ldr	r3, [r7, #0]
 800fb74:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	683a      	ldr	r2, [r7, #0]
 800fb7a:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800fb7c:	683b      	ldr	r3, [r7, #0]
 800fb7e:	685b      	ldr	r3, [r3, #4]
 800fb80:	683a      	ldr	r2, [r7, #0]
 800fb82:	601a      	str	r2, [r3, #0]
 800fb84:	697b      	ldr	r3, [r7, #20]
 800fb86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fb88:	693b      	ldr	r3, [r7, #16]
 800fb8a:	f383 8810 	msr	PRIMASK, r3
}
 800fb8e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800fb90:	bf00      	nop
 800fb92:	371c      	adds	r7, #28
 800fb94:	46bd      	mov	sp, r7
 800fb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9a:	4770      	bx	lr

0800fb9c <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800fb9c:	b480      	push	{r7}
 800fb9e:	b087      	sub	sp, #28
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fba4:	f3ef 8310 	mrs	r3, PRIMASK
 800fba8:	60fb      	str	r3, [r7, #12]
  return(result);
 800fbaa:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800fbac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fbae:	b672      	cpsid	i
}
 800fbb0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	685b      	ldr	r3, [r3, #4]
 800fbb6:	687a      	ldr	r2, [r7, #4]
 800fbb8:	6812      	ldr	r2, [r2, #0]
 800fbba:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	687a      	ldr	r2, [r7, #4]
 800fbc2:	6852      	ldr	r2, [r2, #4]
 800fbc4:	605a      	str	r2, [r3, #4]
 800fbc6:	697b      	ldr	r3, [r7, #20]
 800fbc8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fbca:	693b      	ldr	r3, [r7, #16]
 800fbcc:	f383 8810 	msr	PRIMASK, r3
}
 800fbd0:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800fbd2:	bf00      	nop
 800fbd4:	371c      	adds	r7, #28
 800fbd6:	46bd      	mov	sp, r7
 800fbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbdc:	4770      	bx	lr

0800fbde <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800fbde:	b580      	push	{r7, lr}
 800fbe0:	b086      	sub	sp, #24
 800fbe2:	af00      	add	r7, sp, #0
 800fbe4:	6078      	str	r0, [r7, #4]
 800fbe6:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fbe8:	f3ef 8310 	mrs	r3, PRIMASK
 800fbec:	60fb      	str	r3, [r7, #12]
  return(result);
 800fbee:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800fbf0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800fbf2:	b672      	cpsid	i
}
 800fbf4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	681a      	ldr	r2, [r3, #0]
 800fbfa:	683b      	ldr	r3, [r7, #0]
 800fbfc:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	4618      	mov	r0, r3
 800fc04:	f7ff ffca 	bl	800fb9c <LST_remove_node>
 800fc08:	697b      	ldr	r3, [r7, #20]
 800fc0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fc0c:	693b      	ldr	r3, [r7, #16]
 800fc0e:	f383 8810 	msr	PRIMASK, r3
}
 800fc12:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800fc14:	bf00      	nop
 800fc16:	3718      	adds	r7, #24
 800fc18:	46bd      	mov	sp, r7
 800fc1a:	bd80      	pop	{r7, pc}

0800fc1c <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800fc1c:	b480      	push	{r7}
 800fc1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800fc20:	4b03      	ldr	r3, [pc, #12]	@ (800fc30 <LL_FLASH_GetUDN+0x14>)
 800fc22:	681b      	ldr	r3, [r3, #0]
}
 800fc24:	4618      	mov	r0, r3
 800fc26:	46bd      	mov	sp, r7
 800fc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc2c:	4770      	bx	lr
 800fc2e:	bf00      	nop
 800fc30:	1fff7580 	.word	0x1fff7580

0800fc34 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800fc34:	b480      	push	{r7}
 800fc36:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800fc38:	4b03      	ldr	r3, [pc, #12]	@ (800fc48 <LL_FLASH_GetDeviceID+0x14>)
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	b2db      	uxtb	r3, r3
}
 800fc3e:	4618      	mov	r0, r3
 800fc40:	46bd      	mov	sp, r7
 800fc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc46:	4770      	bx	lr
 800fc48:	1fff7584 	.word	0x1fff7584

0800fc4c <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800fc4c:	b480      	push	{r7}
 800fc4e:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800fc50:	4b03      	ldr	r3, [pc, #12]	@ (800fc60 <LL_FLASH_GetSTCompanyID+0x14>)
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	0a1b      	lsrs	r3, r3, #8
}
 800fc56:	4618      	mov	r0, r3
 800fc58:	46bd      	mov	sp, r7
 800fc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc5e:	4770      	bx	lr
 800fc60:	1fff7584 	.word	0x1fff7584

0800fc64 <Build_StBleSensor_Adv>:
static void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle);
static void Connection_Interval_Update_Req(void);
#endif

static void Build_StBleSensor_Adv(uint8_t *adv_data, uint8_t *adv_len)
{
 800fc64:	b580      	push	{r7, lr}
 800fc66:	b084      	sub	sp, #16
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	6078      	str	r0, [r7, #4]
 800fc6c:	6039      	str	r1, [r7, #0]
  uint8_t idx = 0;
 800fc6e:	2300      	movs	r3, #0
 800fc70:	73fb      	strb	r3, [r7, #15]
  const uint8_t *bd = BleGetBdAddress();
 800fc72:	f000 fb8b 	bl	801038c <BleGetBdAddress>
 800fc76:	60b8      	str	r0, [r7, #8]

  /* Flags */
  adv_data[idx++] = 0x02;
 800fc78:	7bfb      	ldrb	r3, [r7, #15]
 800fc7a:	1c5a      	adds	r2, r3, #1
 800fc7c:	73fa      	strb	r2, [r7, #15]
 800fc7e:	461a      	mov	r2, r3
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	4413      	add	r3, r2
 800fc84:	2202      	movs	r2, #2
 800fc86:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = AD_TYPE_FLAGS;
 800fc88:	7bfb      	ldrb	r3, [r7, #15]
 800fc8a:	1c5a      	adds	r2, r3, #1
 800fc8c:	73fa      	strb	r2, [r7, #15]
 800fc8e:	461a      	mov	r2, r3
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	4413      	add	r3, r2
 800fc94:	2201      	movs	r2, #1
 800fc96:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = FLAG_BIT_LE_GENERAL_DISCOVERABLE_MODE | FLAG_BIT_BR_EDR_NOT_SUPPORTED;
 800fc98:	7bfb      	ldrb	r3, [r7, #15]
 800fc9a:	1c5a      	adds	r2, r3, #1
 800fc9c:	73fa      	strb	r2, [r7, #15]
 800fc9e:	461a      	mov	r2, r3
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	4413      	add	r3, r2
 800fca4:	2206      	movs	r2, #6
 800fca6:	701a      	strb	r2, [r3, #0]

  /* Complete local name (7 chars like ST pack) */
  adv_data[idx++] = 8u;
 800fca8:	7bfb      	ldrb	r3, [r7, #15]
 800fcaa:	1c5a      	adds	r2, r3, #1
 800fcac:	73fa      	strb	r2, [r7, #15]
 800fcae:	461a      	mov	r2, r3
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	4413      	add	r3, r2
 800fcb4:	2208      	movs	r2, #8
 800fcb6:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = AD_TYPE_COMPLETE_LOCAL_NAME;
 800fcb8:	7bfb      	ldrb	r3, [r7, #15]
 800fcba:	1c5a      	adds	r2, r3, #1
 800fcbc:	73fa      	strb	r2, [r7, #15]
 800fcbe:	461a      	mov	r2, r3
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	4413      	add	r3, r2
 800fcc4:	2209      	movs	r2, #9
 800fcc6:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'T';
 800fcc8:	7bfb      	ldrb	r3, [r7, #15]
 800fcca:	1c5a      	adds	r2, r3, #1
 800fccc:	73fa      	strb	r2, [r7, #15]
 800fcce:	461a      	mov	r2, r3
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	4413      	add	r3, r2
 800fcd4:	2254      	movs	r2, #84	@ 0x54
 800fcd6:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'E';
 800fcd8:	7bfb      	ldrb	r3, [r7, #15]
 800fcda:	1c5a      	adds	r2, r3, #1
 800fcdc:	73fa      	strb	r2, [r7, #15]
 800fcde:	461a      	mov	r2, r3
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	4413      	add	r3, r2
 800fce4:	2245      	movs	r2, #69	@ 0x45
 800fce6:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'M';
 800fce8:	7bfb      	ldrb	r3, [r7, #15]
 800fcea:	1c5a      	adds	r2, r3, #1
 800fcec:	73fa      	strb	r2, [r7, #15]
 800fcee:	461a      	mov	r2, r3
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	4413      	add	r3, r2
 800fcf4:	224d      	movs	r2, #77	@ 0x4d
 800fcf6:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'P';
 800fcf8:	7bfb      	ldrb	r3, [r7, #15]
 800fcfa:	1c5a      	adds	r2, r3, #1
 800fcfc:	73fa      	strb	r2, [r7, #15]
 800fcfe:	461a      	mov	r2, r3
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	4413      	add	r3, r2
 800fd04:	2250      	movs	r2, #80	@ 0x50
 800fd06:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'E';
 800fd08:	7bfb      	ldrb	r3, [r7, #15]
 800fd0a:	1c5a      	adds	r2, r3, #1
 800fd0c:	73fa      	strb	r2, [r7, #15]
 800fd0e:	461a      	mov	r2, r3
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	4413      	add	r3, r2
 800fd14:	2245      	movs	r2, #69	@ 0x45
 800fd16:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'Q';
 800fd18:	7bfb      	ldrb	r3, [r7, #15]
 800fd1a:	1c5a      	adds	r2, r3, #1
 800fd1c:	73fa      	strb	r2, [r7, #15]
 800fd1e:	461a      	mov	r2, r3
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	4413      	add	r3, r2
 800fd24:	2251      	movs	r2, #81	@ 0x51
 800fd26:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 'A';
 800fd28:	7bfb      	ldrb	r3, [r7, #15]
 800fd2a:	1c5a      	adds	r2, r3, #1
 800fd2c:	73fa      	strb	r2, [r7, #15]
 800fd2e:	461a      	mov	r2, r3
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	4413      	add	r3, r2
 800fd34:	2241      	movs	r2, #65	@ 0x41
 800fd36:	701a      	strb	r2, [r3, #0]

  /* Manufacturer specific (BlueST, SDK v2 layout) */
  adv_data[idx++] = 15u;
 800fd38:	7bfb      	ldrb	r3, [r7, #15]
 800fd3a:	1c5a      	adds	r2, r3, #1
 800fd3c:	73fa      	strb	r2, [r7, #15]
 800fd3e:	461a      	mov	r2, r3
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	4413      	add	r3, r2
 800fd44:	220f      	movs	r2, #15
 800fd46:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = AD_TYPE_MANUFACTURER_SPECIFIC_DATA;
 800fd48:	7bfb      	ldrb	r3, [r7, #15]
 800fd4a:	1c5a      	adds	r2, r3, #1
 800fd4c:	73fa      	strb	r2, [r7, #15]
 800fd4e:	461a      	mov	r2, r3
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	4413      	add	r3, r2
 800fd54:	22ff      	movs	r2, #255	@ 0xff
 800fd56:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = ST_BLE_MANUF_ID_L;
 800fd58:	7bfb      	ldrb	r3, [r7, #15]
 800fd5a:	1c5a      	adds	r2, r3, #1
 800fd5c:	73fa      	strb	r2, [r7, #15]
 800fd5e:	461a      	mov	r2, r3
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	4413      	add	r3, r2
 800fd64:	2230      	movs	r2, #48	@ 0x30
 800fd66:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = ST_BLE_MANUF_ID_H;
 800fd68:	7bfb      	ldrb	r3, [r7, #15]
 800fd6a:	1c5a      	adds	r2, r3, #1
 800fd6c:	73fa      	strb	r2, [r7, #15]
 800fd6e:	461a      	mov	r2, r3
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	4413      	add	r3, r2
 800fd74:	2200      	movs	r2, #0
 800fd76:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = ST_BLE_SDK_VERSION;
 800fd78:	7bfb      	ldrb	r3, [r7, #15]
 800fd7a:	1c5a      	adds	r2, r3, #1
 800fd7c:	73fa      	strb	r2, [r7, #15]
 800fd7e:	461a      	mov	r2, r3
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	4413      	add	r3, r2
 800fd84:	2202      	movs	r2, #2
 800fd86:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = ST_BLE_BOARD_ID;
 800fd88:	7bfb      	ldrb	r3, [r7, #15]
 800fd8a:	1c5a      	adds	r2, r3, #1
 800fd8c:	73fa      	strb	r2, [r7, #15]
 800fd8e:	461a      	mov	r2, r3
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	4413      	add	r3, r2
 800fd94:	220f      	movs	r2, #15
 800fd96:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 0x00; /* FW ID */
 800fd98:	7bfb      	ldrb	r3, [r7, #15]
 800fd9a:	1c5a      	adds	r2, r3, #1
 800fd9c:	73fa      	strb	r2, [r7, #15]
 800fd9e:	461a      	mov	r2, r3
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	4413      	add	r3, r2
 800fda4:	2200      	movs	r2, #0
 800fda6:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 0x00; /* custom bytes */
 800fda8:	7bfb      	ldrb	r3, [r7, #15]
 800fdaa:	1c5a      	adds	r2, r3, #1
 800fdac:	73fa      	strb	r2, [r7, #15]
 800fdae:	461a      	mov	r2, r3
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	4413      	add	r3, r2
 800fdb4:	2200      	movs	r2, #0
 800fdb6:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 0x00;
 800fdb8:	7bfb      	ldrb	r3, [r7, #15]
 800fdba:	1c5a      	adds	r2, r3, #1
 800fdbc:	73fa      	strb	r2, [r7, #15]
 800fdbe:	461a      	mov	r2, r3
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	4413      	add	r3, r2
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = 0x00;
 800fdc8:	7bfb      	ldrb	r3, [r7, #15]
 800fdca:	1c5a      	adds	r2, r3, #1
 800fdcc:	73fa      	strb	r2, [r7, #15]
 800fdce:	461a      	mov	r2, r3
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	4413      	add	r3, r2
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	701a      	strb	r2, [r3, #0]
  /* BLE MAC, MSB first */
  adv_data[idx++] = bd[5];
 800fdd8:	68bb      	ldr	r3, [r7, #8]
 800fdda:	1d5a      	adds	r2, r3, #5
 800fddc:	7bfb      	ldrb	r3, [r7, #15]
 800fdde:	1c59      	adds	r1, r3, #1
 800fde0:	73f9      	strb	r1, [r7, #15]
 800fde2:	4619      	mov	r1, r3
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	440b      	add	r3, r1
 800fde8:	7812      	ldrb	r2, [r2, #0]
 800fdea:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = bd[4];
 800fdec:	68bb      	ldr	r3, [r7, #8]
 800fdee:	1d1a      	adds	r2, r3, #4
 800fdf0:	7bfb      	ldrb	r3, [r7, #15]
 800fdf2:	1c59      	adds	r1, r3, #1
 800fdf4:	73f9      	strb	r1, [r7, #15]
 800fdf6:	4619      	mov	r1, r3
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	440b      	add	r3, r1
 800fdfc:	7812      	ldrb	r2, [r2, #0]
 800fdfe:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = bd[3];
 800fe00:	68bb      	ldr	r3, [r7, #8]
 800fe02:	1cda      	adds	r2, r3, #3
 800fe04:	7bfb      	ldrb	r3, [r7, #15]
 800fe06:	1c59      	adds	r1, r3, #1
 800fe08:	73f9      	strb	r1, [r7, #15]
 800fe0a:	4619      	mov	r1, r3
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	440b      	add	r3, r1
 800fe10:	7812      	ldrb	r2, [r2, #0]
 800fe12:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = bd[2];
 800fe14:	68bb      	ldr	r3, [r7, #8]
 800fe16:	1c9a      	adds	r2, r3, #2
 800fe18:	7bfb      	ldrb	r3, [r7, #15]
 800fe1a:	1c59      	adds	r1, r3, #1
 800fe1c:	73f9      	strb	r1, [r7, #15]
 800fe1e:	4619      	mov	r1, r3
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	440b      	add	r3, r1
 800fe24:	7812      	ldrb	r2, [r2, #0]
 800fe26:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = bd[1];
 800fe28:	68bb      	ldr	r3, [r7, #8]
 800fe2a:	1c5a      	adds	r2, r3, #1
 800fe2c:	7bfb      	ldrb	r3, [r7, #15]
 800fe2e:	1c59      	adds	r1, r3, #1
 800fe30:	73f9      	strb	r1, [r7, #15]
 800fe32:	4619      	mov	r1, r3
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	440b      	add	r3, r1
 800fe38:	7812      	ldrb	r2, [r2, #0]
 800fe3a:	701a      	strb	r2, [r3, #0]
  adv_data[idx++] = bd[0];
 800fe3c:	7bfb      	ldrb	r3, [r7, #15]
 800fe3e:	1c5a      	adds	r2, r3, #1
 800fe40:	73fa      	strb	r2, [r7, #15]
 800fe42:	461a      	mov	r2, r3
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	4413      	add	r3, r2
 800fe48:	68ba      	ldr	r2, [r7, #8]
 800fe4a:	7812      	ldrb	r2, [r2, #0]
 800fe4c:	701a      	strb	r2, [r3, #0]

  *adv_len = idx;
 800fe4e:	683b      	ldr	r3, [r7, #0]
 800fe50:	7bfa      	ldrb	r2, [r7, #15]
 800fe52:	701a      	strb	r2, [r3, #0]
}
 800fe54:	bf00      	nop
 800fe56:	3710      	adds	r7, #16
 800fe58:	46bd      	mov	sp, r7
 800fe5a:	bd80      	pop	{r7, pc}

0800fe5c <Build_StaticRandomAddr>:


static void Build_StaticRandomAddr(uint8_t out_addr[6])
{
 800fe5c:	b580      	push	{r7, lr}
 800fe5e:	b084      	sub	sp, #16
 800fe60:	af00      	add	r7, sp, #0
 800fe62:	6078      	str	r0, [r7, #4]
  const uint8_t *bd = BleGetBdAddress();
 800fe64:	f000 fa92 	bl	801038c <BleGetBdAddress>
 800fe68:	60f8      	str	r0, [r7, #12]

  out_addr[0] = bd[0];
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	781a      	ldrb	r2, [r3, #0]
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	701a      	strb	r2, [r3, #0]
  out_addr[1] = bd[1];
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	1c5a      	adds	r2, r3, #1
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	3301      	adds	r3, #1
 800fe7a:	7812      	ldrb	r2, [r2, #0]
 800fe7c:	701a      	strb	r2, [r3, #0]
  out_addr[2] = bd[2];
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	1c9a      	adds	r2, r3, #2
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	3302      	adds	r3, #2
 800fe86:	7812      	ldrb	r2, [r2, #0]
 800fe88:	701a      	strb	r2, [r3, #0]
  out_addr[3] = bd[3];
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	1cda      	adds	r2, r3, #3
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	3303      	adds	r3, #3
 800fe92:	7812      	ldrb	r2, [r2, #0]
 800fe94:	701a      	strb	r2, [r3, #0]
  out_addr[4] = bd[4];
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	1d1a      	adds	r2, r3, #4
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	3304      	adds	r3, #4
 800fe9e:	7812      	ldrb	r2, [r2, #0]
 800fea0:	701a      	strb	r2, [r3, #0]
  /* Set two MSB to 1 for static random address */
  out_addr[5] = (uint8_t)((bd[5] & 0x3Fu) | 0xC0u);
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	3305      	adds	r3, #5
 800fea6:	781a      	ldrb	r2, [r3, #0]
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	3305      	adds	r3, #5
 800feac:	f062 023f 	orn	r2, r2, #63	@ 0x3f
 800feb0:	b2d2      	uxtb	r2, r2
 800feb2:	701a      	strb	r2, [r3, #0]
}
 800feb4:	bf00      	nop
 800feb6:	3710      	adds	r7, #16
 800feb8:	46bd      	mov	sp, r7
 800feba:	bd80      	pop	{r7, pc}

0800febc <APP_BLE_Init>:

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800febc:	b580      	push	{r7, lr}
 800febe:	b092      	sub	sp, #72	@ 0x48
 800fec0:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;

  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800fec2:	1d3b      	adds	r3, r7, #4
 800fec4:	2243      	movs	r2, #67	@ 0x43
 800fec6:	2100      	movs	r1, #0
 800fec8:	4618      	mov	r0, r3
 800feca:	f002 fbed 	bl	80126a8 <memset>
 800fece:	2344      	movs	r3, #68	@ 0x44
 800fed0:	833b      	strh	r3, [r7, #24]
 800fed2:	2308      	movs	r3, #8
 800fed4:	837b      	strh	r3, [r7, #26]
 800fed6:	f44f 63a8 	mov.w	r3, #1344	@ 0x540
 800feda:	83bb      	strh	r3, [r7, #28]
 800fedc:	2302      	movs	r3, #2
 800fede:	77bb      	strb	r3, [r7, #30]
 800fee0:	2301      	movs	r3, #1
 800fee2:	77fb      	strb	r3, [r7, #31]
 800fee4:	2312      	movs	r3, #18
 800fee6:	f887 3020 	strb.w	r3, [r7, #32]
 800feea:	2329      	movs	r3, #41	@ 0x29
 800feec:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800fef0:	239c      	movs	r3, #156	@ 0x9c
 800fef2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800fef4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800fef8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800fefa:	2306      	movs	r3, #6
 800fefc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ff00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ff04:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ff06:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 800ff0a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800ff0c:	2301      	movs	r3, #1
 800ff0e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800ff12:	2320      	movs	r3, #32
 800ff14:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800ff18:	2303      	movs	r3, #3
 800ff1a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800ff1e:	f240 6372 	movw	r3, #1650	@ 0x672
 800ff22:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ff24:	230d      	movs	r3, #13
 800ff26:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800ff2a:	2304      	movs	r3, #4
 800ff2c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
      CFG_BLE_MAX_ADD_EATT_BEARERS
    }
  };

  /* Initialize BLE Transport Layer */
  Ble_Tl_Init();
 800ff30:	f000 f900 	bl	8010134 <Ble_Tl_Init>

  /* Do not allow standby in the application */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800ff34:	2101      	movs	r1, #1
 800ff36:	2002      	movs	r0, #2
 800ff38:	f001 fecc 	bl	8011cd4 <UTIL_LPM_SetOffMode>

  /* Register HCI async events task */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800ff3c:	4a1e      	ldr	r2, [pc, #120]	@ (800ffb8 <APP_BLE_Init+0xfc>)
 800ff3e:	2100      	movs	r1, #0
 800ff40:	2002      	movs	r0, #2
 800ff42:	f002 f879 	bl	8012038 <UTIL_SEQ_RegTask>

  /* Start BLE Stack on CPU2 */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800ff46:	1d3b      	adds	r3, r7, #4
 800ff48:	4618      	mov	r0, r3
 800ff4a:	f7fe ff67 	bl	800ee1c <SHCI_C2_BLE_Init>
 800ff4e:	4603      	mov	r3, r0
 800ff50:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (status != SHCI_Success)
 800ff54:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d001      	beq.n	800ff60 <APP_BLE_Init+0xa4>
  {
    APP_DBG_MSG("Fail: SHCI_C2_BLE_Init result: 0x%02x\n\r", status);
    Error_Handler();
 800ff5c:	f7f3 f9c0 	bl	80032e0 <Error_Handler>
  }

  /* Init HCI/GATT/GAP */
  Ble_Hci_Gap_Gatt_Init();
 800ff60:	f000 f8fe 	bl	8010160 <Ble_Hci_Gap_Gatt_Init>

  /* Init services */
  SVCCTL_Init();
 800ff64:	f7fe feb6 	bl	800ecd4 <SVCCTL_Init>

  /* Init app context */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800ff68:	4b14      	ldr	r3, [pc, #80]	@ (800ffbc <APP_BLE_Init+0x100>)
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800ff70:	4b12      	ldr	r3, [pc, #72]	@ (800ffbc <APP_BLE_Init+0x100>)
 800ff72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ff76:	819a      	strh	r2, [r3, #12]

  /* Register ADV cancel task */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800ff78:	4a11      	ldr	r2, [pc, #68]	@ (800ffc0 <APP_BLE_Init+0x104>)
 800ff7a:	2100      	movs	r1, #0
 800ff7c:	2001      	movs	r0, #1
 800ff7e:	f002 f85b 	bl	8012038 <UTIL_SEQ_RegTask>
  index_con_int = 0;
  mutex = 1;
#endif

  /* Init Custom Application */
  Custom_APP_Init();
 800ff82:	f000 febb 	bl	8010cfc <Custom_APP_Init>

  /* Create timers (usati dal template) */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 800ff86:	4b0f      	ldr	r3, [pc, #60]	@ (800ffc4 <APP_BLE_Init+0x108>)
 800ff88:	2200      	movs	r2, #0
 800ff8a:	490f      	ldr	r1, [pc, #60]	@ (800ffc8 <APP_BLE_Init+0x10c>)
 800ff8c:	2000      	movs	r0, #0
 800ff8e:	f7f2 fdab 	bl	8002ae8 <HW_TS_Create>
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 800ff92:	4b0e      	ldr	r3, [pc, #56]	@ (800ffcc <APP_BLE_Init+0x110>)
 800ff94:	2200      	movs	r2, #0
 800ff96:	490e      	ldr	r1, [pc, #56]	@ (800ffd0 <APP_BLE_Init+0x114>)
 800ff98:	2000      	movs	r0, #0
 800ff9a:	f7f2 fda5 	bl	8002ae8 <HW_TS_Create>

  /* Intervalli ADV */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 800ff9e:	4b0d      	ldr	r3, [pc, #52]	@ (800ffd4 <APP_BLE_Init+0x118>)
 800ffa0:	2280      	movs	r2, #128	@ 0x80
 800ffa2:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 800ffa4:	4b0c      	ldr	r3, [pc, #48]	@ (800ffd8 <APP_BLE_Init+0x11c>)
 800ffa6:	22a0      	movs	r2, #160	@ 0xa0
 800ffa8:	801a      	strh	r2, [r3, #0]

  /* Start advertising */
  Adv_Request(APP_BLE_FAST_ADV);
 800ffaa:	2001      	movs	r0, #1
 800ffac:	f000 f974 	bl	8010298 <Adv_Request>
}
 800ffb0:	bf00      	nop
 800ffb2:	3748      	adds	r7, #72	@ 0x48
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	bd80      	pop	{r7, pc}
 800ffb8:	0800f039 	.word	0x0800f039
 800ffbc:	20002194 	.word	0x20002194
 800ffc0:	08010415 	.word	0x08010415
 800ffc4:	08010439 	.word	0x08010439
 800ffc8:	20002209 	.word	0x20002209
 800ffcc:	08010449 	.word	0x08010449
 800ffd0:	2000220a 	.word	0x2000220a
 800ffd4:	2000220c 	.word	0x2000220c
 800ffd8:	2000220e 	.word	0x2000220e

0800ffdc <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	b08a      	sub	sp, #40	@ 0x28
 800ffe0:	af00      	add	r7, sp, #0
 800ffe2:	6078      	str	r0, [r7, #4]
  hci_disconnection_complete_event_rp0 *p_disconnection_complete_event;

  /* pairing */
  aci_gap_pairing_complete_event_rp0 *p_pairing_complete;

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	3301      	adds	r3, #1
 800ffe8:	627b      	str	r3, [r7, #36]	@ 0x24

  switch (p_event_pckt->evt)
 800ffea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffec:	781b      	ldrb	r3, [r3, #0]
 800ffee:	2bff      	cmp	r3, #255	@ 0xff
 800fff0:	d04e      	beq.n	8010090 <SVCCTL_App_Notification+0xb4>
 800fff2:	2bff      	cmp	r3, #255	@ 0xff
 800fff4:	f300 8086 	bgt.w	8010104 <SVCCTL_App_Notification+0x128>
 800fff8:	2b05      	cmp	r3, #5
 800fffa:	d002      	beq.n	8010002 <SVCCTL_App_Notification+0x26>
 800fffc:	2b3e      	cmp	r3, #62	@ 0x3e
 800fffe:	d020      	beq.n	8010042 <SVCCTL_App_Notification+0x66>
      }
      break;
    }

    default:
      break;
 8010000:	e080      	b.n	8010104 <SVCCTL_App_Notification+0x128>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8010002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010004:	3302      	adds	r3, #2
 8010006:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 801000e:	b29a      	uxth	r2, r3
 8010010:	4b3f      	ldr	r3, [pc, #252]	@ (8010110 <SVCCTL_App_Notification+0x134>)
 8010012:	899b      	ldrh	r3, [r3, #12]
 8010014:	429a      	cmp	r2, r3
 8010016:	d110      	bne.n	801003a <SVCCTL_App_Notification+0x5e>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8010018:	4b3d      	ldr	r3, [pc, #244]	@ (8010110 <SVCCTL_App_Notification+0x134>)
 801001a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801001e:	819a      	strh	r2, [r3, #12]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8010020:	4b3b      	ldr	r3, [pc, #236]	@ (8010110 <SVCCTL_App_Notification+0x134>)
 8010022:	2200      	movs	r2, #0
 8010024:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 8010028:	4b3a      	ldr	r3, [pc, #232]	@ (8010114 <SVCCTL_App_Notification+0x138>)
 801002a:	2201      	movs	r2, #1
 801002c:	701a      	strb	r2, [r3, #0]
        HandleNotification.ConnectionHandle = 0;
 801002e:	4b39      	ldr	r3, [pc, #228]	@ (8010114 <SVCCTL_App_Notification+0x138>)
 8010030:	2200      	movs	r2, #0
 8010032:	805a      	strh	r2, [r3, #2]
        Custom_APP_Notification(&HandleNotification);
 8010034:	4837      	ldr	r0, [pc, #220]	@ (8010114 <SVCCTL_App_Notification+0x138>)
 8010036:	f000 fe2f 	bl	8010c98 <Custom_APP_Notification>
      Adv_Request(APP_BLE_FAST_ADV);
 801003a:	2001      	movs	r0, #1
 801003c:	f000 f92c 	bl	8010298 <Adv_Request>
      break;
 8010040:	e061      	b.n	8010106 <SVCCTL_App_Notification+0x12a>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8010042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010044:	3302      	adds	r3, #2
 8010046:	617b      	str	r3, [r7, #20]
      switch (p_meta_evt->subevent)
 8010048:	697b      	ldr	r3, [r7, #20]
 801004a:	781b      	ldrb	r3, [r3, #0]
 801004c:	2b01      	cmp	r3, #1
 801004e:	d11d      	bne.n	801008c <SVCCTL_App_Notification+0xb0>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8010050:	697b      	ldr	r3, [r7, #20]
 8010052:	3301      	adds	r3, #1
 8010054:	613b      	str	r3, [r7, #16]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8010056:	4b2e      	ldr	r3, [pc, #184]	@ (8010110 <SVCCTL_App_Notification+0x134>)
 8010058:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 801005c:	4618      	mov	r0, r3
 801005e:	f7f2 fdbd 	bl	8002bdc <HW_TS_Stop>
          BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8010062:	4b2b      	ldr	r3, [pc, #172]	@ (8010110 <SVCCTL_App_Notification+0x134>)
 8010064:	2205      	movs	r2, #5
 8010066:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 801006a:	693b      	ldr	r3, [r7, #16]
 801006c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010070:	b29a      	uxth	r2, r3
 8010072:	4b27      	ldr	r3, [pc, #156]	@ (8010110 <SVCCTL_App_Notification+0x134>)
 8010074:	819a      	strh	r2, [r3, #12]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 8010076:	4b27      	ldr	r3, [pc, #156]	@ (8010114 <SVCCTL_App_Notification+0x138>)
 8010078:	2200      	movs	r2, #0
 801007a:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 801007c:	4b24      	ldr	r3, [pc, #144]	@ (8010110 <SVCCTL_App_Notification+0x134>)
 801007e:	899a      	ldrh	r2, [r3, #12]
 8010080:	4b24      	ldr	r3, [pc, #144]	@ (8010114 <SVCCTL_App_Notification+0x138>)
 8010082:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 8010084:	4823      	ldr	r0, [pc, #140]	@ (8010114 <SVCCTL_App_Notification+0x138>)
 8010086:	f000 fe07 	bl	8010c98 <Custom_APP_Notification>
          break;
 801008a:	e000      	b.n	801008e <SVCCTL_App_Notification+0xb2>
          break;
 801008c:	bf00      	nop
      break;
 801008e:	e03a      	b.n	8010106 <SVCCTL_App_Notification+0x12a>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8010090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010092:	3302      	adds	r3, #2
 8010094:	623b      	str	r3, [r7, #32]
      switch (p_blecore_evt->ecode)
 8010096:	6a3b      	ldr	r3, [r7, #32]
 8010098:	881b      	ldrh	r3, [r3, #0]
 801009a:	b29b      	uxth	r3, r3
 801009c:	f640 420e 	movw	r2, #3086	@ 0xc0e
 80100a0:	4293      	cmp	r3, r2
 80100a2:	d027      	beq.n	80100f4 <SVCCTL_App_Notification+0x118>
 80100a4:	f640 420e 	movw	r2, #3086	@ 0xc0e
 80100a8:	4293      	cmp	r3, r2
 80100aa:	dc29      	bgt.n	8010100 <SVCCTL_App_Notification+0x124>
 80100ac:	f240 4209 	movw	r2, #1033	@ 0x409
 80100b0:	4293      	cmp	r3, r2
 80100b2:	d014      	beq.n	80100de <SVCCTL_App_Notification+0x102>
 80100b4:	f240 4209 	movw	r2, #1033	@ 0x409
 80100b8:	4293      	cmp	r3, r2
 80100ba:	dc21      	bgt.n	8010100 <SVCCTL_App_Notification+0x124>
 80100bc:	f240 4201 	movw	r2, #1025	@ 0x401
 80100c0:	4293      	cmp	r3, r2
 80100c2:	d013      	beq.n	80100ec <SVCCTL_App_Notification+0x110>
 80100c4:	f240 4202 	movw	r2, #1026	@ 0x402
 80100c8:	4293      	cmp	r3, r2
 80100ca:	d119      	bne.n	8010100 <SVCCTL_App_Notification+0x124>
          uint32_t pin = BLE_DEFAULT_PIN;
 80100cc:	4b12      	ldr	r3, [pc, #72]	@ (8010118 <SVCCTL_App_Notification+0x13c>)
 80100ce:	61fb      	str	r3, [r7, #28]
          (void)aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, pin);
 80100d0:	4b0f      	ldr	r3, [pc, #60]	@ (8010110 <SVCCTL_App_Notification+0x134>)
 80100d2:	899b      	ldrh	r3, [r3, #12]
 80100d4:	69f9      	ldr	r1, [r7, #28]
 80100d6:	4618      	mov	r0, r3
 80100d8:	f7fd fceb 	bl	800dab2 <aci_gap_pass_key_resp>
          break;
 80100dc:	e011      	b.n	8010102 <SVCCTL_App_Notification+0x126>
          (void)aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 80100de:	4b0c      	ldr	r3, [pc, #48]	@ (8010110 <SVCCTL_App_Notification+0x134>)
 80100e0:	899b      	ldrh	r3, [r3, #12]
 80100e2:	2101      	movs	r1, #1
 80100e4:	4618      	mov	r0, r3
 80100e6:	f7fd fe8e 	bl	800de06 <aci_gap_numeric_comparison_value_confirm_yesno>
          break;
 80100ea:	e00a      	b.n	8010102 <SVCCTL_App_Notification+0x126>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 80100ec:	6a3b      	ldr	r3, [r7, #32]
 80100ee:	3302      	adds	r3, #2
 80100f0:	61bb      	str	r3, [r7, #24]
          break;
 80100f2:	e006      	b.n	8010102 <SVCCTL_App_Notification+0x126>
          (void)aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 80100f4:	4b06      	ldr	r3, [pc, #24]	@ (8010110 <SVCCTL_App_Notification+0x134>)
 80100f6:	899b      	ldrh	r3, [r3, #12]
 80100f8:	4618      	mov	r0, r3
 80100fa:	f7fe fadf 	bl	800e6bc <aci_gatt_confirm_indication>
          break;
 80100fe:	e000      	b.n	8010102 <SVCCTL_App_Notification+0x126>
          break;
 8010100:	bf00      	nop
      break;
 8010102:	e000      	b.n	8010106 <SVCCTL_App_Notification+0x12a>
      break;
 8010104:	bf00      	nop
  }

  return SVCCTL_UserEvtFlowEnable;
 8010106:	2301      	movs	r3, #1
}
 8010108:	4618      	mov	r0, r3
 801010a:	3728      	adds	r7, #40	@ 0x28
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}
 8010110:	20002194 	.word	0x20002194
 8010114:	20002210 	.word	0x20002210
 8010118:	0001b207 	.word	0x0001b207

0801011c <APP_BLE_Get_Server_Connection_Status>:

APP_BLE_ConnStatus_t APP_BLE_Get_Server_Connection_Status(void)
{
 801011c:	b480      	push	{r7}
 801011e:	af00      	add	r7, sp, #0
  return BleApplicationContext.Device_Connection_Status;
 8010120:	4b03      	ldr	r3, [pc, #12]	@ (8010130 <APP_BLE_Get_Server_Connection_Status+0x14>)
 8010122:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
}
 8010126:	4618      	mov	r0, r3
 8010128:	46bd      	mov	sp, r7
 801012a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801012e:	4770      	bx	lr
 8010130:	20002194 	.word	0x20002194

08010134 <Ble_Tl_Init>:

/*************************************************************
 * LOCAL FUNCTIONS
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b082      	sub	sp, #8
 8010138:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;
  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 801013a:	4b06      	ldr	r3, [pc, #24]	@ (8010154 <Ble_Tl_Init+0x20>)
 801013c:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 801013e:	4b06      	ldr	r3, [pc, #24]	@ (8010158 <Ble_Tl_Init+0x24>)
 8010140:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8010142:	463b      	mov	r3, r7
 8010144:	4619      	mov	r1, r3
 8010146:	4805      	ldr	r0, [pc, #20]	@ (801015c <Ble_Tl_Init+0x28>)
 8010148:	f7fe ff5a 	bl	800f000 <hci_init>
}
 801014c:	bf00      	nop
 801014e:	3708      	adds	r7, #8
 8010150:	46bd      	mov	sp, r7
 8010152:	bd80      	pop	{r7, pc}
 8010154:	200300d8 	.word	0x200300d8
 8010158:	080104d1 	.word	0x080104d1
 801015c:	0801049b 	.word	0x0801049b

08010160 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8010160:	b5b0      	push	{r4, r5, r7, lr}
 8010162:	b08e      	sub	sp, #56	@ 0x38
 8010164:	af06      	add	r7, sp, #24
  uint8_t role = 0;
 8010166:	2300      	movs	r3, #0
 8010168:	77fb      	strb	r3, [r7, #31]
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint8_t random_addr[6];
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 801016a:	2300      	movs	r3, #0
 801016c:	80bb      	strh	r3, [r7, #4]
  tBleStatus ret;

  /* HCI reset */
  ret = hci_reset();
 801016e:	f7fe fc78 	bl	800ea62 <hci_reset>
 8010172:	4603      	mov	r3, r0
 8010174:	77bb      	strb	r3, [r7, #30]
  UNUSED(ret);

  /* BD address */
  p_bd_addr = BleGetBdAddress();
 8010176:	f000 f909 	bl	801038c <BleGetBdAddress>
 801017a:	61b8      	str	r0, [r7, #24]
  (void)aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET,
 801017c:	69ba      	ldr	r2, [r7, #24]
 801017e:	2106      	movs	r1, #6
 8010180:	2000      	movs	r0, #0
 8010182:	f7fe fb82 	bl	800e88a <aci_hal_write_config_data>
                                 CONFIG_DATA_PUBLIC_ADDRESS_LEN,
                                 (uint8_t*)p_bd_addr);
  /* Static random address (BlueST uses static random) */
  Build_StaticRandomAddr(random_addr);
 8010186:	f107 0308 	add.w	r3, r7, #8
 801018a:	4618      	mov	r0, r3
 801018c:	f7ff fe66 	bl	800fe5c <Build_StaticRandomAddr>
  (void)aci_hal_write_config_data(CONFIG_DATA_RANDOM_ADDRESS_OFFSET,
 8010190:	f107 0308 	add.w	r3, r7, #8
 8010194:	461a      	mov	r2, r3
 8010196:	2106      	movs	r1, #6
 8010198:	202e      	movs	r0, #46	@ 0x2e
 801019a:	f7fe fb76 	bl	800e88a <aci_hal_write_config_data>
                                 CONFIG_DATA_RANDOM_ADDRESS_LEN,
                                 random_addr);

  /* IR/ER */
  (void)aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 801019e:	4a3a      	ldr	r2, [pc, #232]	@ (8010288 <Ble_Hci_Gap_Gatt_Init+0x128>)
 80101a0:	2110      	movs	r1, #16
 80101a2:	2018      	movs	r0, #24
 80101a4:	f7fe fb71 	bl	800e88a <aci_hal_write_config_data>
  (void)aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 80101a8:	4a38      	ldr	r2, [pc, #224]	@ (801028c <Ble_Hci_Gap_Gatt_Init+0x12c>)
 80101aa:	2110      	movs	r1, #16
 80101ac:	2008      	movs	r0, #8
 80101ae:	f7fe fb6c 	bl	800e88a <aci_hal_write_config_data>

  /* TX power */
  (void)aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 80101b2:	2118      	movs	r1, #24
 80101b4:	2001      	movs	r0, #1
 80101b6:	f7fe fbed 	bl	800e994 <aci_hal_set_tx_power_level>

  /* GATT */
  (void)aci_gatt_init();
 80101ba:	f7fd fe8b 	bl	800ded4 <aci_gatt_init>

  /* GAP roles */
#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 80101be:	7ffb      	ldrb	r3, [r7, #31]
 80101c0:	f043 0301 	orr.w	r3, r3, #1
 80101c4:	77fb      	strb	r3, [r7, #31]
#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  /* GAP init + set device name in GAP Service */
  if (role > 0)
 80101c6:	7ffb      	ldrb	r3, [r7, #31]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d026      	beq.n	801021a <Ble_Hci_Gap_Gatt_Init+0xba>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 80101cc:	4b30      	ldr	r3, [pc, #192]	@ (8010290 <Ble_Hci_Gap_Gatt_Init+0x130>)
 80101ce:	617b      	str	r3, [r7, #20]

    (void)aci_gap_init(role,
 80101d0:	f107 0212 	add.w	r2, r7, #18
 80101d4:	7ff8      	ldrb	r0, [r7, #31]
 80101d6:	f107 030e 	add.w	r3, r7, #14
 80101da:	9301      	str	r3, [sp, #4]
 80101dc:	f107 0310 	add.w	r3, r7, #16
 80101e0:	9300      	str	r3, [sp, #0]
 80101e2:	4613      	mov	r3, r2
 80101e4:	2207      	movs	r2, #7
 80101e6:	2100      	movs	r1, #0
 80101e8:	f7fd fcca 	bl	800db80 <aci_gap_init>
                       CFG_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    (void)aci_gatt_update_char_value(gap_service_handle,
 80101ec:	8a7c      	ldrh	r4, [r7, #18]
 80101ee:	8a3d      	ldrh	r5, [r7, #16]
                                     gap_dev_name_char_handle,
                                     0,
                                     strlen(name),
 80101f0:	6978      	ldr	r0, [r7, #20]
 80101f2:	f7ef ffc3 	bl	800017c <strlen>
 80101f6:	4603      	mov	r3, r0
    (void)aci_gatt_update_char_value(gap_service_handle,
 80101f8:	b2da      	uxtb	r2, r3
 80101fa:	697b      	ldr	r3, [r7, #20]
 80101fc:	9300      	str	r3, [sp, #0]
 80101fe:	4613      	mov	r3, r2
 8010200:	2200      	movs	r2, #0
 8010202:	4629      	mov	r1, r5
 8010204:	4620      	mov	r0, r4
 8010206:	f7fe f9b0 	bl	800e56a <aci_gatt_update_char_value>
                                     (uint8_t *)name);

    (void)aci_gatt_update_char_value(gap_service_handle,
 801020a:	8a78      	ldrh	r0, [r7, #18]
 801020c:	89f9      	ldrh	r1, [r7, #14]
 801020e:	1d3b      	adds	r3, r7, #4
 8010210:	9300      	str	r3, [sp, #0]
 8010212:	2302      	movs	r3, #2
 8010214:	2200      	movs	r2, #0
 8010216:	f7fe f9a8 	bl	800e56a <aci_gatt_update_char_value>
                                     2,
                                     (uint8_t *)&a_appearance);
  }

  /* Default PHY */
  (void)hci_le_set_default_phy(ALL_PHYS_PREFERENCE, TX_2M_PREFERRED, RX_2M_PREFERRED);
 801021a:	2202      	movs	r2, #2
 801021c:	2102      	movs	r1, #2
 801021e:	2000      	movs	r0, #0
 8010220:	f7fe fc43 	bl	800eaaa <hci_le_set_default_phy>

  /* IO cap + auth req */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8010224:	4b1b      	ldr	r3, [pc, #108]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010226:	2201      	movs	r2, #1
 8010228:	701a      	strb	r2, [r3, #0]
  (void)aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 801022a:	4b1a      	ldr	r3, [pc, #104]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 801022c:	781b      	ldrb	r3, [r3, #0]
 801022e:	4618      	mov	r0, r3
 8010230:	f7fd fb27 	bl	800d882 <aci_gap_set_io_capability>

  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8010234:	4b17      	ldr	r3, [pc, #92]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010236:	2201      	movs	r2, #1
 8010238:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 801023a:	4b16      	ldr	r3, [pc, #88]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 801023c:	2208      	movs	r2, #8
 801023e:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8010240:	4b14      	ldr	r3, [pc, #80]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010242:	2210      	movs	r2, #16
 8010244:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8010246:	4b13      	ldr	r3, [pc, #76]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010248:	2201      	movs	r2, #1
 801024a:	709a      	strb	r2, [r3, #2]

  (void)aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 801024c:	4b11      	ldr	r3, [pc, #68]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 801024e:	7898      	ldrb	r0, [r3, #2]
 8010250:	4b10      	ldr	r3, [pc, #64]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010252:	7859      	ldrb	r1, [r3, #1]
 8010254:	4b0f      	ldr	r3, [pc, #60]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010256:	78db      	ldrb	r3, [r3, #3]
 8010258:	4a0e      	ldr	r2, [pc, #56]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 801025a:	7912      	ldrb	r2, [r2, #4]
 801025c:	2400      	movs	r4, #0
 801025e:	9404      	str	r4, [sp, #16]
 8010260:	2400      	movs	r4, #0
 8010262:	9403      	str	r4, [sp, #12]
 8010264:	2401      	movs	r4, #1
 8010266:	9402      	str	r4, [sp, #8]
 8010268:	9201      	str	r2, [sp, #4]
 801026a:	9300      	str	r3, [sp, #0]
 801026c:	2300      	movs	r3, #0
 801026e:	2201      	movs	r2, #1
 8010270:	f7fd fb5b 	bl	800d92a <aci_gap_set_authentication_requirement>
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               USE_FIXED_PIN_FOR_PAIRING_FORBIDDEN,
                                               0,
                                               CFG_IDENTITY_ADDRESS);

  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8010274:	4b07      	ldr	r3, [pc, #28]	@ (8010294 <Ble_Hci_Gap_Gatt_Init+0x134>)
 8010276:	789b      	ldrb	r3, [r3, #2]
 8010278:	2b00      	cmp	r3, #0
 801027a:	d001      	beq.n	8010280 <Ble_Hci_Gap_Gatt_Init+0x120>
  {
    (void)aci_gap_configure_whitelist();
 801027c:	f7fd fd9f 	bl	800ddbe <aci_gap_configure_filter_accept_list>
  }
}
 8010280:	bf00      	nop
 8010282:	3720      	adds	r7, #32
 8010284:	46bd      	mov	sp, r7
 8010286:	bdb0      	pop	{r4, r5, r7, pc}
 8010288:	08012c58 	.word	0x08012c58
 801028c:	08012c68 	.word	0x08012c68
 8010290:	08012a30 	.word	0x08012a30
 8010294:	20002194 	.word	0x20002194

08010298 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b096      	sub	sp, #88	@ 0x58
 801029c:	af08      	add	r7, sp, #32
 801029e:	4603      	mov	r3, r0
 80102a0:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret;
  uint16_t Min_Inter, Max_Inter;
  uint8_t adv_data[31];
  uint8_t adv_len = 0;
 80102a2:	2300      	movs	r3, #0
 80102a4:	73fb      	strb	r3, [r7, #15]
  uint8_t adv_addr_type = GAP_STATIC_RANDOM_ADDR;
 80102a6:	2301      	movs	r3, #1
 80102a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (NewStatus == APP_BLE_FAST_ADV)
 80102ac:	79fb      	ldrb	r3, [r7, #7]
 80102ae:	2b01      	cmp	r3, #1
 80102b0:	d106      	bne.n	80102c0 <Adv_Request+0x28>
  {
    Min_Inter = AdvIntervalMin;
 80102b2:	4b31      	ldr	r3, [pc, #196]	@ (8010378 <Adv_Request+0xe0>)
 80102b4:	881b      	ldrh	r3, [r3, #0]
 80102b6:	86fb      	strh	r3, [r7, #54]	@ 0x36
    Max_Inter = AdvIntervalMax;
 80102b8:	4b30      	ldr	r3, [pc, #192]	@ (801037c <Adv_Request+0xe4>)
 80102ba:	881b      	ldrh	r3, [r3, #0]
 80102bc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80102be:	e005      	b.n	80102cc <Adv_Request+0x34>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 80102c0:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 80102c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 80102c6:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80102ca:	86bb      	strh	r3, [r7, #52]	@ 0x34
  }

  /* stop timer (safe) */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 80102cc:	4b2c      	ldr	r3, [pc, #176]	@ (8010380 <Adv_Request+0xe8>)
 80102ce:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 80102d2:	4618      	mov	r0, r3
 80102d4:	f7f2 fc82 	bl	8002bdc <HW_TS_Stop>

  /* If switching ADV mode, stop previous adv */
  if ((NewStatus == APP_BLE_LP_ADV) &&
 80102d8:	79fb      	ldrb	r3, [r7, #7]
 80102da:	2b02      	cmp	r3, #2
 80102dc:	d10b      	bne.n	80102f6 <Adv_Request+0x5e>
      ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV) ||
 80102de:	4b28      	ldr	r3, [pc, #160]	@ (8010380 <Adv_Request+0xe8>)
 80102e0:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
  if ((NewStatus == APP_BLE_LP_ADV) &&
 80102e4:	2b01      	cmp	r3, #1
 80102e6:	d004      	beq.n	80102f2 <Adv_Request+0x5a>
       (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 80102e8:	4b25      	ldr	r3, [pc, #148]	@ (8010380 <Adv_Request+0xe8>)
 80102ea:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
      ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV) ||
 80102ee:	2b02      	cmp	r3, #2
 80102f0:	d101      	bne.n	80102f6 <Adv_Request+0x5e>
  {
    (void)aci_gap_set_non_discoverable();
 80102f2:	f7fd f9a8 	bl	800d646 <aci_gap_set_non_discoverable>
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 80102f6:	4a22      	ldr	r2, [pc, #136]	@ (8010380 <Adv_Request+0xe8>)
 80102f8:	79fb      	ldrb	r3, [r7, #7]
 80102fa:	f882 3074 	strb.w	r3, [r2, #116]	@ 0x74

  /* Avvio advertising standard, poi override con frame BlueST */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 80102fe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010302:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8010304:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 8010306:	2000      	movs	r0, #0
 8010308:	9006      	str	r0, [sp, #24]
 801030a:	2000      	movs	r0, #0
 801030c:	9005      	str	r0, [sp, #20]
 801030e:	2000      	movs	r0, #0
 8010310:	9004      	str	r0, [sp, #16]
 8010312:	2000      	movs	r0, #0
 8010314:	9003      	str	r0, [sp, #12]
 8010316:	481b      	ldr	r0, [pc, #108]	@ (8010384 <Adv_Request+0xec>)
 8010318:	9002      	str	r0, [sp, #8]
 801031a:	2008      	movs	r0, #8
 801031c:	9001      	str	r0, [sp, #4]
 801031e:	2000      	movs	r0, #0
 8010320:	9000      	str	r0, [sp, #0]
 8010322:	2000      	movs	r0, #0
 8010324:	f7fd f9b3 	bl	800d68e <aci_gap_set_discoverable>
 8010328:	4603      	mov	r3, r0
 801032a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
                                 (uint8_t*)a_LocalName,
                                 0,
                                 NULL,
                                 0, 0);

  if (ret != BLE_STATUS_SUCCESS)
 801032e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8010332:	2b00      	cmp	r3, #0
 8010334:	d11c      	bne.n	8010370 <Adv_Request+0xd8>
    APP_DBG_MSG("aci_gap_set_discoverable FAIL: 0x%x\n", ret);
    return;
  }

  /* Override ADV data with BlueST manufacturer frame so ST BLE Sensor recognizes the board */
  Build_StBleSensor_Adv(adv_data, &adv_len);
 8010336:	f107 020f 	add.w	r2, r7, #15
 801033a:	f107 0310 	add.w	r3, r7, #16
 801033e:	4611      	mov	r1, r2
 8010340:	4618      	mov	r0, r3
 8010342:	f7ff fc8f 	bl	800fc64 <Build_StBleSensor_Adv>
  if (adv_len > 0u)
 8010346:	7bfb      	ldrb	r3, [r7, #15]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d006      	beq.n	801035a <Adv_Request+0xc2>
  {
    (void)aci_gap_update_adv_data(adv_len, adv_data);
 801034c:	7bfb      	ldrb	r3, [r7, #15]
 801034e:	f107 0210 	add.w	r2, r7, #16
 8010352:	4611      	mov	r1, r2
 8010354:	4618      	mov	r0, r3
 8010356:	f7fd fcc0 	bl	800dcda <aci_gap_update_adv_data>
  }


  if (NewStatus == APP_BLE_FAST_ADV)
 801035a:	79fb      	ldrb	r3, [r7, #7]
 801035c:	2b01      	cmp	r3, #1
 801035e:	d108      	bne.n	8010372 <Adv_Request+0xda>
  {
    HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 8010360:	4b07      	ldr	r3, [pc, #28]	@ (8010380 <Adv_Request+0xe8>)
 8010362:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8010366:	4908      	ldr	r1, [pc, #32]	@ (8010388 <Adv_Request+0xf0>)
 8010368:	4618      	mov	r0, r3
 801036a:	f7f2 fcbb 	bl	8002ce4 <HW_TS_Start>
 801036e:	e000      	b.n	8010372 <Adv_Request+0xda>
    return;
 8010370:	bf00      	nop
  }
}
 8010372:	3738      	adds	r7, #56	@ 0x38
 8010374:	46bd      	mov	sp, r7
 8010376:	bd80      	pop	{r7, pc}
 8010378:	2000220c 	.word	0x2000220c
 801037c:	2000220e 	.word	0x2000220e
 8010380:	20002194 	.word	0x20002194
 8010384:	08012c78 	.word	0x08012c78
 8010388:	0001e046 	.word	0x0001e046

0801038c <BleGetBdAddress>:

static const uint8_t* BleGetBdAddress(void)
{
 801038c:	b580      	push	{r7, lr}
 801038e:	b086      	sub	sp, #24
 8010390:	af00      	add	r7, sp, #0
  uint8_t *p_otp_addr;
  const uint8_t *p_bd_addr;
  uint32_t udn, company_id, device_id;

  udn = LL_FLASH_GetUDN();
 8010392:	f7ff fc43 	bl	800fc1c <LL_FLASH_GetUDN>
 8010396:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8010398:	693b      	ldr	r3, [r7, #16]
 801039a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801039e:	d023      	beq.n	80103e8 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 80103a0:	f7ff fc54 	bl	800fc4c <LL_FLASH_GetSTCompanyID>
 80103a4:	60b8      	str	r0, [r7, #8]
    device_id  = LL_FLASH_GetDeviceID();
 80103a6:	f7ff fc45 	bl	800fc34 <LL_FLASH_GetDeviceID>
 80103aa:	6078      	str	r0, [r7, #4]

    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 80103ac:	693b      	ldr	r3, [r7, #16]
 80103ae:	b2da      	uxtb	r2, r3
 80103b0:	4b16      	ldr	r3, [pc, #88]	@ (801040c <BleGetBdAddress+0x80>)
 80103b2:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 80103b4:	693b      	ldr	r3, [r7, #16]
 80103b6:	0a1b      	lsrs	r3, r3, #8
 80103b8:	b2da      	uxtb	r2, r3
 80103ba:	4b14      	ldr	r3, [pc, #80]	@ (801040c <BleGetBdAddress+0x80>)
 80103bc:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	b2da      	uxtb	r2, r3
 80103c2:	4b12      	ldr	r3, [pc, #72]	@ (801040c <BleGetBdAddress+0x80>)
 80103c4:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 80103c6:	68bb      	ldr	r3, [r7, #8]
 80103c8:	b2da      	uxtb	r2, r3
 80103ca:	4b10      	ldr	r3, [pc, #64]	@ (801040c <BleGetBdAddress+0x80>)
 80103cc:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 80103ce:	68bb      	ldr	r3, [r7, #8]
 80103d0:	0a1b      	lsrs	r3, r3, #8
 80103d2:	b2da      	uxtb	r2, r3
 80103d4:	4b0d      	ldr	r3, [pc, #52]	@ (801040c <BleGetBdAddress+0x80>)
 80103d6:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 80103d8:	68bb      	ldr	r3, [r7, #8]
 80103da:	0c1b      	lsrs	r3, r3, #16
 80103dc:	b2da      	uxtb	r2, r3
 80103de:	4b0b      	ldr	r3, [pc, #44]	@ (801040c <BleGetBdAddress+0x80>)
 80103e0:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 80103e2:	4b0a      	ldr	r3, [pc, #40]	@ (801040c <BleGetBdAddress+0x80>)
 80103e4:	617b      	str	r3, [r7, #20]
 80103e6:	e00b      	b.n	8010400 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 80103e8:	2000      	movs	r0, #0
 80103ea:	f7ff fb31 	bl	800fa50 <OTP_Read>
 80103ee:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d002      	beq.n	80103fc <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	617b      	str	r3, [r7, #20]
 80103fa:	e001      	b.n	8010400 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 80103fc:	4b04      	ldr	r3, [pc, #16]	@ (8010410 <BleGetBdAddress+0x84>)
 80103fe:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8010400:	697b      	ldr	r3, [r7, #20]
}
 8010402:	4618      	mov	r0, r3
 8010404:	3718      	adds	r7, #24
 8010406:	46bd      	mov	sp, r7
 8010408:	bd80      	pop	{r7, pc}
 801040a:	bf00      	nop
 801040c:	2000218c 	.word	0x2000218c
 8010410:	08012c50 	.word	0x08012c50

08010414 <Adv_Cancel>:

/* ADV cancel ---------------------------------------------------------------*/
static void Adv_Cancel(void)
{
 8010414:	b580      	push	{r7, lr}
 8010416:	af00      	add	r7, sp, #0
  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8010418:	4b06      	ldr	r3, [pc, #24]	@ (8010434 <Adv_Cancel+0x20>)
 801041a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 801041e:	2b05      	cmp	r3, #5
 8010420:	d005      	beq.n	801042e <Adv_Cancel+0x1a>
  {
    (void)aci_gap_set_non_discoverable();
 8010422:	f7fd f910 	bl	800d646 <aci_gap_set_non_discoverable>
    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8010426:	4b03      	ldr	r3, [pc, #12]	@ (8010434 <Adv_Cancel+0x20>)
 8010428:	2200      	movs	r2, #0
 801042a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }
}
 801042e:	bf00      	nop
 8010430:	bd80      	pop	{r7, pc}
 8010432:	bf00      	nop
 8010434:	20002194 	.word	0x20002194

08010438 <Adv_Cancel_Req>:

static void Adv_Cancel_Req(void)
{
 8010438:	b580      	push	{r7, lr}
 801043a:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 801043c:	2100      	movs	r1, #0
 801043e:	2001      	movs	r0, #1
 8010440:	f001 fe1c 	bl	801207c <UTIL_SEQ_SetTask>
}
 8010444:	bf00      	nop
 8010446:	bd80      	pop	{r7, pc}

08010448 <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO(void)
{
 8010448:	b480      	push	{r7}
 801044a:	af00      	add	r7, sp, #0
  /* optional */
}
 801044c:	bf00      	nop
 801044e:	46bd      	mov	sp, r7
 8010450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010454:	4770      	bx	lr

08010456 <hci_notify_asynch_evt>:

/*************************************************************
 * WRAP FUNCTIONS
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8010456:	b580      	push	{r7, lr}
 8010458:	b082      	sub	sp, #8
 801045a:	af00      	add	r7, sp, #0
 801045c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 801045e:	2100      	movs	r1, #0
 8010460:	2002      	movs	r0, #2
 8010462:	f001 fe0b 	bl	801207c <UTIL_SEQ_SetTask>
}
 8010466:	bf00      	nop
 8010468:	3708      	adds	r7, #8
 801046a:	46bd      	mov	sp, r7
 801046c:	bd80      	pop	{r7, pc}

0801046e <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 801046e:	b580      	push	{r7, lr}
 8010470:	b082      	sub	sp, #8
 8010472:	af00      	add	r7, sp, #0
 8010474:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8010476:	2001      	movs	r0, #1
 8010478:	f001 fe6c 	bl	8012154 <UTIL_SEQ_SetEvt>
}
 801047c:	bf00      	nop
 801047e:	3708      	adds	r7, #8
 8010480:	46bd      	mov	sp, r7
 8010482:	bd80      	pop	{r7, pc}

08010484 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8010484:	b580      	push	{r7, lr}
 8010486:	b082      	sub	sp, #8
 8010488:	af00      	add	r7, sp, #0
 801048a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 801048c:	2001      	movs	r0, #1
 801048e:	f001 fe81 	bl	8012194 <UTIL_SEQ_WaitEvt>
}
 8010492:	bf00      	nop
 8010494:	3708      	adds	r7, #8
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}

0801049a <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 801049a:	b580      	push	{r7, lr}
 801049c:	b084      	sub	sp, #16
 801049e:	af00      	add	r7, sp, #0
 80104a0:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param = (tHCI_UserEvtRxParam *)p_Payload;
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	685b      	ldr	r3, [r3, #4]
 80104aa:	3308      	adds	r3, #8
 80104ac:	4618      	mov	r0, r3
 80104ae:	f7fe fc61 	bl	800ed74 <SVCCTL_UserEvtRx>
 80104b2:	4603      	mov	r3, r0
 80104b4:	72fb      	strb	r3, [r7, #11]
  p_param->status = (svctl_return_status != SVCCTL_UserEvtFlowDisable)
                  ? HCI_TL_UserEventFlow_Enable
                  : HCI_TL_UserEventFlow_Disable;
 80104b6:	7afb      	ldrb	r3, [r7, #11]
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	bf14      	ite	ne
 80104bc:	2301      	movne	r3, #1
 80104be:	2300      	moveq	r3, #0
 80104c0:	b2db      	uxtb	r3, r3
 80104c2:	461a      	mov	r2, r3
  p_param->status = (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	701a      	strb	r2, [r3, #0]
}
 80104c8:	bf00      	nop
 80104ca:	3710      	adds	r7, #16
 80104cc:	46bd      	mov	sp, r7
 80104ce:	bd80      	pop	{r7, pc}

080104d0 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 80104d0:	b580      	push	{r7, lr}
 80104d2:	b084      	sub	sp, #16
 80104d4:	af00      	add	r7, sp, #0
 80104d6:	4603      	mov	r3, r0
 80104d8:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;

  switch (Status)
 80104da:	79fb      	ldrb	r3, [r7, #7]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d002      	beq.n	80104e6 <BLE_StatusNot+0x16>
 80104e0:	2b01      	cmp	r3, #1
 80104e2:	d006      	beq.n	80104f2 <BLE_StatusNot+0x22>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
      UTIL_SEQ_ResumeTask(task_id_list);
      break;

    default:
      break;
 80104e4:	e00b      	b.n	80104fe <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 80104e6:	2303      	movs	r3, #3
 80104e8:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 80104ea:	68f8      	ldr	r0, [r7, #12]
 80104ec:	f001 fdf2 	bl	80120d4 <UTIL_SEQ_PauseTask>
      break;
 80104f0:	e005      	b.n	80104fe <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 80104f2:	2303      	movs	r3, #3
 80104f4:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 80104f6:	68f8      	ldr	r0, [r7, #12]
 80104f8:	f001 fe0c 	bl	8012114 <UTIL_SEQ_ResumeTask>
      break;
 80104fc:	bf00      	nop
  }
}
 80104fe:	bf00      	nop
 8010500:	3710      	adds	r7, #16
 8010502:	46bd      	mov	sp, r7
 8010504:	bd80      	pop	{r7, pc}

08010506 <aci_gatt_allow_read>:
 *          parameter is the connection-oriented channel index)
 * @return Value indicating success or error code.
 */
__STATIC_INLINE
tBleStatus aci_gatt_allow_read( uint16_t Connection_Handle )
{
 8010506:	b580      	push	{r7, lr}
 8010508:	b082      	sub	sp, #8
 801050a:	af00      	add	r7, sp, #0
 801050c:	4603      	mov	r3, r0
 801050e:	80fb      	strh	r3, [r7, #6]
  return aci_gatt_permit_read( Connection_Handle, 0, 0, 0 );
 8010510:	88f8      	ldrh	r0, [r7, #6]
 8010512:	2300      	movs	r3, #0
 8010514:	2200      	movs	r2, #0
 8010516:	2100      	movs	r1, #0
 8010518:	f7fe f925 	bl	800e766 <aci_gatt_permit_read>
 801051c:	4603      	mov	r3, r0
}
 801051e:	4618      	mov	r0, r3
 8010520:	3708      	adds	r7, #8
 8010522:	46bd      	mov	sp, r7
 8010524:	bd80      	pop	{r7, pc}

08010526 <Store_LE_16>:

static uint8_t s_env_notify_enabled = 0;
static uint8_t s_ad_notify_enabled = 0;

static void Store_LE_16(uint8_t *buf, uint16_t val)
{
 8010526:	b480      	push	{r7}
 8010528:	b083      	sub	sp, #12
 801052a:	af00      	add	r7, sp, #0
 801052c:	6078      	str	r0, [r7, #4]
 801052e:	460b      	mov	r3, r1
 8010530:	807b      	strh	r3, [r7, #2]
  buf[0] = (uint8_t)(val & 0xFFu);
 8010532:	887b      	ldrh	r3, [r7, #2]
 8010534:	b2da      	uxtb	r2, r3
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	701a      	strb	r2, [r3, #0]
  buf[1] = (uint8_t)((val >> 8) & 0xFFu);
 801053a:	887b      	ldrh	r3, [r7, #2]
 801053c:	0a1b      	lsrs	r3, r3, #8
 801053e:	b29a      	uxth	r2, r3
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	3301      	adds	r3, #1
 8010544:	b2d2      	uxtb	r2, r2
 8010546:	701a      	strb	r2, [r3, #0]
}
 8010548:	bf00      	nop
 801054a:	370c      	adds	r7, #12
 801054c:	46bd      	mov	sp, r7
 801054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010552:	4770      	bx	lr

08010554 <BlueST_Event_Handler>:
  buf[2] = (uint8_t)((val >> 16) & 0xFFu);
  buf[3] = (uint8_t)((val >> 24) & 0xFFu);
}

static SVCCTL_EvtAckStatus_t BlueST_Event_Handler(void *Event)
{
 8010554:	b580      	push	{r7, lr}
 8010556:	b088      	sub	sp, #32
 8010558:	af00      	add	r7, sp, #0
 801055a:	6078      	str	r0, [r7, #4]
  SVCCTL_EvtAckStatus_t return_value = SVCCTL_EvtNotAck;
 801055c:	2300      	movs	r3, #0
 801055e:	77fb      	strb	r3, [r7, #31]
  hci_event_pckt *event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	3301      	adds	r3, #1
 8010564:	61bb      	str	r3, [r7, #24]
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0 *attribute_modified;
  aci_gatt_read_permit_req_event_rp0 *read_req;

  if (event_pckt->evt != HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE)
 8010566:	69bb      	ldr	r3, [r7, #24]
 8010568:	781b      	ldrb	r3, [r3, #0]
 801056a:	2bff      	cmp	r3, #255	@ 0xff
 801056c:	d001      	beq.n	8010572 <BlueST_Event_Handler+0x1e>
  {
    return return_value;
 801056e:	7ffb      	ldrb	r3, [r7, #31]
 8010570:	e054      	b.n	801061c <BlueST_Event_Handler+0xc8>
  }

  blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8010572:	69bb      	ldr	r3, [r7, #24]
 8010574:	3302      	adds	r3, #2
 8010576:	617b      	str	r3, [r7, #20]
  switch (blecore_evt->ecode)
 8010578:	697b      	ldr	r3, [r7, #20]
 801057a:	881b      	ldrh	r3, [r3, #0]
 801057c:	b29b      	uxth	r3, r3
 801057e:	f640 4201 	movw	r2, #3073	@ 0xc01
 8010582:	4293      	cmp	r3, r2
 8010584:	d004      	beq.n	8010590 <BlueST_Event_Handler+0x3c>
 8010586:	f640 4214 	movw	r2, #3092	@ 0xc14
 801058a:	4293      	cmp	r3, r2
 801058c:	d02d      	beq.n	80105ea <BlueST_Event_Handler+0x96>
        aci_gatt_allow_read(read_req->Connection_Handle);
      }
      break;

    default:
      break;
 801058e:	e044      	b.n	801061a <BlueST_Event_Handler+0xc6>
      attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8010590:	697b      	ldr	r3, [r7, #20]
 8010592:	3302      	adds	r3, #2
 8010594:	60fb      	str	r3, [r7, #12]
      if (attribute_modified->Attr_Handle == (s_env_char_hdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	885b      	ldrh	r3, [r3, #2]
 801059a:	b29b      	uxth	r3, r3
 801059c:	461a      	mov	r2, r3
 801059e:	4b21      	ldr	r3, [pc, #132]	@ (8010624 <BlueST_Event_Handler+0xd0>)
 80105a0:	881b      	ldrh	r3, [r3, #0]
 80105a2:	3302      	adds	r3, #2
 80105a4:	429a      	cmp	r2, r3
 80105a6:	d10b      	bne.n	80105c0 <BlueST_Event_Handler+0x6c>
        s_env_notify_enabled = (attribute_modified->Attr_Data[0] == COMSVC_Notification) ? 1u : 0u;
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	7a1b      	ldrb	r3, [r3, #8]
 80105ac:	2b01      	cmp	r3, #1
 80105ae:	d101      	bne.n	80105b4 <BlueST_Event_Handler+0x60>
 80105b0:	2201      	movs	r2, #1
 80105b2:	e000      	b.n	80105b6 <BlueST_Event_Handler+0x62>
 80105b4:	2200      	movs	r2, #0
 80105b6:	4b1c      	ldr	r3, [pc, #112]	@ (8010628 <BlueST_Event_Handler+0xd4>)
 80105b8:	701a      	strb	r2, [r3, #0]
        return_value = SVCCTL_EvtAckFlowEnable;
 80105ba:	2301      	movs	r3, #1
 80105bc:	77fb      	strb	r3, [r7, #31]
      break;
 80105be:	e029      	b.n	8010614 <BlueST_Event_Handler+0xc0>
      else if (attribute_modified->Attr_Handle == (s_ad_char_hdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 80105c0:	68fb      	ldr	r3, [r7, #12]
 80105c2:	885b      	ldrh	r3, [r3, #2]
 80105c4:	b29b      	uxth	r3, r3
 80105c6:	461a      	mov	r2, r3
 80105c8:	4b18      	ldr	r3, [pc, #96]	@ (801062c <BlueST_Event_Handler+0xd8>)
 80105ca:	881b      	ldrh	r3, [r3, #0]
 80105cc:	3302      	adds	r3, #2
 80105ce:	429a      	cmp	r2, r3
 80105d0:	d120      	bne.n	8010614 <BlueST_Event_Handler+0xc0>
        s_ad_notify_enabled = (attribute_modified->Attr_Data[0] == COMSVC_Notification) ? 1u : 0u;
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	7a1b      	ldrb	r3, [r3, #8]
 80105d6:	2b01      	cmp	r3, #1
 80105d8:	d101      	bne.n	80105de <BlueST_Event_Handler+0x8a>
 80105da:	2201      	movs	r2, #1
 80105dc:	e000      	b.n	80105e0 <BlueST_Event_Handler+0x8c>
 80105de:	2200      	movs	r2, #0
 80105e0:	4b13      	ldr	r3, [pc, #76]	@ (8010630 <BlueST_Event_Handler+0xdc>)
 80105e2:	701a      	strb	r2, [r3, #0]
        return_value = SVCCTL_EvtAckFlowEnable;
 80105e4:	2301      	movs	r3, #1
 80105e6:	77fb      	strb	r3, [r7, #31]
      break;
 80105e8:	e014      	b.n	8010614 <BlueST_Event_Handler+0xc0>
      read_req = (aci_gatt_read_permit_req_event_rp0*)blecore_evt->data;
 80105ea:	697b      	ldr	r3, [r7, #20]
 80105ec:	3302      	adds	r3, #2
 80105ee:	613b      	str	r3, [r7, #16]
      if (read_req->Attribute_Handle == (s_env_char_hdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 80105f0:	693b      	ldr	r3, [r7, #16]
 80105f2:	885b      	ldrh	r3, [r3, #2]
 80105f4:	b29b      	uxth	r3, r3
 80105f6:	461a      	mov	r2, r3
 80105f8:	4b0a      	ldr	r3, [pc, #40]	@ (8010624 <BlueST_Event_Handler+0xd0>)
 80105fa:	881b      	ldrh	r3, [r3, #0]
 80105fc:	3301      	adds	r3, #1
 80105fe:	429a      	cmp	r2, r3
 8010600:	d10a      	bne.n	8010618 <BlueST_Event_Handler+0xc4>
        return_value = SVCCTL_EvtAckFlowEnable;
 8010602:	2301      	movs	r3, #1
 8010604:	77fb      	strb	r3, [r7, #31]
        aci_gatt_allow_read(read_req->Connection_Handle);
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	881b      	ldrh	r3, [r3, #0]
 801060a:	b29b      	uxth	r3, r3
 801060c:	4618      	mov	r0, r3
 801060e:	f7ff ff7a 	bl	8010506 <aci_gatt_allow_read>
      break;
 8010612:	e001      	b.n	8010618 <BlueST_Event_Handler+0xc4>
      break;
 8010614:	bf00      	nop
 8010616:	e000      	b.n	801061a <BlueST_Event_Handler+0xc6>
      break;
 8010618:	bf00      	nop
  }

  return return_value;
 801061a:	7ffb      	ldrb	r3, [r7, #31]
}
 801061c:	4618      	mov	r0, r3
 801061e:	3720      	adds	r7, #32
 8010620:	46bd      	mov	sp, r7
 8010622:	bd80      	pop	{r7, pc}
 8010624:	20002216 	.word	0x20002216
 8010628:	2000221a 	.word	0x2000221a
 801062c:	20002218 	.word	0x20002218
 8010630:	2000221b 	.word	0x2000221b

08010634 <BlueST_Init>:

void BlueST_Init(void)
{
 8010634:	b580      	push	{r7, lr}
 8010636:	b08c      	sub	sp, #48	@ 0x30
 8010638:	af06      	add	r7, sp, #24
  Char_UUID_t uuid;
  tBleStatus ret;

  SVCCTL_RegisterSvcHandler(BlueST_Event_Handler);
 801063a:	4855      	ldr	r0, [pc, #340]	@ (8010790 <BlueST_Init+0x15c>)
 801063c:	f7fe fb80 	bl	800ed40 <SVCCTL_RegisterSvcHandler>

  /* Features service */
  COPY_FEATURES_SERVICE_UUID(uuid.Char_UUID_128);
 8010640:	231b      	movs	r3, #27
 8010642:	713b      	strb	r3, [r7, #4]
 8010644:	23c5      	movs	r3, #197	@ 0xc5
 8010646:	717b      	strb	r3, [r7, #5]
 8010648:	23d5      	movs	r3, #213	@ 0xd5
 801064a:	71bb      	strb	r3, [r7, #6]
 801064c:	23a5      	movs	r3, #165	@ 0xa5
 801064e:	71fb      	strb	r3, [r7, #7]
 8010650:	2302      	movs	r3, #2
 8010652:	723b      	strb	r3, [r7, #8]
 8010654:	2300      	movs	r3, #0
 8010656:	727b      	strb	r3, [r7, #9]
 8010658:	23b4      	movs	r3, #180	@ 0xb4
 801065a:	72bb      	strb	r3, [r7, #10]
 801065c:	239a      	movs	r3, #154	@ 0x9a
 801065e:	72fb      	strb	r3, [r7, #11]
 8010660:	23e1      	movs	r3, #225	@ 0xe1
 8010662:	733b      	strb	r3, [r7, #12]
 8010664:	2311      	movs	r3, #17
 8010666:	737b      	strb	r3, [r7, #13]
 8010668:	2301      	movs	r3, #1
 801066a:	73bb      	strb	r3, [r7, #14]
 801066c:	2300      	movs	r3, #0
 801066e:	73fb      	strb	r3, [r7, #15]
 8010670:	2300      	movs	r3, #0
 8010672:	743b      	strb	r3, [r7, #16]
 8010674:	2300      	movs	r3, #0
 8010676:	747b      	strb	r3, [r7, #17]
 8010678:	2300      	movs	r3, #0
 801067a:	74bb      	strb	r3, [r7, #18]
 801067c:	2300      	movs	r3, #0
 801067e:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 8010680:	1d39      	adds	r1, r7, #4
 8010682:	4b44      	ldr	r3, [pc, #272]	@ (8010794 <BlueST_Init+0x160>)
 8010684:	9300      	str	r3, [sp, #0]
 8010686:	230a      	movs	r3, #10
 8010688:	2201      	movs	r2, #1
 801068a:	2002      	movs	r0, #2
 801068c:	f7fd fc47 	bl	800df1e <aci_gatt_add_service>
 8010690:	4603      	mov	r3, r0
 8010692:	75fb      	strb	r3, [r7, #23]
                             (Service_UUID_t *)&uuid,
                             PRIMARY_SERVICE,
                             10,
                             &s_feat_svc_hdle);
  if (ret != BLE_STATUS_SUCCESS)
 8010694:	7dfb      	ldrb	r3, [r7, #23]
 8010696:	2b00      	cmp	r3, #0
 8010698:	d174      	bne.n	8010784 <BlueST_Init+0x150>
  {
    return;
  }

  /* Environmental char: enable Temp1 only (uuid[14] bit 0x04) */
  COPY_ENVIRONMENTAL_CHAR_UUID(uuid.Char_UUID_128);
 801069a:	231b      	movs	r3, #27
 801069c:	713b      	strb	r3, [r7, #4]
 801069e:	23c5      	movs	r3, #197	@ 0xc5
 80106a0:	717b      	strb	r3, [r7, #5]
 80106a2:	23d5      	movs	r3, #213	@ 0xd5
 80106a4:	71bb      	strb	r3, [r7, #6]
 80106a6:	23a5      	movs	r3, #165	@ 0xa5
 80106a8:	71fb      	strb	r3, [r7, #7]
 80106aa:	2302      	movs	r3, #2
 80106ac:	723b      	strb	r3, [r7, #8]
 80106ae:	2300      	movs	r3, #0
 80106b0:	727b      	strb	r3, [r7, #9]
 80106b2:	2336      	movs	r3, #54	@ 0x36
 80106b4:	72bb      	strb	r3, [r7, #10]
 80106b6:	23ac      	movs	r3, #172	@ 0xac
 80106b8:	72fb      	strb	r3, [r7, #11]
 80106ba:	23e1      	movs	r3, #225	@ 0xe1
 80106bc:	733b      	strb	r3, [r7, #12]
 80106be:	2311      	movs	r3, #17
 80106c0:	737b      	strb	r3, [r7, #13]
 80106c2:	2301      	movs	r3, #1
 80106c4:	73bb      	strb	r3, [r7, #14]
 80106c6:	2300      	movs	r3, #0
 80106c8:	73fb      	strb	r3, [r7, #15]
 80106ca:	2300      	movs	r3, #0
 80106cc:	743b      	strb	r3, [r7, #16]
 80106ce:	2300      	movs	r3, #0
 80106d0:	747b      	strb	r3, [r7, #17]
 80106d2:	2300      	movs	r3, #0
 80106d4:	74bb      	strb	r3, [r7, #18]
 80106d6:	2300      	movs	r3, #0
 80106d8:	74fb      	strb	r3, [r7, #19]
  uuid.Char_UUID_128[14] |= 0x04u;
 80106da:	7cbb      	ldrb	r3, [r7, #18]
 80106dc:	f043 0304 	orr.w	r3, r3, #4
 80106e0:	b2db      	uxtb	r3, r3
 80106e2:	74bb      	strb	r3, [r7, #18]
  ret = aci_gatt_add_char(s_feat_svc_hdle,
 80106e4:	4b2b      	ldr	r3, [pc, #172]	@ (8010794 <BlueST_Init+0x160>)
 80106e6:	8818      	ldrh	r0, [r3, #0]
 80106e8:	1d3a      	adds	r2, r7, #4
 80106ea:	4b2b      	ldr	r3, [pc, #172]	@ (8010798 <BlueST_Init+0x164>)
 80106ec:	9305      	str	r3, [sp, #20]
 80106ee:	2300      	movs	r3, #0
 80106f0:	9304      	str	r3, [sp, #16]
 80106f2:	2310      	movs	r3, #16
 80106f4:	9303      	str	r3, [sp, #12]
 80106f6:	2304      	movs	r3, #4
 80106f8:	9302      	str	r3, [sp, #8]
 80106fa:	2300      	movs	r3, #0
 80106fc:	9301      	str	r3, [sp, #4]
 80106fe:	2312      	movs	r3, #18
 8010700:	9300      	str	r3, [sp, #0]
 8010702:	2304      	movs	r3, #4
 8010704:	2102      	movs	r1, #2
 8010706:	f7fd fce0 	bl	800e0ca <aci_gatt_add_char>
 801070a:	4603      	mov	r3, r0
 801070c:	75fb      	strb	r3, [r7, #23]
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                          0x10,
                          CHAR_VALUE_LEN_CONSTANT,
                          &s_env_char_hdle);
  if (ret != BLE_STATUS_SUCCESS)
 801070e:	7dfb      	ldrb	r3, [r7, #23]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d139      	bne.n	8010788 <BlueST_Init+0x154>
  {
    return;
  }

  /* NEAI Anomaly Detection char */
  COPY_NEAI_AD_CHAR_UUID(uuid.Char_UUID_128);
 8010714:	231b      	movs	r3, #27
 8010716:	713b      	strb	r3, [r7, #4]
 8010718:	23c5      	movs	r3, #197	@ 0xc5
 801071a:	717b      	strb	r3, [r7, #5]
 801071c:	23d5      	movs	r3, #213	@ 0xd5
 801071e:	71bb      	strb	r3, [r7, #6]
 8010720:	23a5      	movs	r3, #165	@ 0xa5
 8010722:	71fb      	strb	r3, [r7, #7]
 8010724:	2302      	movs	r3, #2
 8010726:	723b      	strb	r3, [r7, #8]
 8010728:	2300      	movs	r3, #0
 801072a:	727b      	strb	r3, [r7, #9]
 801072c:	2336      	movs	r3, #54	@ 0x36
 801072e:	72bb      	strb	r3, [r7, #10]
 8010730:	23ac      	movs	r3, #172	@ 0xac
 8010732:	72fb      	strb	r3, [r7, #11]
 8010734:	23e1      	movs	r3, #225	@ 0xe1
 8010736:	733b      	strb	r3, [r7, #12]
 8010738:	2311      	movs	r3, #17
 801073a:	737b      	strb	r3, [r7, #13]
 801073c:	2302      	movs	r3, #2
 801073e:	73bb      	strb	r3, [r7, #14]
 8010740:	2300      	movs	r3, #0
 8010742:	73fb      	strb	r3, [r7, #15]
 8010744:	2319      	movs	r3, #25
 8010746:	743b      	strb	r3, [r7, #16]
 8010748:	2300      	movs	r3, #0
 801074a:	747b      	strb	r3, [r7, #17]
 801074c:	2300      	movs	r3, #0
 801074e:	74bb      	strb	r3, [r7, #18]
 8010750:	2300      	movs	r3, #0
 8010752:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(s_feat_svc_hdle,
 8010754:	4b0f      	ldr	r3, [pc, #60]	@ (8010794 <BlueST_Init+0x160>)
 8010756:	8818      	ldrh	r0, [r3, #0]
 8010758:	1d3a      	adds	r2, r7, #4
 801075a:	4b10      	ldr	r3, [pc, #64]	@ (801079c <BlueST_Init+0x168>)
 801075c:	9305      	str	r3, [sp, #20]
 801075e:	2300      	movs	r3, #0
 8010760:	9304      	str	r3, [sp, #16]
 8010762:	2310      	movs	r3, #16
 8010764:	9303      	str	r3, [sp, #12]
 8010766:	2301      	movs	r3, #1
 8010768:	9302      	str	r3, [sp, #8]
 801076a:	2300      	movs	r3, #0
 801076c:	9301      	str	r3, [sp, #4]
 801076e:	2318      	movs	r3, #24
 8010770:	9300      	str	r3, [sp, #0]
 8010772:	2309      	movs	r3, #9
 8010774:	2102      	movs	r1, #2
 8010776:	f7fd fca8 	bl	800e0ca <aci_gatt_add_char>
 801077a:	4603      	mov	r3, r0
 801077c:	75fb      	strb	r3, [r7, #23]
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_ATTRIBUTE_WRITE,
                          0x10,
                          CHAR_VALUE_LEN_CONSTANT,
                          &s_ad_char_hdle);
  if (ret != BLE_STATUS_SUCCESS)
 801077e:	7dfb      	ldrb	r3, [r7, #23]
 8010780:	2b00      	cmp	r3, #0
 8010782:	e002      	b.n	801078a <BlueST_Init+0x156>
    return;
 8010784:	bf00      	nop
 8010786:	e000      	b.n	801078a <BlueST_Init+0x156>
    return;
 8010788:	bf00      	nop
  {
    return;
  }
}
 801078a:	3718      	adds	r7, #24
 801078c:	46bd      	mov	sp, r7
 801078e:	bd80      	pop	{r7, pc}
 8010790:	08010555 	.word	0x08010555
 8010794:	20002214 	.word	0x20002214
 8010798:	20002216 	.word	0x20002216
 801079c:	20002218 	.word	0x20002218

080107a0 <BlueST_Update_Env>:

void BlueST_Update_Env(int16_t temp_tenth_c)
{
 80107a0:	b580      	push	{r7, lr}
 80107a2:	b086      	sub	sp, #24
 80107a4:	af02      	add	r7, sp, #8
 80107a6:	4603      	mov	r3, r0
 80107a8:	80fb      	strh	r3, [r7, #6]
  uint8_t buff[4];

  /* timestamp (1/10 s) */
  Store_LE_16(buff, (uint16_t)(HAL_GetTick() / 10u));
 80107aa:	f7f3 fe59 	bl	8004460 <HAL_GetTick>
 80107ae:	4603      	mov	r3, r0
 80107b0:	4a18      	ldr	r2, [pc, #96]	@ (8010814 <BlueST_Update_Env+0x74>)
 80107b2:	fba2 2303 	umull	r2, r3, r2, r3
 80107b6:	08db      	lsrs	r3, r3, #3
 80107b8:	b29a      	uxth	r2, r3
 80107ba:	f107 030c 	add.w	r3, r7, #12
 80107be:	4611      	mov	r1, r2
 80107c0:	4618      	mov	r0, r3
 80107c2:	f7ff feb0 	bl	8010526 <Store_LE_16>
  Store_LE_16(&buff[2], (uint16_t)temp_tenth_c);
 80107c6:	88fa      	ldrh	r2, [r7, #6]
 80107c8:	f107 030c 	add.w	r3, r7, #12
 80107cc:	3302      	adds	r3, #2
 80107ce:	4611      	mov	r1, r2
 80107d0:	4618      	mov	r0, r3
 80107d2:	f7ff fea8 	bl	8010526 <Store_LE_16>
  if (s_env_notify_enabled != 0u)
 80107d6:	4b10      	ldr	r3, [pc, #64]	@ (8010818 <BlueST_Update_Env+0x78>)
 80107d8:	781b      	ldrb	r3, [r3, #0]
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d00b      	beq.n	80107f6 <BlueST_Update_Env+0x56>
  {
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_env_char_hdle, 0, sizeof(buff), buff);
 80107de:	4b0f      	ldr	r3, [pc, #60]	@ (801081c <BlueST_Update_Env+0x7c>)
 80107e0:	8818      	ldrh	r0, [r3, #0]
 80107e2:	4b0f      	ldr	r3, [pc, #60]	@ (8010820 <BlueST_Update_Env+0x80>)
 80107e4:	8819      	ldrh	r1, [r3, #0]
 80107e6:	f107 030c 	add.w	r3, r7, #12
 80107ea:	9300      	str	r3, [sp, #0]
 80107ec:	2304      	movs	r3, #4
 80107ee:	2200      	movs	r2, #0
 80107f0:	f7fd febb 	bl	800e56a <aci_gatt_update_char_value>
  }
  else
  {
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_env_char_hdle, 0, sizeof(buff), buff);
  }
}
 80107f4:	e00a      	b.n	801080c <BlueST_Update_Env+0x6c>
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_env_char_hdle, 0, sizeof(buff), buff);
 80107f6:	4b09      	ldr	r3, [pc, #36]	@ (801081c <BlueST_Update_Env+0x7c>)
 80107f8:	8818      	ldrh	r0, [r3, #0]
 80107fa:	4b09      	ldr	r3, [pc, #36]	@ (8010820 <BlueST_Update_Env+0x80>)
 80107fc:	8819      	ldrh	r1, [r3, #0]
 80107fe:	f107 030c 	add.w	r3, r7, #12
 8010802:	9300      	str	r3, [sp, #0]
 8010804:	2304      	movs	r3, #4
 8010806:	2200      	movs	r2, #0
 8010808:	f7fd feaf 	bl	800e56a <aci_gatt_update_char_value>
}
 801080c:	bf00      	nop
 801080e:	3710      	adds	r7, #16
 8010810:	46bd      	mov	sp, r7
 8010812:	bd80      	pop	{r7, pc}
 8010814:	cccccccd 	.word	0xcccccccd
 8010818:	2000221a 	.word	0x2000221a
 801081c:	20002214 	.word	0x20002214
 8010820:	20002216 	.word	0x20002216

08010824 <BlueST_Update_AD>:

void BlueST_Update_AD(uint8_t phase, uint8_t state, uint8_t progress, uint8_t status, uint8_t similarity)
{
 8010824:	b590      	push	{r4, r7, lr}
 8010826:	b089      	sub	sp, #36	@ 0x24
 8010828:	af02      	add	r7, sp, #8
 801082a:	4604      	mov	r4, r0
 801082c:	4608      	mov	r0, r1
 801082e:	4611      	mov	r1, r2
 8010830:	461a      	mov	r2, r3
 8010832:	4623      	mov	r3, r4
 8010834:	71fb      	strb	r3, [r7, #7]
 8010836:	4603      	mov	r3, r0
 8010838:	71bb      	strb	r3, [r7, #6]
 801083a:	460b      	mov	r3, r1
 801083c:	717b      	strb	r3, [r7, #5]
 801083e:	4613      	mov	r3, r2
 8010840:	713b      	strb	r3, [r7, #4]
  uint8_t buff[9];

  Store_LE_16(buff, (uint16_t)(HAL_GetTick() >> 3));
 8010842:	f7f3 fe0d 	bl	8004460 <HAL_GetTick>
 8010846:	4603      	mov	r3, r0
 8010848:	08db      	lsrs	r3, r3, #3
 801084a:	b29a      	uxth	r2, r3
 801084c:	f107 030c 	add.w	r3, r7, #12
 8010850:	4611      	mov	r1, r2
 8010852:	4618      	mov	r0, r3
 8010854:	f7ff fe67 	bl	8010526 <Store_LE_16>
  Store_LE_16(&buff[2], 0xFFFFu);
 8010858:	f107 030c 	add.w	r3, r7, #12
 801085c:	3302      	adds	r3, #2
 801085e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8010862:	4618      	mov	r0, r3
 8010864:	f7ff fe5f 	bl	8010526 <Store_LE_16>
  buff[4] = phase;
 8010868:	79fb      	ldrb	r3, [r7, #7]
 801086a:	743b      	strb	r3, [r7, #16]
  buff[5] = state;
 801086c:	79bb      	ldrb	r3, [r7, #6]
 801086e:	747b      	strb	r3, [r7, #17]
  buff[6] = progress;
 8010870:	797b      	ldrb	r3, [r7, #5]
 8010872:	74bb      	strb	r3, [r7, #18]
  buff[7] = status;
 8010874:	793b      	ldrb	r3, [r7, #4]
 8010876:	74fb      	strb	r3, [r7, #19]
  buff[8] = similarity;
 8010878:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801087c:	753b      	strb	r3, [r7, #20]

  if (s_ad_notify_enabled != 0u)
 801087e:	4b0f      	ldr	r3, [pc, #60]	@ (80108bc <BlueST_Update_AD+0x98>)
 8010880:	781b      	ldrb	r3, [r3, #0]
 8010882:	2b00      	cmp	r3, #0
 8010884:	d00b      	beq.n	801089e <BlueST_Update_AD+0x7a>
  {
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_ad_char_hdle, 0, sizeof(buff), buff);
 8010886:	4b0e      	ldr	r3, [pc, #56]	@ (80108c0 <BlueST_Update_AD+0x9c>)
 8010888:	8818      	ldrh	r0, [r3, #0]
 801088a:	4b0e      	ldr	r3, [pc, #56]	@ (80108c4 <BlueST_Update_AD+0xa0>)
 801088c:	8819      	ldrh	r1, [r3, #0]
 801088e:	f107 030c 	add.w	r3, r7, #12
 8010892:	9300      	str	r3, [sp, #0]
 8010894:	2309      	movs	r3, #9
 8010896:	2200      	movs	r2, #0
 8010898:	f7fd fe67 	bl	800e56a <aci_gatt_update_char_value>
  }
  else
  {
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_ad_char_hdle, 0, sizeof(buff), buff);
  }
}
 801089c:	e00a      	b.n	80108b4 <BlueST_Update_AD+0x90>
    (void)aci_gatt_update_char_value(s_feat_svc_hdle, s_ad_char_hdle, 0, sizeof(buff), buff);
 801089e:	4b08      	ldr	r3, [pc, #32]	@ (80108c0 <BlueST_Update_AD+0x9c>)
 80108a0:	8818      	ldrh	r0, [r3, #0]
 80108a2:	4b08      	ldr	r3, [pc, #32]	@ (80108c4 <BlueST_Update_AD+0xa0>)
 80108a4:	8819      	ldrh	r1, [r3, #0]
 80108a6:	f107 030c 	add.w	r3, r7, #12
 80108aa:	9300      	str	r3, [sp, #0]
 80108ac:	2309      	movs	r3, #9
 80108ae:	2200      	movs	r2, #0
 80108b0:	f7fd fe5b 	bl	800e56a <aci_gatt_update_char_value>
}
 80108b4:	bf00      	nop
 80108b6:	371c      	adds	r7, #28
 80108b8:	46bd      	mov	sp, r7
 80108ba:	bd90      	pop	{r4, r7, pc}
 80108bc:	2000221b 	.word	0x2000221b
 80108c0:	20002214 	.word	0x20002214
 80108c4:	20002218 	.word	0x20002218

080108c8 <stts22h_read_reg>:
  *
  */
int32_t __weak stts22h_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 80108c8:	b590      	push	{r4, r7, lr}
 80108ca:	b087      	sub	sp, #28
 80108cc:	af00      	add	r7, sp, #0
 80108ce:	60f8      	str	r0, [r7, #12]
 80108d0:	607a      	str	r2, [r7, #4]
 80108d2:	461a      	mov	r2, r3
 80108d4:	460b      	mov	r3, r1
 80108d6:	72fb      	strb	r3, [r7, #11]
 80108d8:	4613      	mov	r3, r2
 80108da:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	685c      	ldr	r4, [r3, #4]
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	68d8      	ldr	r0, [r3, #12]
 80108e4:	893b      	ldrh	r3, [r7, #8]
 80108e6:	7af9      	ldrb	r1, [r7, #11]
 80108e8:	687a      	ldr	r2, [r7, #4]
 80108ea:	47a0      	blx	r4
 80108ec:	6178      	str	r0, [r7, #20]

  return ret;
 80108ee:	697b      	ldr	r3, [r7, #20]
}
 80108f0:	4618      	mov	r0, r3
 80108f2:	371c      	adds	r7, #28
 80108f4:	46bd      	mov	sp, r7
 80108f6:	bd90      	pop	{r4, r7, pc}

080108f8 <stts22h_write_reg>:
  *
  */
int32_t __weak stts22h_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80108f8:	b590      	push	{r4, r7, lr}
 80108fa:	b087      	sub	sp, #28
 80108fc:	af00      	add	r7, sp, #0
 80108fe:	60f8      	str	r0, [r7, #12]
 8010900:	607a      	str	r2, [r7, #4]
 8010902:	461a      	mov	r2, r3
 8010904:	460b      	mov	r3, r1
 8010906:	72fb      	strb	r3, [r7, #11]
 8010908:	4613      	mov	r3, r2
 801090a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	681c      	ldr	r4, [r3, #0]
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	68d8      	ldr	r0, [r3, #12]
 8010914:	893b      	ldrh	r3, [r7, #8]
 8010916:	7af9      	ldrb	r1, [r7, #11]
 8010918:	687a      	ldr	r2, [r7, #4]
 801091a:	47a0      	blx	r4
 801091c:	6178      	str	r0, [r7, #20]

  return ret;
 801091e:	697b      	ldr	r3, [r7, #20]
}
 8010920:	4618      	mov	r0, r3
 8010922:	371c      	adds	r7, #28
 8010924:	46bd      	mov	sp, r7
 8010926:	bd90      	pop	{r4, r7, pc}

08010928 <stts22h_from_lsb_to_celsius>:
  * @{
  *
  */

float_t stts22h_from_lsb_to_celsius(int16_t lsb)
{
 8010928:	b480      	push	{r7}
 801092a:	b083      	sub	sp, #12
 801092c:	af00      	add	r7, sp, #0
 801092e:	4603      	mov	r3, r0
 8010930:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb / 100.0f);
 8010932:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010936:	ee07 3a90 	vmov	s15, r3
 801093a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801093e:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8010958 <stts22h_from_lsb_to_celsius+0x30>
 8010942:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8010946:	eef0 7a66 	vmov.f32	s15, s13
}
 801094a:	eeb0 0a67 	vmov.f32	s0, s15
 801094e:	370c      	adds	r7, #12
 8010950:	46bd      	mov	sp, r7
 8010952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010956:	4770      	bx	lr
 8010958:	42c80000 	.word	0x42c80000

0801095c <stts22h_temp_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temp_data_rate_set(stmdev_ctx_t *ctx,
                                   stts22h_odr_temp_t val)
{
 801095c:	b580      	push	{r7, lr}
 801095e:	b086      	sub	sp, #24
 8010960:	af00      	add	r7, sp, #0
 8010962:	6078      	str	r0, [r7, #4]
 8010964:	460b      	mov	r3, r1
 8010966:	70fb      	strb	r3, [r7, #3]
  stts22h_software_reset_t software_reset;
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 8010968:	f107 020c 	add.w	r2, r7, #12
 801096c:	2301      	movs	r3, #1
 801096e:	2104      	movs	r1, #4
 8010970:	6878      	ldr	r0, [r7, #4]
 8010972:	f7ff ffa9 	bl	80108c8 <stts22h_read_reg>
 8010976:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8010978:	697b      	ldr	r3, [r7, #20]
 801097a:	2b00      	cmp	r3, #0
 801097c:	d107      	bne.n	801098e <stts22h_temp_data_rate_set+0x32>
  {
    ret = stts22h_read_reg(ctx, STTS22H_SOFTWARE_RESET,
 801097e:	f107 0210 	add.w	r2, r7, #16
 8010982:	2301      	movs	r3, #1
 8010984:	210c      	movs	r1, #12
 8010986:	6878      	ldr	r0, [r7, #4]
 8010988:	f7ff ff9e 	bl	80108c8 <stts22h_read_reg>
 801098c:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&software_reset, 1);
  }

  if ((val == STTS22H_ONE_SHOT) && (ret == 0))
 801098e:	78fb      	ldrb	r3, [r7, #3]
 8010990:	2b01      	cmp	r3, #1
 8010992:	d11d      	bne.n	80109d0 <stts22h_temp_data_rate_set+0x74>
 8010994:	697b      	ldr	r3, [r7, #20]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d11a      	bne.n	80109d0 <stts22h_temp_data_rate_set+0x74>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 801099a:	7c3b      	ldrb	r3, [r7, #16]
 801099c:	f043 0302 	orr.w	r3, r3, #2
 80109a0:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 80109a2:	f107 0210 	add.w	r2, r7, #16
 80109a6:	2301      	movs	r3, #1
 80109a8:	210c      	movs	r1, #12
 80109aa:	6878      	ldr	r0, [r7, #4]
 80109ac:	f7ff ffa4 	bl	80108f8 <stts22h_write_reg>
 80109b0:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 80109b2:	697b      	ldr	r3, [r7, #20]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d10b      	bne.n	80109d0 <stts22h_temp_data_rate_set+0x74>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 80109b8:	7c3b      	ldrb	r3, [r7, #16]
 80109ba:	f023 0302 	bic.w	r3, r3, #2
 80109be:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 80109c0:	f107 0210 	add.w	r2, r7, #16
 80109c4:	2301      	movs	r3, #1
 80109c6:	210c      	movs	r1, #12
 80109c8:	6878      	ldr	r0, [r7, #4]
 80109ca:	f7ff ff95 	bl	80108f8 <stts22h_write_reg>
 80109ce:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if (((val == STTS22H_25Hz)  || (val == STTS22H_50Hz)   ||
 80109d0:	78fb      	ldrb	r3, [r7, #3]
 80109d2:	2b02      	cmp	r3, #2
 80109d4:	d008      	beq.n	80109e8 <stts22h_temp_data_rate_set+0x8c>
 80109d6:	78fb      	ldrb	r3, [r7, #3]
 80109d8:	2b12      	cmp	r3, #18
 80109da:	d005      	beq.n	80109e8 <stts22h_temp_data_rate_set+0x8c>
 80109dc:	78fb      	ldrb	r3, [r7, #3]
 80109de:	2b22      	cmp	r3, #34	@ 0x22
 80109e0:	d002      	beq.n	80109e8 <stts22h_temp_data_rate_set+0x8c>
       (val == STTS22H_100Hz) || (val == STTS22H_200Hz)) &&
 80109e2:	78fb      	ldrb	r3, [r7, #3]
 80109e4:	2b32      	cmp	r3, #50	@ 0x32
 80109e6:	d123      	bne.n	8010a30 <stts22h_temp_data_rate_set+0xd4>
      (ctrl.freerun == PROPERTY_DISABLE) && (ret == 0))
 80109e8:	7b3b      	ldrb	r3, [r7, #12]
 80109ea:	f003 0304 	and.w	r3, r3, #4
 80109ee:	b2db      	uxtb	r3, r3
       (val == STTS22H_100Hz) || (val == STTS22H_200Hz)) &&
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d11d      	bne.n	8010a30 <stts22h_temp_data_rate_set+0xd4>
      (ctrl.freerun == PROPERTY_DISABLE) && (ret == 0))
 80109f4:	697b      	ldr	r3, [r7, #20]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d11a      	bne.n	8010a30 <stts22h_temp_data_rate_set+0xd4>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 80109fa:	7c3b      	ldrb	r3, [r7, #16]
 80109fc:	f043 0302 	orr.w	r3, r3, #2
 8010a00:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 8010a02:	f107 0210 	add.w	r2, r7, #16
 8010a06:	2301      	movs	r3, #1
 8010a08:	210c      	movs	r1, #12
 8010a0a:	6878      	ldr	r0, [r7, #4]
 8010a0c:	f7ff ff74 	bl	80108f8 <stts22h_write_reg>
 8010a10:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 8010a12:	697b      	ldr	r3, [r7, #20]
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d10b      	bne.n	8010a30 <stts22h_temp_data_rate_set+0xd4>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 8010a18:	7c3b      	ldrb	r3, [r7, #16]
 8010a1a:	f023 0302 	bic.w	r3, r3, #2
 8010a1e:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 8010a20:	f107 0210 	add.w	r2, r7, #16
 8010a24:	2301      	movs	r3, #1
 8010a26:	210c      	movs	r1, #12
 8010a28:	6878      	ldr	r0, [r7, #4]
 8010a2a:	f7ff ff65 	bl	80108f8 <stts22h_write_reg>
 8010a2e:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if ((val == STTS22H_1Hz) && (ret == 0))
 8010a30:	78fb      	ldrb	r3, [r7, #3]
 8010a32:	2b04      	cmp	r3, #4
 8010a34:	d125      	bne.n	8010a82 <stts22h_temp_data_rate_set+0x126>
 8010a36:	697b      	ldr	r3, [r7, #20]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d122      	bne.n	8010a82 <stts22h_temp_data_rate_set+0x126>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 8010a3c:	7c3b      	ldrb	r3, [r7, #16]
 8010a3e:	f043 0302 	orr.w	r3, r3, #2
 8010a42:	743b      	strb	r3, [r7, #16]
    software_reset.low_odr_enable = PROPERTY_ENABLE;
 8010a44:	7c3b      	ldrb	r3, [r7, #16]
 8010a46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a4a:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 8010a4c:	f107 0210 	add.w	r2, r7, #16
 8010a50:	2301      	movs	r3, #1
 8010a52:	210c      	movs	r1, #12
 8010a54:	6878      	ldr	r0, [r7, #4]
 8010a56:	f7ff ff4f 	bl	80108f8 <stts22h_write_reg>
 8010a5a:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 8010a5c:	697b      	ldr	r3, [r7, #20]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d10f      	bne.n	8010a82 <stts22h_temp_data_rate_set+0x126>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 8010a62:	7c3b      	ldrb	r3, [r7, #16]
 8010a64:	f023 0302 	bic.w	r3, r3, #2
 8010a68:	743b      	strb	r3, [r7, #16]
      software_reset.low_odr_enable = PROPERTY_ENABLE;
 8010a6a:	7c3b      	ldrb	r3, [r7, #16]
 8010a6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a70:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 8010a72:	f107 0210 	add.w	r2, r7, #16
 8010a76:	2301      	movs	r3, #1
 8010a78:	210c      	movs	r1, #12
 8010a7a:	6878      	ldr	r0, [r7, #4]
 8010a7c:	f7ff ff3c 	bl	80108f8 <stts22h_write_reg>
 8010a80:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if (ret == 0)
 8010a82:	697b      	ldr	r3, [r7, #20]
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d12a      	bne.n	8010ade <stts22h_temp_data_rate_set+0x182>
  {
    ctrl.one_shot = (uint8_t)val & 0x01U;
 8010a88:	78fb      	ldrb	r3, [r7, #3]
 8010a8a:	f003 0301 	and.w	r3, r3, #1
 8010a8e:	b2da      	uxtb	r2, r3
 8010a90:	7b3b      	ldrb	r3, [r7, #12]
 8010a92:	f362 0300 	bfi	r3, r2, #0, #1
 8010a96:	733b      	strb	r3, [r7, #12]
    ctrl.freerun = ((uint8_t)val & 0x02U) >> 1;
 8010a98:	78fb      	ldrb	r3, [r7, #3]
 8010a9a:	085b      	lsrs	r3, r3, #1
 8010a9c:	f003 0301 	and.w	r3, r3, #1
 8010aa0:	b2da      	uxtb	r2, r3
 8010aa2:	7b3b      	ldrb	r3, [r7, #12]
 8010aa4:	f362 0382 	bfi	r3, r2, #2, #1
 8010aa8:	733b      	strb	r3, [r7, #12]
    ctrl.low_odr_start = ((uint8_t)val & 0x04U) >> 2;
 8010aaa:	78fb      	ldrb	r3, [r7, #3]
 8010aac:	089b      	lsrs	r3, r3, #2
 8010aae:	f003 0301 	and.w	r3, r3, #1
 8010ab2:	b2da      	uxtb	r2, r3
 8010ab4:	7b3b      	ldrb	r3, [r7, #12]
 8010ab6:	f362 13c7 	bfi	r3, r2, #7, #1
 8010aba:	733b      	strb	r3, [r7, #12]
    ctrl.avg = ((uint8_t)val & 0x30U) >> 4;
 8010abc:	78fb      	ldrb	r3, [r7, #3]
 8010abe:	091b      	lsrs	r3, r3, #4
 8010ac0:	f003 0303 	and.w	r3, r3, #3
 8010ac4:	b2da      	uxtb	r2, r3
 8010ac6:	7b3b      	ldrb	r3, [r7, #12]
 8010ac8:	f362 1305 	bfi	r3, r2, #4, #2
 8010acc:	733b      	strb	r3, [r7, #12]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 8010ace:	f107 020c 	add.w	r2, r7, #12
 8010ad2:	2301      	movs	r3, #1
 8010ad4:	2104      	movs	r1, #4
 8010ad6:	6878      	ldr	r0, [r7, #4]
 8010ad8:	f7ff ff0e 	bl	80108f8 <stts22h_write_reg>
 8010adc:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8010ade:	697b      	ldr	r3, [r7, #20]
}
 8010ae0:	4618      	mov	r0, r3
 8010ae2:	3718      	adds	r7, #24
 8010ae4:	46bd      	mov	sp, r7
 8010ae6:	bd80      	pop	{r7, pc}

08010ae8 <stts22h_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8010ae8:	b580      	push	{r7, lr}
 8010aea:	b084      	sub	sp, #16
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	6078      	str	r0, [r7, #4]
 8010af0:	460b      	mov	r3, r1
 8010af2:	70fb      	strb	r3, [r7, #3]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 8010af4:	f107 0208 	add.w	r2, r7, #8
 8010af8:	2301      	movs	r3, #1
 8010afa:	2104      	movs	r1, #4
 8010afc:	6878      	ldr	r0, [r7, #4]
 8010afe:	f7ff fee3 	bl	80108c8 <stts22h_read_reg>
 8010b02:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d10f      	bne.n	8010b2a <stts22h_block_data_update_set+0x42>
  {
    ctrl.bdu = val;
 8010b0a:	78fb      	ldrb	r3, [r7, #3]
 8010b0c:	f003 0301 	and.w	r3, r3, #1
 8010b10:	b2da      	uxtb	r2, r3
 8010b12:	7a3b      	ldrb	r3, [r7, #8]
 8010b14:	f362 1386 	bfi	r3, r2, #6, #1
 8010b18:	723b      	strb	r3, [r7, #8]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 8010b1a:	f107 0208 	add.w	r2, r7, #8
 8010b1e:	2301      	movs	r3, #1
 8010b20:	2104      	movs	r1, #4
 8010b22:	6878      	ldr	r0, [r7, #4]
 8010b24:	f7ff fee8 	bl	80108f8 <stts22h_write_reg>
 8010b28:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8010b2a:	68fb      	ldr	r3, [r7, #12]
}
 8010b2c:	4618      	mov	r0, r3
 8010b2e:	3710      	adds	r7, #16
 8010b30:	46bd      	mov	sp, r7
 8010b32:	bd80      	pop	{r7, pc}

08010b34 <stts22h_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8010b34:	b580      	push	{r7, lr}
 8010b36:	b084      	sub	sp, #16
 8010b38:	af00      	add	r7, sp, #0
 8010b3a:	6078      	str	r0, [r7, #4]
 8010b3c:	6039      	str	r1, [r7, #0]
  stts22h_status_t status;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_STATUS, (uint8_t *)&status, 1);
 8010b3e:	f107 0208 	add.w	r2, r7, #8
 8010b42:	2301      	movs	r3, #1
 8010b44:	2105      	movs	r1, #5
 8010b46:	6878      	ldr	r0, [r7, #4]
 8010b48:	f7ff febe 	bl	80108c8 <stts22h_read_reg>
 8010b4c:	60f8      	str	r0, [r7, #12]

  if (status.busy == PROPERTY_DISABLE)
 8010b4e:	7a3b      	ldrb	r3, [r7, #8]
 8010b50:	f003 0301 	and.w	r3, r3, #1
 8010b54:	b2db      	uxtb	r3, r3
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d103      	bne.n	8010b62 <stts22h_temp_flag_data_ready_get+0x2e>
  {
    *val = PROPERTY_ENABLE;
 8010b5a:	683b      	ldr	r3, [r7, #0]
 8010b5c:	2201      	movs	r2, #1
 8010b5e:	701a      	strb	r2, [r3, #0]
 8010b60:	e002      	b.n	8010b68 <stts22h_temp_flag_data_ready_get+0x34>
  }

  else
  {
    *val = PROPERTY_DISABLE;
 8010b62:	683b      	ldr	r3, [r7, #0]
 8010b64:	2200      	movs	r2, #0
 8010b66:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8010b68:	68fb      	ldr	r3, [r7, #12]
}
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	3710      	adds	r7, #16
 8010b6e:	46bd      	mov	sp, r7
 8010b70:	bd80      	pop	{r7, pc}

08010b72 <stts22h_temperature_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8010b72:	b580      	push	{r7, lr}
 8010b74:	b084      	sub	sp, #16
 8010b76:	af00      	add	r7, sp, #0
 8010b78:	6078      	str	r0, [r7, #4]
 8010b7a:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_TEMP_L_OUT, buff, 2);
 8010b7c:	f107 0208 	add.w	r2, r7, #8
 8010b80:	2302      	movs	r3, #2
 8010b82:	2106      	movs	r1, #6
 8010b84:	6878      	ldr	r0, [r7, #4]
 8010b86:	f7ff fe9f 	bl	80108c8 <stts22h_read_reg>
 8010b8a:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 8010b8c:	7a7b      	ldrb	r3, [r7, #9]
 8010b8e:	b21a      	sxth	r2, r3
 8010b90:	683b      	ldr	r3, [r7, #0]
 8010b92:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 8010b94:	683b      	ldr	r3, [r7, #0]
 8010b96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010b9a:	b29b      	uxth	r3, r3
 8010b9c:	021b      	lsls	r3, r3, #8
 8010b9e:	b29b      	uxth	r3, r3
 8010ba0:	7a3a      	ldrb	r2, [r7, #8]
 8010ba2:	4413      	add	r3, r2
 8010ba4:	b29b      	uxth	r3, r3
 8010ba6:	b21a      	sxth	r2, r3
 8010ba8:	683b      	ldr	r3, [r7, #0]
 8010baa:	801a      	strh	r2, [r3, #0]

  return ret;
 8010bac:	68fb      	ldr	r3, [r7, #12]
}
 8010bae:	4618      	mov	r0, r3
 8010bb0:	3710      	adds	r7, #16
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}

08010bb6 <stts22h_dev_id_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_dev_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8010bb6:	b580      	push	{r7, lr}
 8010bb8:	b084      	sub	sp, #16
 8010bba:	af00      	add	r7, sp, #0
 8010bbc:	6078      	str	r0, [r7, #4]
 8010bbe:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_WHOAMI, buff, 1);
 8010bc0:	2301      	movs	r3, #1
 8010bc2:	683a      	ldr	r2, [r7, #0]
 8010bc4:	2101      	movs	r1, #1
 8010bc6:	6878      	ldr	r0, [r7, #4]
 8010bc8:	f7ff fe7e 	bl	80108c8 <stts22h_read_reg>
 8010bcc:	60f8      	str	r0, [r7, #12]

  return ret;
 8010bce:	68fb      	ldr	r3, [r7, #12]
}
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	3710      	adds	r7, #16
 8010bd4:	46bd      	mov	sp, r7
 8010bd6:	bd80      	pop	{r7, pc}

08010bd8 <stts22h_auto_increment_set>:
  * @param  val    Change the values of "if_add_inc" in reg STTS22H.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8010bd8:	b580      	push	{r7, lr}
 8010bda:	b084      	sub	sp, #16
 8010bdc:	af00      	add	r7, sp, #0
 8010bde:	6078      	str	r0, [r7, #4]
 8010be0:	460b      	mov	r3, r1
 8010be2:	70fb      	strb	r3, [r7, #3]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 8010be4:	f107 0208 	add.w	r2, r7, #8
 8010be8:	2301      	movs	r3, #1
 8010bea:	2104      	movs	r1, #4
 8010bec:	6878      	ldr	r0, [r7, #4]
 8010bee:	f7ff fe6b 	bl	80108c8 <stts22h_read_reg>
 8010bf2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d10f      	bne.n	8010c1a <stts22h_auto_increment_set+0x42>
  {
    ctrl.if_add_inc = (uint8_t)val;
 8010bfa:	78fb      	ldrb	r3, [r7, #3]
 8010bfc:	f003 0301 	and.w	r3, r3, #1
 8010c00:	b2da      	uxtb	r2, r3
 8010c02:	7a3b      	ldrb	r3, [r7, #8]
 8010c04:	f362 03c3 	bfi	r3, r2, #3, #1
 8010c08:	723b      	strb	r3, [r7, #8]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 8010c0a:	f107 0208 	add.w	r2, r7, #8
 8010c0e:	2301      	movs	r3, #1
 8010c10:	2104      	movs	r1, #4
 8010c12:	6878      	ldr	r0, [r7, #4]
 8010c14:	f7ff fe70 	bl	80108f8 <stts22h_write_reg>
 8010c18:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8010c1a:	68fb      	ldr	r3, [r7, #12]
}
 8010c1c:	4618      	mov	r0, r3
 8010c1e:	3710      	adds	r7, #16
 8010c20:	46bd      	mov	sp, r7
 8010c22:	bd80      	pop	{r7, pc}

08010c24 <Custom_STM_App_Notification>:

/* Functions Definition ------------------------------------------------------*/


void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b082      	sub	sp, #8
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
  switch (pNotification->Custom_Evt_Opcode)
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	781b      	ldrb	r3, [r3, #0]
 8010c30:	2b05      	cmp	r3, #5
 8010c32:	d829      	bhi.n	8010c88 <Custom_STM_App_Notification+0x64>
 8010c34:	a201      	add	r2, pc, #4	@ (adr r2, 8010c3c <Custom_STM_App_Notification+0x18>)
 8010c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c3a:	bf00      	nop
 8010c3c:	08010c55 	.word	0x08010c55
 8010c40:	08010c5b 	.word	0x08010c5b
 8010c44:	08010c67 	.word	0x08010c67
 8010c48:	08010c6f 	.word	0x08010c6f
 8010c4c:	08010c75 	.word	0x08010c75
 8010c50:	08010c81 	.word	0x08010c81
  {
    case CUSTOM_STM_TEMP_VAL_READ_EVT:
      Custom_Temp_val_Update_Char();
 8010c54:	f000 f8c2 	bl	8010ddc <Custom_Temp_val_Update_Char>
      break;
 8010c58:	e017      	b.n	8010c8a <Custom_STM_App_Notification+0x66>

    case CUSTOM_STM_TEMP_VAL_NOTIFY_ENABLED_EVT:
      Custom_App_Context.Temp_val_Notification_Status = 1;
 8010c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8010c94 <Custom_STM_App_Notification+0x70>)
 8010c5c:	2201      	movs	r2, #1
 8010c5e:	701a      	strb	r2, [r3, #0]
      Custom_Temp_val_Send_Notification();
 8010c60:	f000 f8de 	bl	8010e20 <Custom_Temp_val_Send_Notification>
      break;
 8010c64:	e011      	b.n	8010c8a <Custom_STM_App_Notification+0x66>

    case CUSTOM_STM_TEMP_VAL_NOTIFY_DISABLED_EVT:
      Custom_App_Context.Temp_val_Notification_Status = 0;
 8010c66:	4b0b      	ldr	r3, [pc, #44]	@ (8010c94 <Custom_STM_App_Notification+0x70>)
 8010c68:	2200      	movs	r2, #0
 8010c6a:	701a      	strb	r2, [r3, #0]
      break;
 8010c6c:	e00d      	b.n	8010c8a <Custom_STM_App_Notification+0x66>

    case CUSTOM_STM_EQ_ANOM_READ_EVT:
      Custom_Eq_anom_Update_Char();
 8010c6e:	f000 f8ff 	bl	8010e70 <Custom_Eq_anom_Update_Char>
      break;
 8010c72:	e00a      	b.n	8010c8a <Custom_STM_App_Notification+0x66>

    case CUSTOM_STM_EQ_ANOM_NOTIFY_ENABLED_EVT:
      Custom_App_Context.Eq_anom_Notification_Status = 1;
 8010c74:	4b07      	ldr	r3, [pc, #28]	@ (8010c94 <Custom_STM_App_Notification+0x70>)
 8010c76:	2201      	movs	r2, #1
 8010c78:	705a      	strb	r2, [r3, #1]
      Custom_Eq_anom_Send_Notification();
 8010c7a:	f000 f90f 	bl	8010e9c <Custom_Eq_anom_Send_Notification>
      break;
 8010c7e:	e004      	b.n	8010c8a <Custom_STM_App_Notification+0x66>

    case CUSTOM_STM_EQ_ANOM_NOTIFY_DISABLED_EVT:
      Custom_App_Context.Eq_anom_Notification_Status = 0;
 8010c80:	4b04      	ldr	r3, [pc, #16]	@ (8010c94 <Custom_STM_App_Notification+0x70>)
 8010c82:	2200      	movs	r2, #0
 8010c84:	705a      	strb	r2, [r3, #1]
      break;
 8010c86:	e000      	b.n	8010c8a <Custom_STM_App_Notification+0x66>

    default:
      break;
 8010c88:	bf00      	nop
  }
} // Taken from FP-AI-PDMWBSOC2 firmware
 8010c8a:	bf00      	nop
 8010c8c:	3708      	adds	r7, #8
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	bd80      	pop	{r7, pc}
 8010c92:	bf00      	nop
 8010c94:	20002248 	.word	0x20002248

08010c98 <Custom_APP_Notification>:


void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b082      	sub	sp, #8
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
  switch (pNotification->Custom_Evt_Opcode)
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	781b      	ldrb	r3, [r3, #0]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d002      	beq.n	8010cae <Custom_APP_Notification+0x16>
 8010ca8:	2b01      	cmp	r3, #1
 8010caa:	d010      	beq.n	8010cce <Custom_APP_Notification+0x36>
      Custom_App_Context.Temp_val_Notification_Status = 0;
      Custom_App_Context.Eq_anom_Notification_Status  = 0;
      break;

    default:
      break;
 8010cac:	e01c      	b.n	8010ce8 <Custom_APP_Notification+0x50>
      Custom_App_Context.ConnectionHandle = pNotification->ConnectionHandle;
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	885a      	ldrh	r2, [r3, #2]
 8010cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8010cf0 <Custom_APP_Notification+0x58>)
 8010cb4:	805a      	strh	r2, [r3, #2]
      Connection_Handle = pNotification->ConnectionHandle;
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	885a      	ldrh	r2, [r3, #2]
 8010cba:	4b0e      	ldr	r3, [pc, #56]	@ (8010cf4 <Custom_APP_Notification+0x5c>)
 8010cbc:	801a      	strh	r2, [r3, #0]
      s_last_temp_notify_ms = HAL_GetTick();
 8010cbe:	f7f3 fbcf 	bl	8004460 <HAL_GetTick>
 8010cc2:	4603      	mov	r3, r0
 8010cc4:	4a0c      	ldr	r2, [pc, #48]	@ (8010cf8 <Custom_APP_Notification+0x60>)
 8010cc6:	6013      	str	r3, [r2, #0]
      STTS22H_InitOnce();
 8010cc8:	f000 f916 	bl	8010ef8 <STTS22H_InitOnce>
      break;
 8010ccc:	e00c      	b.n	8010ce8 <Custom_APP_Notification+0x50>
      Custom_App_Context.ConnectionHandle = 0;
 8010cce:	4b08      	ldr	r3, [pc, #32]	@ (8010cf0 <Custom_APP_Notification+0x58>)
 8010cd0:	2200      	movs	r2, #0
 8010cd2:	805a      	strh	r2, [r3, #2]
      Connection_Handle = 0;
 8010cd4:	4b07      	ldr	r3, [pc, #28]	@ (8010cf4 <Custom_APP_Notification+0x5c>)
 8010cd6:	2200      	movs	r2, #0
 8010cd8:	801a      	strh	r2, [r3, #0]
      Custom_App_Context.Temp_val_Notification_Status = 0;
 8010cda:	4b05      	ldr	r3, [pc, #20]	@ (8010cf0 <Custom_APP_Notification+0x58>)
 8010cdc:	2200      	movs	r2, #0
 8010cde:	701a      	strb	r2, [r3, #0]
      Custom_App_Context.Eq_anom_Notification_Status  = 0;
 8010ce0:	4b03      	ldr	r3, [pc, #12]	@ (8010cf0 <Custom_APP_Notification+0x58>)
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	705a      	strb	r2, [r3, #1]
      break;
 8010ce6:	bf00      	nop
  }
}
 8010ce8:	bf00      	nop
 8010cea:	3708      	adds	r7, #8
 8010cec:	46bd      	mov	sp, r7
 8010cee:	bd80      	pop	{r7, pc}
 8010cf0:	20002248 	.word	0x20002248
 8010cf4:	2000224c 	.word	0x2000224c
 8010cf8:	20002238 	.word	0x20002238

08010cfc <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 8010cfc:	b580      	push	{r7, lr}
 8010cfe:	af00      	add	r7, sp, #0
  Custom_App_Context.Temp_val_Notification_Status = 0;
 8010d00:	4b0c      	ldr	r3, [pc, #48]	@ (8010d34 <Custom_APP_Init+0x38>)
 8010d02:	2200      	movs	r2, #0
 8010d04:	701a      	strb	r2, [r3, #0]
  Custom_App_Context.Eq_anom_Notification_Status  = 0;
 8010d06:	4b0b      	ldr	r3, [pc, #44]	@ (8010d34 <Custom_APP_Init+0x38>)
 8010d08:	2200      	movs	r2, #0
 8010d0a:	705a      	strb	r2, [r3, #1]
  Custom_App_Context.ConnectionHandle             = 0;
 8010d0c:	4b09      	ldr	r3, [pc, #36]	@ (8010d34 <Custom_APP_Init+0x38>)
 8010d0e:	2200      	movs	r2, #0
 8010d10:	805a      	strh	r2, [r3, #2]
  Connection_Handle                               = 0;
 8010d12:	4b09      	ldr	r3, [pc, #36]	@ (8010d38 <Custom_APP_Init+0x3c>)
 8010d14:	2200      	movs	r2, #0
 8010d16:	801a      	strh	r2, [r3, #0]

  s_last_temp_notify_ms = HAL_GetTick();
 8010d18:	f7f3 fba2 	bl	8004460 <HAL_GetTick>
 8010d1c:	4603      	mov	r3, r0
 8010d1e:	4a07      	ldr	r2, [pc, #28]	@ (8010d3c <Custom_APP_Init+0x40>)
 8010d20:	6013      	str	r3, [r2, #0]
  STTS22H_InitOnce();
 8010d22:	f000 f8e9 	bl	8010ef8 <STTS22H_InitOnce>
  Custom_STM_Init();
 8010d26:	f000 fb8d 	bl	8011444 <Custom_STM_Init>
  BlueST_Init();
 8010d2a:	f7ff fc83 	bl	8010634 <BlueST_Init>
}
 8010d2e:	bf00      	nop
 8010d30:	bd80      	pop	{r7, pc}
 8010d32:	bf00      	nop
 8010d34:	20002248 	.word	0x20002248
 8010d38:	2000224c 	.word	0x2000224c
 8010d3c:	20002238 	.word	0x20002238

08010d40 <Custom_APP_Process>:

/* USER CODE BEGIN FD */
void Custom_APP_Process(void)
{
 8010d40:	b580      	push	{r7, lr}
 8010d42:	af00      	add	r7, sp, #0
  Custom_TempNotify_Second();
 8010d44:	f000 f8c0 	bl	8010ec8 <Custom_TempNotify_Second>
}
 8010d48:	bf00      	nop
 8010d4a:	bd80      	pop	{r7, pc}

08010d4c <Custom_APP_Send_Anomaly>:

void Custom_APP_Send_Anomaly(uint8_t is_anom, uint8_t similarity, uint8_t dyn_scaled)
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b084      	sub	sp, #16
 8010d50:	af02      	add	r7, sp, #8
 8010d52:	4603      	mov	r3, r0
 8010d54:	71fb      	strb	r3, [r7, #7]
 8010d56:	460b      	mov	r3, r1
 8010d58:	71bb      	strb	r3, [r7, #6]
 8010d5a:	4613      	mov	r3, r2
 8010d5c:	717b      	strb	r3, [r7, #5]
  s_last_anom = is_anom;
 8010d5e:	4a1b      	ldr	r2, [pc, #108]	@ (8010dcc <Custom_APP_Send_Anomaly+0x80>)
 8010d60:	79fb      	ldrb	r3, [r7, #7]
 8010d62:	7013      	strb	r3, [r2, #0]
  s_last_sim  = similarity;
 8010d64:	4a1a      	ldr	r2, [pc, #104]	@ (8010dd0 <Custom_APP_Send_Anomaly+0x84>)
 8010d66:	79bb      	ldrb	r3, [r7, #6]
 8010d68:	7013      	strb	r3, [r2, #0]

  // Red LED on if an anomaly is detected
  if (is_anom != 0u)
 8010d6a:	79fb      	ldrb	r3, [r7, #7]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d006      	beq.n	8010d7e <Custom_APP_Send_Anomaly+0x32>
  {
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8010d70:	2201      	movs	r2, #1
 8010d72:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010d76:	4817      	ldr	r0, [pc, #92]	@ (8010dd4 <Custom_APP_Send_Anomaly+0x88>)
 8010d78:	f7f5 fe04 	bl	8006984 <HAL_GPIO_WritePin>
 8010d7c:	e005      	b.n	8010d8a <Custom_APP_Send_Anomaly+0x3e>
  }
  else
  {
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8010d7e:	2200      	movs	r2, #0
 8010d80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010d84:	4813      	ldr	r0, [pc, #76]	@ (8010dd4 <Custom_APP_Send_Anomaly+0x88>)
 8010d86:	f7f5 fdfd 	bl	8006984 <HAL_GPIO_WritePin>
  }

  (void)dyn_scaled;
  s_anom_buf[0] = s_last_anom;
 8010d8a:	4b10      	ldr	r3, [pc, #64]	@ (8010dcc <Custom_APP_Send_Anomaly+0x80>)
 8010d8c:	781a      	ldrb	r2, [r3, #0]
 8010d8e:	4b12      	ldr	r3, [pc, #72]	@ (8010dd8 <Custom_APP_Send_Anomaly+0x8c>)
 8010d90:	701a      	strb	r2, [r3, #0]
  s_anom_buf[1] = s_last_sim;
 8010d92:	4b0f      	ldr	r3, [pc, #60]	@ (8010dd0 <Custom_APP_Send_Anomaly+0x84>)
 8010d94:	781a      	ldrb	r2, [r3, #0]
 8010d96:	4b10      	ldr	r3, [pc, #64]	@ (8010dd8 <Custom_APP_Send_Anomaly+0x8c>)
 8010d98:	705a      	strb	r2, [r3, #1]

  (void)Custom_STM_Update_Char(CUSTOM_STM_EQ_ANOM, s_anom_buf);
 8010d9a:	490f      	ldr	r1, [pc, #60]	@ (8010dd8 <Custom_APP_Send_Anomaly+0x8c>)
 8010d9c:	2001      	movs	r0, #1
 8010d9e:	f000 fc93 	bl	80116c8 <Custom_STM_Update_Char>

  // BlueST AD feature 
  BlueST_Update_AD(0x02u, 0x00u, 0x64u, s_last_anom ? 0x01u : 0x00u, s_last_sim);
 8010da2:	4b0a      	ldr	r3, [pc, #40]	@ (8010dcc <Custom_APP_Send_Anomaly+0x80>)
 8010da4:	781b      	ldrb	r3, [r3, #0]
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d001      	beq.n	8010dae <Custom_APP_Send_Anomaly+0x62>
 8010daa:	2201      	movs	r2, #1
 8010dac:	e000      	b.n	8010db0 <Custom_APP_Send_Anomaly+0x64>
 8010dae:	2200      	movs	r2, #0
 8010db0:	4b07      	ldr	r3, [pc, #28]	@ (8010dd0 <Custom_APP_Send_Anomaly+0x84>)
 8010db2:	781b      	ldrb	r3, [r3, #0]
 8010db4:	9300      	str	r3, [sp, #0]
 8010db6:	4613      	mov	r3, r2
 8010db8:	2264      	movs	r2, #100	@ 0x64
 8010dba:	2100      	movs	r1, #0
 8010dbc:	2002      	movs	r0, #2
 8010dbe:	f7ff fd31 	bl	8010824 <BlueST_Update_AD>

}
 8010dc2:	bf00      	nop
 8010dc4:	3708      	adds	r7, #8
 8010dc6:	46bd      	mov	sp, r7
 8010dc8:	bd80      	pop	{r7, pc}
 8010dca:	bf00      	nop
 8010dcc:	2000223c 	.word	0x2000223c
 8010dd0:	2000223d 	.word	0x2000223d
 8010dd4:	48000c00 	.word	0x48000c00
 8010dd8:	20002244 	.word	0x20002244

08010ddc <Custom_Temp_val_Update_Char>:
/*************************************************************
 * LOCAL FUNCTIONS
 *************************************************************/

__USED void Custom_Temp_val_Update_Char(void)
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b082      	sub	sp, #8
 8010de0:	af00      	add	r7, sp, #0
  float tC = STTS22H_ReadTempC();
 8010de2:	f000 f8d9 	bl	8010f98 <STTS22H_ReadTempC>
 8010de6:	ed87 0a01 	vstr	s0, [r7, #4]
  int16_t t01 = (int16_t)(tC * 10.0f);
 8010dea:	edd7 7a01 	vldr	s15, [r7, #4]
 8010dee:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8010df2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010df6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010dfa:	ee17 3a90 	vmov	r3, s15
 8010dfe:	807b      	strh	r3, [r7, #2]

  pack_i16_be(s_temp_buf, t01);
 8010e00:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010e04:	4619      	mov	r1, r3
 8010e06:	4805      	ldr	r0, [pc, #20]	@ (8010e1c <Custom_Temp_val_Update_Char+0x40>)
 8010e08:	f000 f9c5 	bl	8011196 <pack_i16_be>
  (void)Custom_STM_Update_Char(CUSTOM_STM_TEMP_VAL, s_temp_buf);
 8010e0c:	4903      	ldr	r1, [pc, #12]	@ (8010e1c <Custom_Temp_val_Update_Char+0x40>)
 8010e0e:	2000      	movs	r0, #0
 8010e10:	f000 fc5a 	bl	80116c8 <Custom_STM_Update_Char>
}
 8010e14:	bf00      	nop
 8010e16:	3708      	adds	r7, #8
 8010e18:	46bd      	mov	sp, r7
 8010e1a:	bd80      	pop	{r7, pc}
 8010e1c:	20002240 	.word	0x20002240

08010e20 <Custom_Temp_val_Send_Notification>:

void Custom_Temp_val_Send_Notification(void)
{
 8010e20:	b580      	push	{r7, lr}
 8010e22:	b082      	sub	sp, #8
 8010e24:	af00      	add	r7, sp, #0
  float tC = STTS22H_ReadTempC();
 8010e26:	f000 f8b7 	bl	8010f98 <STTS22H_ReadTempC>
 8010e2a:	ed87 0a01 	vstr	s0, [r7, #4]
  int16_t t01 = (int16_t)(tC * 10.0f);
 8010e2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8010e32:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8010e36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010e3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010e3e:	ee17 3a90 	vmov	r3, s15
 8010e42:	807b      	strh	r3, [r7, #2]

  // Custom GATT + BlueST use 0.1C 
  pack_i16_be(s_temp_buf, t01);
 8010e44:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010e48:	4619      	mov	r1, r3
 8010e4a:	4808      	ldr	r0, [pc, #32]	@ (8010e6c <Custom_Temp_val_Send_Notification+0x4c>)
 8010e4c:	f000 f9a3 	bl	8011196 <pack_i16_be>
  (void)Custom_STM_Update_Char(CUSTOM_STM_TEMP_VAL, s_temp_buf);
 8010e50:	4906      	ldr	r1, [pc, #24]	@ (8010e6c <Custom_Temp_val_Send_Notification+0x4c>)
 8010e52:	2000      	movs	r0, #0
 8010e54:	f000 fc38 	bl	80116c8 <Custom_STM_Update_Char>
  // BlueST Environmental: Temp in 0.1C
  BlueST_Update_Env(t01);
 8010e58:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010e5c:	4618      	mov	r0, r3
 8010e5e:	f7ff fc9f 	bl	80107a0 <BlueST_Update_Env>
}
 8010e62:	bf00      	nop
 8010e64:	3708      	adds	r7, #8
 8010e66:	46bd      	mov	sp, r7
 8010e68:	bd80      	pop	{r7, pc}
 8010e6a:	bf00      	nop
 8010e6c:	20002240 	.word	0x20002240

08010e70 <Custom_Eq_anom_Update_Char>:

__USED void Custom_Eq_anom_Update_Char(void) // __USED is similar to volatile, used to remove warning
{
 8010e70:	b580      	push	{r7, lr}
 8010e72:	af00      	add	r7, sp, #0
  s_anom_buf[0] = s_last_anom;
 8010e74:	4b06      	ldr	r3, [pc, #24]	@ (8010e90 <Custom_Eq_anom_Update_Char+0x20>)
 8010e76:	781a      	ldrb	r2, [r3, #0]
 8010e78:	4b06      	ldr	r3, [pc, #24]	@ (8010e94 <Custom_Eq_anom_Update_Char+0x24>)
 8010e7a:	701a      	strb	r2, [r3, #0]
  s_anom_buf[1] = s_last_sim;
 8010e7c:	4b06      	ldr	r3, [pc, #24]	@ (8010e98 <Custom_Eq_anom_Update_Char+0x28>)
 8010e7e:	781a      	ldrb	r2, [r3, #0]
 8010e80:	4b04      	ldr	r3, [pc, #16]	@ (8010e94 <Custom_Eq_anom_Update_Char+0x24>)
 8010e82:	705a      	strb	r2, [r3, #1]

  (void)Custom_STM_Update_Char(CUSTOM_STM_EQ_ANOM, s_anom_buf);
 8010e84:	4903      	ldr	r1, [pc, #12]	@ (8010e94 <Custom_Eq_anom_Update_Char+0x24>)
 8010e86:	2001      	movs	r0, #1
 8010e88:	f000 fc1e 	bl	80116c8 <Custom_STM_Update_Char>
}
 8010e8c:	bf00      	nop
 8010e8e:	bd80      	pop	{r7, pc}
 8010e90:	2000223c 	.word	0x2000223c
 8010e94:	20002244 	.word	0x20002244
 8010e98:	2000223d 	.word	0x2000223d

08010e9c <Custom_Eq_anom_Send_Notification>:

void Custom_Eq_anom_Send_Notification(void)
{
 8010e9c:	b580      	push	{r7, lr}
 8010e9e:	af00      	add	r7, sp, #0
  s_anom_buf[0] = s_last_anom;
 8010ea0:	4b06      	ldr	r3, [pc, #24]	@ (8010ebc <Custom_Eq_anom_Send_Notification+0x20>)
 8010ea2:	781a      	ldrb	r2, [r3, #0]
 8010ea4:	4b06      	ldr	r3, [pc, #24]	@ (8010ec0 <Custom_Eq_anom_Send_Notification+0x24>)
 8010ea6:	701a      	strb	r2, [r3, #0]
  s_anom_buf[1] = s_last_sim;
 8010ea8:	4b06      	ldr	r3, [pc, #24]	@ (8010ec4 <Custom_Eq_anom_Send_Notification+0x28>)
 8010eaa:	781a      	ldrb	r2, [r3, #0]
 8010eac:	4b04      	ldr	r3, [pc, #16]	@ (8010ec0 <Custom_Eq_anom_Send_Notification+0x24>)
 8010eae:	705a      	strb	r2, [r3, #1]
  (void)Custom_STM_Update_Char(CUSTOM_STM_EQ_ANOM, s_anom_buf);
 8010eb0:	4903      	ldr	r1, [pc, #12]	@ (8010ec0 <Custom_Eq_anom_Send_Notification+0x24>)
 8010eb2:	2001      	movs	r0, #1
 8010eb4:	f000 fc08 	bl	80116c8 <Custom_STM_Update_Char>
}
 8010eb8:	bf00      	nop
 8010eba:	bd80      	pop	{r7, pc}
 8010ebc:	2000223c 	.word	0x2000223c
 8010ec0:	20002244 	.word	0x20002244
 8010ec4:	2000223d 	.word	0x2000223d

08010ec8 <Custom_TempNotify_Second>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Custom_TempNotify_Second(void)
{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b082      	sub	sp, #8
 8010ecc:	af00      	add	r7, sp, #0
  uint32_t now = HAL_GetTick();
 8010ece:	f7f3 fac7 	bl	8004460 <HAL_GetTick>
 8010ed2:	6078      	str	r0, [r7, #4]
  if ((now - s_last_temp_notify_ms) >= TEMP_NOTIFY_PERIOD_MS)
 8010ed4:	4b07      	ldr	r3, [pc, #28]	@ (8010ef4 <Custom_TempNotify_Second+0x2c>)
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	687a      	ldr	r2, [r7, #4]
 8010eda:	1ad3      	subs	r3, r2, r3
 8010edc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8010ee0:	d304      	bcc.n	8010eec <Custom_TempNotify_Second+0x24>
  {
    s_last_temp_notify_ms = now;
 8010ee2:	4a04      	ldr	r2, [pc, #16]	@ (8010ef4 <Custom_TempNotify_Second+0x2c>)
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	6013      	str	r3, [r2, #0]
    Custom_Temp_val_Send_Notification();
 8010ee8:	f7ff ff9a 	bl	8010e20 <Custom_Temp_val_Send_Notification>
  }
} // Counts one second (TEMP_NOTIFY_PERIOD_MS) and notifies temperature
 8010eec:	bf00      	nop
 8010eee:	3708      	adds	r7, #8
 8010ef0:	46bd      	mov	sp, r7
 8010ef2:	bd80      	pop	{r7, pc}
 8010ef4:	20002238 	.word	0x20002238

08010ef8 <STTS22H_InitOnce>:

static void STTS22H_InitOnce(void)
{
 8010ef8:	b580      	push	{r7, lr}
 8010efa:	b082      	sub	sp, #8
 8010efc:	af00      	add	r7, sp, #0
  if (s_stts22h_inited)
 8010efe:	4b1f      	ldr	r3, [pc, #124]	@ (8010f7c <STTS22H_InitOnce+0x84>)
 8010f00:	781b      	ldrb	r3, [r3, #0]
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d134      	bne.n	8010f70 <STTS22H_InitOnce+0x78>
  {
    return;
  }

  if (STTS22H_Probe() != 0)
 8010f06:	f000 f9a1 	bl	801124c <STTS22H_Probe>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d131      	bne.n	8010f74 <STTS22H_InitOnce+0x7c>
  {
    return;
  }

  s_stts22h_ctx.write_reg = stts22h_platform_write;
 8010f10:	4b1b      	ldr	r3, [pc, #108]	@ (8010f80 <STTS22H_InitOnce+0x88>)
 8010f12:	4a1c      	ldr	r2, [pc, #112]	@ (8010f84 <STTS22H_InitOnce+0x8c>)
 8010f14:	601a      	str	r2, [r3, #0]
  s_stts22h_ctx.read_reg  = stts22h_platform_read;
 8010f16:	4b1a      	ldr	r3, [pc, #104]	@ (8010f80 <STTS22H_InitOnce+0x88>)
 8010f18:	4a1b      	ldr	r2, [pc, #108]	@ (8010f88 <STTS22H_InitOnce+0x90>)
 8010f1a:	605a      	str	r2, [r3, #4]
  s_stts22h_ctx.mdelay    = stts22h_platform_delay;
 8010f1c:	4b18      	ldr	r3, [pc, #96]	@ (8010f80 <STTS22H_InitOnce+0x88>)
 8010f1e:	4a1b      	ldr	r2, [pc, #108]	@ (8010f8c <STTS22H_InitOnce+0x94>)
 8010f20:	609a      	str	r2, [r3, #8]
  s_stts22h_ctx.handle    = &s_stts22h_bus;
 8010f22:	4b17      	ldr	r3, [pc, #92]	@ (8010f80 <STTS22H_InitOnce+0x88>)
 8010f24:	4a1a      	ldr	r2, [pc, #104]	@ (8010f90 <STTS22H_InitOnce+0x98>)
 8010f26:	60da      	str	r2, [r3, #12]

  uint8_t id = 0;
 8010f28:	2300      	movs	r3, #0
 8010f2a:	71fb      	strb	r3, [r7, #7]
  (void)stts22h_dev_id_get(&s_stts22h_ctx, &id);
 8010f2c:	1dfb      	adds	r3, r7, #7
 8010f2e:	4619      	mov	r1, r3
 8010f30:	4813      	ldr	r0, [pc, #76]	@ (8010f80 <STTS22H_InitOnce+0x88>)
 8010f32:	f7ff fe40 	bl	8010bb6 <stts22h_dev_id_get>
  if (id != STTS22H_ID)
 8010f36:	79fb      	ldrb	r3, [r7, #7]
 8010f38:	2ba0      	cmp	r3, #160	@ 0xa0
 8010f3a:	d006      	beq.n	8010f4a <STTS22H_InitOnce+0x52>
  {
    s_stts22h_inited = 0;
 8010f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8010f7c <STTS22H_InitOnce+0x84>)
 8010f3e:	2200      	movs	r2, #0
 8010f40:	701a      	strb	r2, [r3, #0]
    s_stts22h_found  = 0;
 8010f42:	4b14      	ldr	r3, [pc, #80]	@ (8010f94 <STTS22H_InitOnce+0x9c>)
 8010f44:	2200      	movs	r2, #0
 8010f46:	701a      	strb	r2, [r3, #0]
    return;
 8010f48:	e015      	b.n	8010f76 <STTS22H_InitOnce+0x7e>
  }

  (void)stts22h_block_data_update_set(&s_stts22h_ctx, PROPERTY_ENABLE);
 8010f4a:	2101      	movs	r1, #1
 8010f4c:	480c      	ldr	r0, [pc, #48]	@ (8010f80 <STTS22H_InitOnce+0x88>)
 8010f4e:	f7ff fdcb 	bl	8010ae8 <stts22h_block_data_update_set>
  (void)stts22h_auto_increment_set(&s_stts22h_ctx, PROPERTY_ENABLE);
 8010f52:	2101      	movs	r1, #1
 8010f54:	480a      	ldr	r0, [pc, #40]	@ (8010f80 <STTS22H_InitOnce+0x88>)
 8010f56:	f7ff fe3f 	bl	8010bd8 <stts22h_auto_increment_set>

  (void)stts22h_temp_data_rate_set(&s_stts22h_ctx, STTS22H_25Hz);
 8010f5a:	2102      	movs	r1, #2
 8010f5c:	4808      	ldr	r0, [pc, #32]	@ (8010f80 <STTS22H_InitOnce+0x88>)
 8010f5e:	f7ff fcfd 	bl	801095c <stts22h_temp_data_rate_set>

  stts22h_platform_delay(20);
 8010f62:	2014      	movs	r0, #20
 8010f64:	f000 f90c 	bl	8011180 <stts22h_platform_delay>

  s_stts22h_inited = 1;
 8010f68:	4b04      	ldr	r3, [pc, #16]	@ (8010f7c <STTS22H_InitOnce+0x84>)
 8010f6a:	2201      	movs	r2, #1
 8010f6c:	701a      	strb	r2, [r3, #0]
 8010f6e:	e002      	b.n	8010f76 <STTS22H_InitOnce+0x7e>
    return;
 8010f70:	bf00      	nop
 8010f72:	e000      	b.n	8010f76 <STTS22H_InitOnce+0x7e>
    return;
 8010f74:	bf00      	nop
} // Taken from FP-AI-PDMWBSOC2 firmware (drivers)
 8010f76:	3708      	adds	r7, #8
 8010f78:	46bd      	mov	sp, r7
 8010f7a:	bd80      	pop	{r7, pc}
 8010f7c:	20002234 	.word	0x20002234
 8010f80:	2000221c 	.word	0x2000221c
 8010f84:	08011095 	.word	0x08011095
 8010f88:	0801110b 	.word	0x0801110b
 8010f8c:	08011181 	.word	0x08011181
 8010f90:	2000222c 	.word	0x2000222c
 8010f94:	20002235 	.word	0x20002235

08010f98 <STTS22H_ReadTempC>:

static float STTS22H_ReadTempC(void)
{
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	b086      	sub	sp, #24
 8010f9c:	af00      	add	r7, sp, #0
  if (!s_stts22h_inited)
 8010f9e:	4b38      	ldr	r3, [pc, #224]	@ (8011080 <STTS22H_ReadTempC+0xe8>)
 8010fa0:	781b      	ldrb	r3, [r3, #0]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d101      	bne.n	8010faa <STTS22H_ReadTempC+0x12>
    STTS22H_InitOnce();
 8010fa6:	f7ff ffa7 	bl	8010ef8 <STTS22H_InitOnce>

  if (s_stts22h_bus.hi2c == NULL)
 8010faa:	4b36      	ldr	r3, [pc, #216]	@ (8011084 <STTS22H_ReadTempC+0xec>)
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d102      	bne.n	8010fb8 <STTS22H_ReadTempC+0x20>
    return s_last_tempC; // Check for the bus to be free, otherwise default to last value
 8010fb2:	4b35      	ldr	r3, [pc, #212]	@ (8011088 <STTS22H_ReadTempC+0xf0>)
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	e05c      	b.n	8011072 <STTS22H_ReadTempC+0xda>

  for (uint32_t i = 0; i < 10; i++)
 8010fb8:	2300      	movs	r3, #0
 8010fba:	617b      	str	r3, [r7, #20]
 8010fbc:	e00d      	b.n	8010fda <STTS22H_ReadTempC+0x42>
  {
    if (HAL_I2C_GetState(s_stts22h_bus.hi2c) == HAL_I2C_STATE_READY)
 8010fbe:	4b31      	ldr	r3, [pc, #196]	@ (8011084 <STTS22H_ReadTempC+0xec>)
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	4618      	mov	r0, r3
 8010fc4:	f7f6 f822 	bl	800700c <HAL_I2C_GetState>
 8010fc8:	4603      	mov	r3, r0
 8010fca:	2b20      	cmp	r3, #32
 8010fcc:	d009      	beq.n	8010fe2 <STTS22H_ReadTempC+0x4a>
      break;
    HAL_Delay(1);
 8010fce:	2001      	movs	r0, #1
 8010fd0:	f7f0 fcb6 	bl	8001940 <HAL_Delay>
  for (uint32_t i = 0; i < 10; i++)
 8010fd4:	697b      	ldr	r3, [r7, #20]
 8010fd6:	3301      	adds	r3, #1
 8010fd8:	617b      	str	r3, [r7, #20]
 8010fda:	697b      	ldr	r3, [r7, #20]
 8010fdc:	2b09      	cmp	r3, #9
 8010fde:	d9ee      	bls.n	8010fbe <STTS22H_ReadTempC+0x26>
 8010fe0:	e000      	b.n	8010fe4 <STTS22H_ReadTempC+0x4c>
      break;
 8010fe2:	bf00      	nop
  } // Check for the bus to be free, otherwise default to last value

  if (HAL_I2C_GetState(s_stts22h_bus.hi2c) != HAL_I2C_STATE_READY)
 8010fe4:	4b27      	ldr	r3, [pc, #156]	@ (8011084 <STTS22H_ReadTempC+0xec>)
 8010fe6:	681b      	ldr	r3, [r3, #0]
 8010fe8:	4618      	mov	r0, r3
 8010fea:	f7f6 f80f 	bl	800700c <HAL_I2C_GetState>
 8010fee:	4603      	mov	r3, r0
 8010ff0:	2b20      	cmp	r3, #32
 8010ff2:	d002      	beq.n	8010ffa <STTS22H_ReadTempC+0x62>
    return s_last_tempC;
 8010ff4:	4b24      	ldr	r3, [pc, #144]	@ (8011088 <STTS22H_ReadTempC+0xf0>)
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	e03b      	b.n	8011072 <STTS22H_ReadTempC+0xda>

  int16_t raw = 0;
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	80fb      	strh	r3, [r7, #6]
  uint8_t drdy = 0;
 8010ffe:	2300      	movs	r3, #0
 8011000:	717b      	strb	r3, [r7, #5]

  // wait for a new sample (max ~50ms)
  for (uint32_t i = 0; i < 50; i++)
 8011002:	2300      	movs	r3, #0
 8011004:	613b      	str	r3, [r7, #16]
 8011006:	e010      	b.n	801102a <STTS22H_ReadTempC+0x92>
  {
    if (stts22h_temp_flag_data_ready_get(&s_stts22h_ctx, &drdy) == 0 && drdy != 0)
 8011008:	1d7b      	adds	r3, r7, #5
 801100a:	4619      	mov	r1, r3
 801100c:	481f      	ldr	r0, [pc, #124]	@ (801108c <STTS22H_ReadTempC+0xf4>)
 801100e:	f7ff fd91 	bl	8010b34 <stts22h_temp_flag_data_ready_get>
 8011012:	4603      	mov	r3, r0
 8011014:	2b00      	cmp	r3, #0
 8011016:	d102      	bne.n	801101e <STTS22H_ReadTempC+0x86>
 8011018:	797b      	ldrb	r3, [r7, #5]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d109      	bne.n	8011032 <STTS22H_ReadTempC+0x9a>
    {
      break;
    }
    HAL_Delay(1);
 801101e:	2001      	movs	r0, #1
 8011020:	f7f0 fc8e 	bl	8001940 <HAL_Delay>
  for (uint32_t i = 0; i < 50; i++)
 8011024:	693b      	ldr	r3, [r7, #16]
 8011026:	3301      	adds	r3, #1
 8011028:	613b      	str	r3, [r7, #16]
 801102a:	693b      	ldr	r3, [r7, #16]
 801102c:	2b31      	cmp	r3, #49	@ 0x31
 801102e:	d9eb      	bls.n	8011008 <STTS22H_ReadTempC+0x70>
 8011030:	e000      	b.n	8011034 <STTS22H_ReadTempC+0x9c>
      break;
 8011032:	bf00      	nop
  }

  int32_t ret = stts22h_temperature_raw_get(&s_stts22h_ctx, &raw);
 8011034:	1dbb      	adds	r3, r7, #6
 8011036:	4619      	mov	r1, r3
 8011038:	4814      	ldr	r0, [pc, #80]	@ (801108c <STTS22H_ReadTempC+0xf4>)
 801103a:	f7ff fd9a 	bl	8010b72 <stts22h_temperature_raw_get>
 801103e:	60f8      	str	r0, [r7, #12]

  if (ret != 0)
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	2b00      	cmp	r3, #0
 8011044:	d00a      	beq.n	801105c <STTS22H_ReadTempC+0xc4>
  {
    /* recovery: re-init */
    s_stts22h_inited = 0;
 8011046:	4b0e      	ldr	r3, [pc, #56]	@ (8011080 <STTS22H_ReadTempC+0xe8>)
 8011048:	2200      	movs	r2, #0
 801104a:	701a      	strb	r2, [r3, #0]
    s_stts22h_found  = 0;
 801104c:	4b10      	ldr	r3, [pc, #64]	@ (8011090 <STTS22H_ReadTempC+0xf8>)
 801104e:	2200      	movs	r2, #0
 8011050:	701a      	strb	r2, [r3, #0]
    STTS22H_InitOnce();
 8011052:	f7ff ff51 	bl	8010ef8 <STTS22H_InitOnce>
    return s_last_tempC;
 8011056:	4b0c      	ldr	r3, [pc, #48]	@ (8011088 <STTS22H_ReadTempC+0xf0>)
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	e00a      	b.n	8011072 <STTS22H_ReadTempC+0xda>
  }

  float t = stts22h_from_lsb_to_celsius(raw);
 801105c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011060:	4618      	mov	r0, r3
 8011062:	f7ff fc61 	bl	8010928 <stts22h_from_lsb_to_celsius>
 8011066:	ed87 0a02 	vstr	s0, [r7, #8]
  s_last_tempC = t;
 801106a:	4a07      	ldr	r2, [pc, #28]	@ (8011088 <STTS22H_ReadTempC+0xf0>)
 801106c:	68bb      	ldr	r3, [r7, #8]
 801106e:	6013      	str	r3, [r2, #0]
  return t;
 8011070:	68bb      	ldr	r3, [r7, #8]
}
 8011072:	ee07 3a90 	vmov	s15, r3
 8011076:	eeb0 0a67 	vmov.f32	s0, s15
 801107a:	3718      	adds	r7, #24
 801107c:	46bd      	mov	sp, r7
 801107e:	bd80      	pop	{r7, pc}
 8011080:	20002234 	.word	0x20002234
 8011084:	2000222c 	.word	0x2000222c
 8011088:	20000018 	.word	0x20000018
 801108c:	2000221c 	.word	0x2000221c
 8011090:	20002235 	.word	0x20002235

08011094 <stts22h_platform_write>:

static int32_t stts22h_platform_write(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b08a      	sub	sp, #40	@ 0x28
 8011098:	af04      	add	r7, sp, #16
 801109a:	60f8      	str	r0, [r7, #12]
 801109c:	607a      	str	r2, [r7, #4]
 801109e:	461a      	mov	r2, r3
 80110a0:	460b      	mov	r3, r1
 80110a2:	72fb      	strb	r3, [r7, #11]
 80110a4:	4613      	mov	r3, r2
 80110a6:	813b      	strh	r3, [r7, #8]
  stts22h_bus_t *bus = (stts22h_bus_t *)handle;
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	617b      	str	r3, [r7, #20]
  if (bus == NULL || bus->hi2c == NULL)
 80110ac:	697b      	ldr	r3, [r7, #20]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d003      	beq.n	80110ba <stts22h_platform_write+0x26>
 80110b2:	697b      	ldr	r3, [r7, #20]
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d102      	bne.n	80110c0 <stts22h_platform_write+0x2c>
  {
    return -1;
 80110ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80110be:	e020      	b.n	8011102 <stts22h_platform_write+0x6e>
  }
  I2C_HandleTypeDef *hi2c = bus->hi2c;
 80110c0:	697b      	ldr	r3, [r7, #20]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	613b      	str	r3, [r7, #16]

  if (HAL_I2C_GetState(hi2c) != HAL_I2C_STATE_READY)
 80110c6:	6938      	ldr	r0, [r7, #16]
 80110c8:	f7f5 ffa0 	bl	800700c <HAL_I2C_GetState>
 80110cc:	4603      	mov	r3, r0
 80110ce:	2b20      	cmp	r3, #32
 80110d0:	d002      	beq.n	80110d8 <stts22h_platform_write+0x44>
  {
    return -1;
 80110d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80110d6:	e014      	b.n	8011102 <stts22h_platform_write+0x6e>
  }

  if (HAL_I2C_Mem_Write(hi2c, bus->addr, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 100) == HAL_OK)
 80110d8:	697b      	ldr	r3, [r7, #20]
 80110da:	8899      	ldrh	r1, [r3, #4]
 80110dc:	7afb      	ldrb	r3, [r7, #11]
 80110de:	b29a      	uxth	r2, r3
 80110e0:	2364      	movs	r3, #100	@ 0x64
 80110e2:	9302      	str	r3, [sp, #8]
 80110e4:	893b      	ldrh	r3, [r7, #8]
 80110e6:	9301      	str	r3, [sp, #4]
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	9300      	str	r3, [sp, #0]
 80110ec:	2301      	movs	r3, #1
 80110ee:	6938      	ldr	r0, [r7, #16]
 80110f0:	f7f5 fd5e 	bl	8006bb0 <HAL_I2C_Mem_Write>
 80110f4:	4603      	mov	r3, r0
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d101      	bne.n	80110fe <stts22h_platform_write+0x6a>
  {
    return 0;
 80110fa:	2300      	movs	r3, #0
 80110fc:	e001      	b.n	8011102 <stts22h_platform_write+0x6e>
  }
  return -1;
 80110fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8011102:	4618      	mov	r0, r3
 8011104:	3718      	adds	r7, #24
 8011106:	46bd      	mov	sp, r7
 8011108:	bd80      	pop	{r7, pc}

0801110a <stts22h_platform_read>:

static int32_t stts22h_platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 801110a:	b580      	push	{r7, lr}
 801110c:	b08a      	sub	sp, #40	@ 0x28
 801110e:	af04      	add	r7, sp, #16
 8011110:	60f8      	str	r0, [r7, #12]
 8011112:	607a      	str	r2, [r7, #4]
 8011114:	461a      	mov	r2, r3
 8011116:	460b      	mov	r3, r1
 8011118:	72fb      	strb	r3, [r7, #11]
 801111a:	4613      	mov	r3, r2
 801111c:	813b      	strh	r3, [r7, #8]
  stts22h_bus_t *bus = (stts22h_bus_t *)handle;
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	617b      	str	r3, [r7, #20]
  if (bus == NULL || bus->hi2c == NULL)
 8011122:	697b      	ldr	r3, [r7, #20]
 8011124:	2b00      	cmp	r3, #0
 8011126:	d003      	beq.n	8011130 <stts22h_platform_read+0x26>
 8011128:	697b      	ldr	r3, [r7, #20]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	2b00      	cmp	r3, #0
 801112e:	d102      	bne.n	8011136 <stts22h_platform_read+0x2c>
  {
    return -1;
 8011130:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011134:	e020      	b.n	8011178 <stts22h_platform_read+0x6e>
  }
  I2C_HandleTypeDef *hi2c = bus->hi2c;
 8011136:	697b      	ldr	r3, [r7, #20]
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	613b      	str	r3, [r7, #16]

  if (HAL_I2C_GetState(hi2c) != HAL_I2C_STATE_READY)
 801113c:	6938      	ldr	r0, [r7, #16]
 801113e:	f7f5 ff65 	bl	800700c <HAL_I2C_GetState>
 8011142:	4603      	mov	r3, r0
 8011144:	2b20      	cmp	r3, #32
 8011146:	d002      	beq.n	801114e <stts22h_platform_read+0x44>
  {
    return -1;
 8011148:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801114c:	e014      	b.n	8011178 <stts22h_platform_read+0x6e>
  }

  if (HAL_I2C_Mem_Read(hi2c, bus->addr, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 100) == HAL_OK)
 801114e:	697b      	ldr	r3, [r7, #20]
 8011150:	8899      	ldrh	r1, [r3, #4]
 8011152:	7afb      	ldrb	r3, [r7, #11]
 8011154:	b29a      	uxth	r2, r3
 8011156:	2364      	movs	r3, #100	@ 0x64
 8011158:	9302      	str	r3, [sp, #8]
 801115a:	893b      	ldrh	r3, [r7, #8]
 801115c:	9301      	str	r3, [sp, #4]
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	9300      	str	r3, [sp, #0]
 8011162:	2301      	movs	r3, #1
 8011164:	6938      	ldr	r0, [r7, #16]
 8011166:	f7f5 fe37 	bl	8006dd8 <HAL_I2C_Mem_Read>
 801116a:	4603      	mov	r3, r0
 801116c:	2b00      	cmp	r3, #0
 801116e:	d101      	bne.n	8011174 <stts22h_platform_read+0x6a>
  {
    return 0;
 8011170:	2300      	movs	r3, #0
 8011172:	e001      	b.n	8011178 <stts22h_platform_read+0x6e>
  }
  return -1;
 8011174:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8011178:	4618      	mov	r0, r3
 801117a:	3718      	adds	r7, #24
 801117c:	46bd      	mov	sp, r7
 801117e:	bd80      	pop	{r7, pc}

08011180 <stts22h_platform_delay>:

static void stts22h_platform_delay(uint32_t ms)
{
 8011180:	b580      	push	{r7, lr}
 8011182:	b082      	sub	sp, #8
 8011184:	af00      	add	r7, sp, #0
 8011186:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8011188:	6878      	ldr	r0, [r7, #4]
 801118a:	f7f0 fbd9 	bl	8001940 <HAL_Delay>
}
 801118e:	bf00      	nop
 8011190:	3708      	adds	r7, #8
 8011192:	46bd      	mov	sp, r7
 8011194:	bd80      	pop	{r7, pc}

08011196 <pack_i16_be>:


static void pack_i16_be(uint8_t out[2], int16_t v)
{
 8011196:	b480      	push	{r7}
 8011198:	b083      	sub	sp, #12
 801119a:	af00      	add	r7, sp, #0
 801119c:	6078      	str	r0, [r7, #4]
 801119e:	460b      	mov	r3, r1
 80111a0:	807b      	strh	r3, [r7, #2]
  out[0] = (uint8_t)((v >> 8) & 0xFF);
 80111a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80111a6:	121b      	asrs	r3, r3, #8
 80111a8:	b21b      	sxth	r3, r3
 80111aa:	b2da      	uxtb	r2, r3
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	701a      	strb	r2, [r3, #0]
  out[1] = (uint8_t)(v & 0xFF);
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	3301      	adds	r3, #1
 80111b4:	887a      	ldrh	r2, [r7, #2]
 80111b6:	b2d2      	uxtb	r2, r2
 80111b8:	701a      	strb	r2, [r3, #0]
}
 80111ba:	bf00      	nop
 80111bc:	370c      	adds	r7, #12
 80111be:	46bd      	mov	sp, r7
 80111c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111c4:	4770      	bx	lr
	...

080111c8 <STTS22H_TryBusAddr>:

static int32_t STTS22H_TryBusAddr(I2C_HandleTypeDef *hi2c, uint16_t addr)
{
 80111c8:	b580      	push	{r7, lr}
 80111ca:	b088      	sub	sp, #32
 80111cc:	af04      	add	r7, sp, #16
 80111ce:	6078      	str	r0, [r7, #4]
 80111d0:	460b      	mov	r3, r1
 80111d2:	807b      	strh	r3, [r7, #2]
  uint8_t id = 0;
 80111d4:	2300      	movs	r3, #0
 80111d6:	73fb      	strb	r3, [r7, #15]

  if (hi2c == NULL)
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d102      	bne.n	80111e4 <STTS22H_TryBusAddr+0x1c>
  {
    return -1;
 80111de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80111e2:	e02b      	b.n	801123c <STTS22H_TryBusAddr+0x74>
  }

  if (HAL_I2C_GetState(hi2c) != HAL_I2C_STATE_READY)
 80111e4:	6878      	ldr	r0, [r7, #4]
 80111e6:	f7f5 ff11 	bl	800700c <HAL_I2C_GetState>
 80111ea:	4603      	mov	r3, r0
 80111ec:	2b20      	cmp	r3, #32
 80111ee:	d002      	beq.n	80111f6 <STTS22H_TryBusAddr+0x2e>
  {
    return -1;
 80111f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80111f4:	e022      	b.n	801123c <STTS22H_TryBusAddr+0x74>
  }

  if (HAL_I2C_Mem_Read(hi2c, addr, STTS22H_WHOAMI, I2C_MEMADD_SIZE_8BIT, &id, 1, 100) != HAL_OK)
 80111f6:	8879      	ldrh	r1, [r7, #2]
 80111f8:	2364      	movs	r3, #100	@ 0x64
 80111fa:	9302      	str	r3, [sp, #8]
 80111fc:	2301      	movs	r3, #1
 80111fe:	9301      	str	r3, [sp, #4]
 8011200:	f107 030f 	add.w	r3, r7, #15
 8011204:	9300      	str	r3, [sp, #0]
 8011206:	2301      	movs	r3, #1
 8011208:	2201      	movs	r2, #1
 801120a:	6878      	ldr	r0, [r7, #4]
 801120c:	f7f5 fde4 	bl	8006dd8 <HAL_I2C_Mem_Read>
 8011210:	4603      	mov	r3, r0
 8011212:	2b00      	cmp	r3, #0
 8011214:	d002      	beq.n	801121c <STTS22H_TryBusAddr+0x54>
  {
    return -1;
 8011216:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801121a:	e00f      	b.n	801123c <STTS22H_TryBusAddr+0x74>
  }

  if (id != STTS22H_ID)
 801121c:	7bfb      	ldrb	r3, [r7, #15]
 801121e:	2ba0      	cmp	r3, #160	@ 0xa0
 8011220:	d002      	beq.n	8011228 <STTS22H_TryBusAddr+0x60>
  {
    return -1;
 8011222:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011226:	e009      	b.n	801123c <STTS22H_TryBusAddr+0x74>
  }

  s_stts22h_bus.hi2c = hi2c;
 8011228:	4a06      	ldr	r2, [pc, #24]	@ (8011244 <STTS22H_TryBusAddr+0x7c>)
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	6013      	str	r3, [r2, #0]
  s_stts22h_bus.addr = addr;
 801122e:	4a05      	ldr	r2, [pc, #20]	@ (8011244 <STTS22H_TryBusAddr+0x7c>)
 8011230:	887b      	ldrh	r3, [r7, #2]
 8011232:	8093      	strh	r3, [r2, #4]
  s_stts22h_found = 1;
 8011234:	4b04      	ldr	r3, [pc, #16]	@ (8011248 <STTS22H_TryBusAddr+0x80>)
 8011236:	2201      	movs	r2, #1
 8011238:	701a      	strb	r2, [r3, #0]
  return 0;
 801123a:	2300      	movs	r3, #0
}
 801123c:	4618      	mov	r0, r3
 801123e:	3710      	adds	r7, #16
 8011240:	46bd      	mov	sp, r7
 8011242:	bd80      	pop	{r7, pc}
 8011244:	2000222c 	.word	0x2000222c
 8011248:	20002235 	.word	0x20002235

0801124c <STTS22H_Probe>:

static int32_t STTS22H_Probe(void)
{
 801124c:	b580      	push	{r7, lr}
 801124e:	b086      	sub	sp, #24
 8011250:	af00      	add	r7, sp, #0
    STTS22H_I2C_ADD_56K,
    0x3Cu,
    0x3Du
  };

  I2C_HandleTypeDef *buses[] = { &hi2c1, &hi2c3 };
 8011252:	4a25      	ldr	r2, [pc, #148]	@ (80112e8 <STTS22H_Probe+0x9c>)
 8011254:	1d3b      	adds	r3, r7, #4
 8011256:	e892 0003 	ldmia.w	r2, {r0, r1}
 801125a:	e883 0003 	stmia.w	r3, {r0, r1}

  if (s_stts22h_found != 0)
 801125e:	4b23      	ldr	r3, [pc, #140]	@ (80112ec <STTS22H_Probe+0xa0>)
 8011260:	781b      	ldrb	r3, [r3, #0]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d001      	beq.n	801126a <STTS22H_Probe+0x1e>
  {
    return 0;
 8011266:	2300      	movs	r3, #0
 8011268:	e03a      	b.n	80112e0 <STTS22H_Probe+0x94>
  }

  for (uint32_t b = 0; b < (sizeof(buses) / sizeof(buses[0])); b++)
 801126a:	2300      	movs	r3, #0
 801126c:	617b      	str	r3, [r7, #20]
 801126e:	e032      	b.n	80112d6 <STTS22H_Probe+0x8a>
  {
    for (uint32_t i = 0; i < (sizeof(addr_candidates) / sizeof(addr_candidates[0])); i++)
 8011270:	2300      	movs	r3, #0
 8011272:	613b      	str	r3, [r7, #16]
 8011274:	e029      	b.n	80112ca <STTS22H_Probe+0x7e>
    {
      uint16_t addr7 = addr_candidates[i];
 8011276:	4a1e      	ldr	r2, [pc, #120]	@ (80112f0 <STTS22H_Probe+0xa4>)
 8011278:	693b      	ldr	r3, [r7, #16]
 801127a:	4413      	add	r3, r2
 801127c:	781b      	ldrb	r3, [r3, #0]
 801127e:	81fb      	strh	r3, [r7, #14]

      if (STTS22H_TryBusAddr(buses[b], (uint16_t)(addr7 << 1)) == 0)
 8011280:	697b      	ldr	r3, [r7, #20]
 8011282:	009b      	lsls	r3, r3, #2
 8011284:	3318      	adds	r3, #24
 8011286:	443b      	add	r3, r7
 8011288:	f853 2c14 	ldr.w	r2, [r3, #-20]
 801128c:	89fb      	ldrh	r3, [r7, #14]
 801128e:	005b      	lsls	r3, r3, #1
 8011290:	b29b      	uxth	r3, r3
 8011292:	4619      	mov	r1, r3
 8011294:	4610      	mov	r0, r2
 8011296:	f7ff ff97 	bl	80111c8 <STTS22H_TryBusAddr>
 801129a:	4603      	mov	r3, r0
 801129c:	2b00      	cmp	r3, #0
 801129e:	d101      	bne.n	80112a4 <STTS22H_Probe+0x58>
      {
        return 0;
 80112a0:	2300      	movs	r3, #0
 80112a2:	e01d      	b.n	80112e0 <STTS22H_Probe+0x94>
      }
      if (STTS22H_TryBusAddr(buses[b], addr7) == 0)
 80112a4:	697b      	ldr	r3, [r7, #20]
 80112a6:	009b      	lsls	r3, r3, #2
 80112a8:	3318      	adds	r3, #24
 80112aa:	443b      	add	r3, r7
 80112ac:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80112b0:	89fa      	ldrh	r2, [r7, #14]
 80112b2:	4611      	mov	r1, r2
 80112b4:	4618      	mov	r0, r3
 80112b6:	f7ff ff87 	bl	80111c8 <STTS22H_TryBusAddr>
 80112ba:	4603      	mov	r3, r0
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d101      	bne.n	80112c4 <STTS22H_Probe+0x78>
      {
        return 0;
 80112c0:	2300      	movs	r3, #0
 80112c2:	e00d      	b.n	80112e0 <STTS22H_Probe+0x94>
    for (uint32_t i = 0; i < (sizeof(addr_candidates) / sizeof(addr_candidates[0])); i++)
 80112c4:	693b      	ldr	r3, [r7, #16]
 80112c6:	3301      	adds	r3, #1
 80112c8:	613b      	str	r3, [r7, #16]
 80112ca:	693b      	ldr	r3, [r7, #16]
 80112cc:	2b05      	cmp	r3, #5
 80112ce:	d9d2      	bls.n	8011276 <STTS22H_Probe+0x2a>
  for (uint32_t b = 0; b < (sizeof(buses) / sizeof(buses[0])); b++)
 80112d0:	697b      	ldr	r3, [r7, #20]
 80112d2:	3301      	adds	r3, #1
 80112d4:	617b      	str	r3, [r7, #20]
 80112d6:	697b      	ldr	r3, [r7, #20]
 80112d8:	2b01      	cmp	r3, #1
 80112da:	d9c9      	bls.n	8011270 <STTS22H_Probe+0x24>
      }
    }
  }

  return -1;
 80112dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80112e0:	4618      	mov	r0, r3
 80112e2:	3718      	adds	r7, #24
 80112e4:	46bd      	mov	sp, r7
 80112e6:	bd80      	pop	{r7, pc}
 80112e8:	08012a38 	.word	0x08012a38
 80112ec:	20002235 	.word	0x20002235
 80112f0:	08012c80 	.word	0x08012c80

080112f4 <aci_gatt_allow_read>:
{
 80112f4:	b580      	push	{r7, lr}
 80112f6:	b082      	sub	sp, #8
 80112f8:	af00      	add	r7, sp, #0
 80112fa:	4603      	mov	r3, r0
 80112fc:	80fb      	strh	r3, [r7, #6]
  return aci_gatt_permit_read( Connection_Handle, 0, 0, 0 );
 80112fe:	88f8      	ldrh	r0, [r7, #6]
 8011300:	2300      	movs	r3, #0
 8011302:	2200      	movs	r2, #0
 8011304:	2100      	movs	r1, #0
 8011306:	f7fd fa2e 	bl	800e766 <aci_gatt_permit_read>
 801130a:	4603      	mov	r3, r0
}
 801130c:	4618      	mov	r0, r3
 801130e:	3708      	adds	r7, #8
 8011310:	46bd      	mov	sp, r7
 8011312:	bd80      	pop	{r7, pc}

08011314 <Custom_STM_Event_Handler>:
} CustomContext_t;

static CustomContext_t s_custom_ctx;

static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 8011314:	b580      	push	{r7, lr}
 8011316:	b08a      	sub	sp, #40	@ 0x28
 8011318:	af00      	add	r7, sp, #0
 801131a:	6078      	str	r0, [r7, #4]
  SVCCTL_EvtAckStatus_t return_value = SVCCTL_EvtNotAck;
 801131c:	2300      	movs	r3, #0
 801131e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  hci_event_pckt *event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	3301      	adds	r3, #1
 8011326:	623b      	str	r3, [r7, #32]
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0 *attribute_modified;
  aci_gatt_read_permit_req_event_rp0 *read_req;
  Custom_STM_App_Notification_evt_t notification;

  if (event_pckt->evt != HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE)
 8011328:	6a3b      	ldr	r3, [r7, #32]
 801132a:	781b      	ldrb	r3, [r3, #0]
 801132c:	2bff      	cmp	r3, #255	@ 0xff
 801132e:	d002      	beq.n	8011336 <Custom_STM_Event_Handler+0x22>
  {
    return return_value;
 8011330:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011334:	e07f      	b.n	8011436 <Custom_STM_Event_Handler+0x122>
  }

  blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8011336:	6a3b      	ldr	r3, [r7, #32]
 8011338:	3302      	adds	r3, #2
 801133a:	61fb      	str	r3, [r7, #28]
  switch (blecore_evt->ecode)
 801133c:	69fb      	ldr	r3, [r7, #28]
 801133e:	881b      	ldrh	r3, [r3, #0]
 8011340:	b29b      	uxth	r3, r3
 8011342:	f640 4201 	movw	r2, #3073	@ 0xc01
 8011346:	4293      	cmp	r3, r2
 8011348:	d004      	beq.n	8011354 <Custom_STM_Event_Handler+0x40>
 801134a:	f640 4214 	movw	r2, #3092	@ 0xc14
 801134e:	4293      	cmp	r3, r2
 8011350:	d049      	beq.n	80113e6 <Custom_STM_Event_Handler+0xd2>
        return_value = SVCCTL_EvtAckFlowEnable;
      }
      break;

    default:
      break;
 8011352:	e06e      	b.n	8011432 <Custom_STM_Event_Handler+0x11e>
      attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8011354:	69fb      	ldr	r3, [r7, #28]
 8011356:	3302      	adds	r3, #2
 8011358:	617b      	str	r3, [r7, #20]
      if (attribute_modified->Attr_Handle == (s_custom_ctx.TempCharHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 801135a:	697b      	ldr	r3, [r7, #20]
 801135c:	885b      	ldrh	r3, [r3, #2]
 801135e:	b29b      	uxth	r3, r3
 8011360:	461a      	mov	r2, r3
 8011362:	4b37      	ldr	r3, [pc, #220]	@ (8011440 <Custom_STM_Event_Handler+0x12c>)
 8011364:	885b      	ldrh	r3, [r3, #2]
 8011366:	3302      	adds	r3, #2
 8011368:	429a      	cmp	r2, r3
 801136a:	d119      	bne.n	80113a0 <Custom_STM_Event_Handler+0x8c>
        if (attribute_modified->Attr_Data[0] & COMSVC_Notification)
 801136c:	697b      	ldr	r3, [r7, #20]
 801136e:	7a1b      	ldrb	r3, [r3, #8]
 8011370:	f003 0301 	and.w	r3, r3, #1
 8011374:	2b00      	cmp	r3, #0
 8011376:	d002      	beq.n	801137e <Custom_STM_Event_Handler+0x6a>
          notification.Custom_Evt_Opcode = CUSTOM_STM_TEMP_VAL_NOTIFY_ENABLED_EVT;
 8011378:	2301      	movs	r3, #1
 801137a:	733b      	strb	r3, [r7, #12]
 801137c:	e001      	b.n	8011382 <Custom_STM_Event_Handler+0x6e>
          notification.Custom_Evt_Opcode = CUSTOM_STM_TEMP_VAL_NOTIFY_DISABLED_EVT;
 801137e:	2302      	movs	r3, #2
 8011380:	733b      	strb	r3, [r7, #12]
        notification.ConnectionHandle = attribute_modified->Connection_Handle;
 8011382:	697b      	ldr	r3, [r7, #20]
 8011384:	881b      	ldrh	r3, [r3, #0]
 8011386:	b29b      	uxth	r3, r3
 8011388:	81fb      	strh	r3, [r7, #14]
        notification.DataTransferedLength = 0u;
 801138a:	2300      	movs	r3, #0
 801138c:	74bb      	strb	r3, [r7, #18]
        Custom_STM_App_Notification(&notification);
 801138e:	f107 030c 	add.w	r3, r7, #12
 8011392:	4618      	mov	r0, r3
 8011394:	f7ff fc46 	bl	8010c24 <Custom_STM_App_Notification>
        return_value = SVCCTL_EvtAckFlowEnable;
 8011398:	2301      	movs	r3, #1
 801139a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 801139e:	e045      	b.n	801142c <Custom_STM_Event_Handler+0x118>
      else if (attribute_modified->Attr_Handle == (s_custom_ctx.EqAnomCharHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 80113a0:	697b      	ldr	r3, [r7, #20]
 80113a2:	885b      	ldrh	r3, [r3, #2]
 80113a4:	b29b      	uxth	r3, r3
 80113a6:	461a      	mov	r2, r3
 80113a8:	4b25      	ldr	r3, [pc, #148]	@ (8011440 <Custom_STM_Event_Handler+0x12c>)
 80113aa:	889b      	ldrh	r3, [r3, #4]
 80113ac:	3302      	adds	r3, #2
 80113ae:	429a      	cmp	r2, r3
 80113b0:	d13c      	bne.n	801142c <Custom_STM_Event_Handler+0x118>
        if (attribute_modified->Attr_Data[0] & COMSVC_Notification)
 80113b2:	697b      	ldr	r3, [r7, #20]
 80113b4:	7a1b      	ldrb	r3, [r3, #8]
 80113b6:	f003 0301 	and.w	r3, r3, #1
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d002      	beq.n	80113c4 <Custom_STM_Event_Handler+0xb0>
          notification.Custom_Evt_Opcode = CUSTOM_STM_EQ_ANOM_NOTIFY_ENABLED_EVT;
 80113be:	2304      	movs	r3, #4
 80113c0:	733b      	strb	r3, [r7, #12]
 80113c2:	e001      	b.n	80113c8 <Custom_STM_Event_Handler+0xb4>
          notification.Custom_Evt_Opcode = CUSTOM_STM_EQ_ANOM_NOTIFY_DISABLED_EVT;
 80113c4:	2305      	movs	r3, #5
 80113c6:	733b      	strb	r3, [r7, #12]
        notification.ConnectionHandle = attribute_modified->Connection_Handle;
 80113c8:	697b      	ldr	r3, [r7, #20]
 80113ca:	881b      	ldrh	r3, [r3, #0]
 80113cc:	b29b      	uxth	r3, r3
 80113ce:	81fb      	strh	r3, [r7, #14]
        notification.DataTransferedLength = 0u;
 80113d0:	2300      	movs	r3, #0
 80113d2:	74bb      	strb	r3, [r7, #18]
        Custom_STM_App_Notification(&notification);
 80113d4:	f107 030c 	add.w	r3, r7, #12
 80113d8:	4618      	mov	r0, r3
 80113da:	f7ff fc23 	bl	8010c24 <Custom_STM_App_Notification>
        return_value = SVCCTL_EvtAckFlowEnable;
 80113de:	2301      	movs	r3, #1
 80113e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80113e4:	e022      	b.n	801142c <Custom_STM_Event_Handler+0x118>
      read_req = (aci_gatt_read_permit_req_event_rp0*)blecore_evt->data;
 80113e6:	69fb      	ldr	r3, [r7, #28]
 80113e8:	3302      	adds	r3, #2
 80113ea:	61bb      	str	r3, [r7, #24]
      if (read_req->Attribute_Handle == (s_custom_ctx.TempCharHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 80113ec:	69bb      	ldr	r3, [r7, #24]
 80113ee:	885b      	ldrh	r3, [r3, #2]
 80113f0:	b29b      	uxth	r3, r3
 80113f2:	461a      	mov	r2, r3
 80113f4:	4b12      	ldr	r3, [pc, #72]	@ (8011440 <Custom_STM_Event_Handler+0x12c>)
 80113f6:	885b      	ldrh	r3, [r3, #2]
 80113f8:	3301      	adds	r3, #1
 80113fa:	429a      	cmp	r2, r3
 80113fc:	d118      	bne.n	8011430 <Custom_STM_Event_Handler+0x11c>
        notification.Custom_Evt_Opcode = CUSTOM_STM_TEMP_VAL_READ_EVT;
 80113fe:	2300      	movs	r3, #0
 8011400:	733b      	strb	r3, [r7, #12]
        notification.ConnectionHandle = read_req->Connection_Handle;
 8011402:	69bb      	ldr	r3, [r7, #24]
 8011404:	881b      	ldrh	r3, [r3, #0]
 8011406:	b29b      	uxth	r3, r3
 8011408:	81fb      	strh	r3, [r7, #14]
        notification.DataTransferedLength = 0u;
 801140a:	2300      	movs	r3, #0
 801140c:	74bb      	strb	r3, [r7, #18]
        Custom_STM_App_Notification(&notification);
 801140e:	f107 030c 	add.w	r3, r7, #12
 8011412:	4618      	mov	r0, r3
 8011414:	f7ff fc06 	bl	8010c24 <Custom_STM_App_Notification>
        aci_gatt_allow_read(read_req->Connection_Handle);
 8011418:	69bb      	ldr	r3, [r7, #24]
 801141a:	881b      	ldrh	r3, [r3, #0]
 801141c:	b29b      	uxth	r3, r3
 801141e:	4618      	mov	r0, r3
 8011420:	f7ff ff68 	bl	80112f4 <aci_gatt_allow_read>
        return_value = SVCCTL_EvtAckFlowEnable;
 8011424:	2301      	movs	r3, #1
 8011426:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 801142a:	e001      	b.n	8011430 <Custom_STM_Event_Handler+0x11c>
      break;
 801142c:	bf00      	nop
 801142e:	e000      	b.n	8011432 <Custom_STM_Event_Handler+0x11e>
      break;
 8011430:	bf00      	nop
  }

  return return_value;
 8011432:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8011436:	4618      	mov	r0, r3
 8011438:	3728      	adds	r7, #40	@ 0x28
 801143a:	46bd      	mov	sp, r7
 801143c:	bd80      	pop	{r7, pc}
 801143e:	bf00      	nop
 8011440:	20002250 	.word	0x20002250

08011444 <Custom_STM_Init>:

void Custom_STM_Init(void) //Here the Characteristics are set
{
 8011444:	b580      	push	{r7, lr}
 8011446:	b09a      	sub	sp, #104	@ 0x68
 8011448:	af0a      	add	r7, sp, #40	@ 0x28
  Char_UUID_t uuid;
  Char_Desc_Uuid_t desc_uuid;
  tBleStatus ret;
  uint16_t desc_handle;
  const uint8_t temp_desc[] = "Temperature";
 801144a:	4a99      	ldr	r2, [pc, #612]	@ (80116b0 <Custom_STM_Init+0x26c>)
 801144c:	f107 030c 	add.w	r3, r7, #12
 8011450:	ca07      	ldmia	r2, {r0, r1, r2}
 8011452:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  const uint8_t eq_desc[] = "Earthquake";
 8011456:	4a97      	ldr	r2, [pc, #604]	@ (80116b4 <Custom_STM_Init+0x270>)
 8011458:	463b      	mov	r3, r7
 801145a:	ca07      	ldmia	r2, {r0, r1, r2}
 801145c:	c303      	stmia	r3!, {r0, r1}
 801145e:	801a      	strh	r2, [r3, #0]
 8011460:	3302      	adds	r3, #2
 8011462:	0c12      	lsrs	r2, r2, #16
 8011464:	701a      	strb	r2, [r3, #0]

  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8011466:	4894      	ldr	r0, [pc, #592]	@ (80116b8 <Custom_STM_Init+0x274>)
 8011468:	f7fd fc6a 	bl	800ed40 <SVCCTL_RegisterSvcHandler>

  COPY_TMPEQ_SERVICE_UUID(uuid.Char_UUID_128);
 801146c:	2319      	movs	r3, #25
 801146e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8011472:	23ed      	movs	r3, #237	@ 0xed
 8011474:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8011478:	2382      	movs	r3, #130	@ 0x82
 801147a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 801147e:	23ae      	movs	r3, #174	@ 0xae
 8011480:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8011484:	23ed      	movs	r3, #237	@ 0xed
 8011486:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 801148a:	2321      	movs	r3, #33	@ 0x21
 801148c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8011490:	234c      	movs	r3, #76	@ 0x4c
 8011492:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8011496:	239d      	movs	r3, #157	@ 0x9d
 8011498:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801149c:	2341      	movs	r3, #65	@ 0x41
 801149e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 80114a2:	2345      	movs	r3, #69	@ 0x45
 80114a4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80114a8:	2322      	movs	r3, #34	@ 0x22
 80114aa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80114ae:	238e      	movs	r3, #142	@ 0x8e
 80114b0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80114b4:	2301      	movs	r3, #1
 80114b6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 80114ba:	2300      	movs	r3, #0
 80114bc:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 80114c0:	2300      	movs	r3, #0
 80114c2:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 80114c6:	2300      	movs	r3, #0
 80114c8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  ret = aci_gatt_add_service(UUID_TYPE_128,
 80114cc:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80114d0:	4b7a      	ldr	r3, [pc, #488]	@ (80116bc <Custom_STM_Init+0x278>)
 80114d2:	9300      	str	r3, [sp, #0]
 80114d4:	230c      	movs	r3, #12
 80114d6:	2201      	movs	r2, #1
 80114d8:	2002      	movs	r0, #2
 80114da:	f7fc fd20 	bl	800df1e <aci_gatt_add_service>
 80114de:	4603      	mov	r3, r0
 80114e0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                             (Service_UUID_t *)&uuid,
                             PRIMARY_SERVICE,
                             12,
                             &s_custom_ctx.ServiceHdle);
  if (ret != BLE_STATUS_SUCCESS)
 80114e4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	f040 80d9 	bne.w	80116a0 <Custom_STM_Init+0x25c>
  {
    return;
  }

  COPY_TEMP_CHAR_UUID(uuid.Char_UUID_128);
 80114ee:	2319      	movs	r3, #25
 80114f0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80114f4:	23ed      	movs	r3, #237	@ 0xed
 80114f6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80114fa:	2382      	movs	r3, #130	@ 0x82
 80114fc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8011500:	23ae      	movs	r3, #174	@ 0xae
 8011502:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8011506:	23ed      	movs	r3, #237	@ 0xed
 8011508:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 801150c:	2321      	movs	r3, #33	@ 0x21
 801150e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8011512:	234c      	movs	r3, #76	@ 0x4c
 8011514:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8011518:	239d      	movs	r3, #157	@ 0x9d
 801151a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801151e:	2341      	movs	r3, #65	@ 0x41
 8011520:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8011524:	2345      	movs	r3, #69	@ 0x45
 8011526:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 801152a:	2322      	movs	r3, #34	@ 0x22
 801152c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8011530:	238e      	movs	r3, #142	@ 0x8e
 8011532:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011536:	2302      	movs	r3, #2
 8011538:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 801153c:	2300      	movs	r3, #0
 801153e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8011542:	2300      	movs	r3, #0
 8011544:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8011548:	2300      	movs	r3, #0
 801154a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  ret = aci_gatt_add_char(s_custom_ctx.ServiceHdle,
 801154e:	4b5b      	ldr	r3, [pc, #364]	@ (80116bc <Custom_STM_Init+0x278>)
 8011550:	8818      	ldrh	r0, [r3, #0]
 8011552:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011556:	4b5a      	ldr	r3, [pc, #360]	@ (80116c0 <Custom_STM_Init+0x27c>)
 8011558:	9305      	str	r3, [sp, #20]
 801155a:	2300      	movs	r3, #0
 801155c:	9304      	str	r3, [sp, #16]
 801155e:	2310      	movs	r3, #16
 8011560:	9303      	str	r3, [sp, #12]
 8011562:	2304      	movs	r3, #4
 8011564:	9302      	str	r3, [sp, #8]
 8011566:	2300      	movs	r3, #0
 8011568:	9301      	str	r3, [sp, #4]
 801156a:	2312      	movs	r3, #18
 801156c:	9300      	str	r3, [sp, #0]
 801156e:	2302      	movs	r3, #2
 8011570:	2102      	movs	r1, #2
 8011572:	f7fc fdaa 	bl	800e0ca <aci_gatt_add_char>
 8011576:	4603      	mov	r3, r0
 8011578:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                          0x10,
                          CHAR_VALUE_LEN_CONSTANT,
                          &s_custom_ctx.TempCharHdle);
  if (ret != BLE_STATUS_SUCCESS)
 801157c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011580:	2b00      	cmp	r3, #0
 8011582:	f040 808f 	bne.w	80116a4 <Custom_STM_Init+0x260>
  {
    return;
  }

  desc_uuid.Char_UUID_16 = UUID_CHAR_USER_DESC;
 8011586:	f642 1301 	movw	r3, #10497	@ 0x2901
 801158a:	83bb      	strh	r3, [r7, #28]
  (void)aci_gatt_add_char_desc(s_custom_ctx.ServiceHdle,
 801158c:	4b4b      	ldr	r3, [pc, #300]	@ (80116bc <Custom_STM_Init+0x278>)
 801158e:	8818      	ldrh	r0, [r3, #0]
 8011590:	4b4a      	ldr	r3, [pc, #296]	@ (80116bc <Custom_STM_Init+0x278>)
 8011592:	8859      	ldrh	r1, [r3, #2]
 8011594:	f107 021c 	add.w	r2, r7, #28
 8011598:	f107 031a 	add.w	r3, r7, #26
 801159c:	9308      	str	r3, [sp, #32]
 801159e:	2300      	movs	r3, #0
 80115a0:	9307      	str	r3, [sp, #28]
 80115a2:	2310      	movs	r3, #16
 80115a4:	9306      	str	r3, [sp, #24]
 80115a6:	2300      	movs	r3, #0
 80115a8:	9305      	str	r3, [sp, #20]
 80115aa:	2301      	movs	r3, #1
 80115ac:	9304      	str	r3, [sp, #16]
 80115ae:	2300      	movs	r3, #0
 80115b0:	9303      	str	r3, [sp, #12]
 80115b2:	f107 030c 	add.w	r3, r7, #12
 80115b6:	9302      	str	r3, [sp, #8]
 80115b8:	230b      	movs	r3, #11
 80115ba:	9301      	str	r3, [sp, #4]
 80115bc:	230b      	movs	r3, #11
 80115be:	9300      	str	r3, [sp, #0]
 80115c0:	4613      	mov	r3, r2
 80115c2:	2201      	movs	r2, #1
 80115c4:	f7fc fe89 	bl	800e2da <aci_gatt_add_char_desc>
                               GATT_DONT_NOTIFY_EVENTS,
                               0x10,
                               CHAR_VALUE_LEN_CONSTANT,
                               &desc_handle);

  COPY_EQ_ANOM_CHAR_UUID(uuid.Char_UUID_128);
 80115c8:	2319      	movs	r3, #25
 80115ca:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80115ce:	23ed      	movs	r3, #237	@ 0xed
 80115d0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80115d4:	2382      	movs	r3, #130	@ 0x82
 80115d6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80115da:	23ae      	movs	r3, #174	@ 0xae
 80115dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80115e0:	23ed      	movs	r3, #237	@ 0xed
 80115e2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80115e6:	2321      	movs	r3, #33	@ 0x21
 80115e8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80115ec:	234c      	movs	r3, #76	@ 0x4c
 80115ee:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80115f2:	239d      	movs	r3, #157	@ 0x9d
 80115f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80115f8:	2341      	movs	r3, #65	@ 0x41
 80115fa:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 80115fe:	2345      	movs	r3, #69	@ 0x45
 8011600:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8011604:	2322      	movs	r3, #34	@ 0x22
 8011606:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 801160a:	238e      	movs	r3, #142	@ 0x8e
 801160c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011610:	2303      	movs	r3, #3
 8011612:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 8011616:	2300      	movs	r3, #0
 8011618:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 801161c:	2300      	movs	r3, #0
 801161e:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8011622:	2300      	movs	r3, #0
 8011624:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  ret = aci_gatt_add_char(s_custom_ctx.ServiceHdle,
 8011628:	4b24      	ldr	r3, [pc, #144]	@ (80116bc <Custom_STM_Init+0x278>)
 801162a:	8818      	ldrh	r0, [r3, #0]
 801162c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011630:	4b24      	ldr	r3, [pc, #144]	@ (80116c4 <Custom_STM_Init+0x280>)
 8011632:	9305      	str	r3, [sp, #20]
 8011634:	2300      	movs	r3, #0
 8011636:	9304      	str	r3, [sp, #16]
 8011638:	2310      	movs	r3, #16
 801163a:	9303      	str	r3, [sp, #12]
 801163c:	2301      	movs	r3, #1
 801163e:	9302      	str	r3, [sp, #8]
 8011640:	2300      	movs	r3, #0
 8011642:	9301      	str	r3, [sp, #4]
 8011644:	2310      	movs	r3, #16
 8011646:	9300      	str	r3, [sp, #0]
 8011648:	2302      	movs	r3, #2
 801164a:	2102      	movs	r1, #2
 801164c:	f7fc fd3d 	bl	800e0ca <aci_gatt_add_char>
 8011650:	4603      	mov	r3, r0
 8011652:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_ATTRIBUTE_WRITE,
                          0x10,
                          CHAR_VALUE_LEN_CONSTANT,
                          &s_custom_ctx.EqAnomCharHdle);
  if (ret != BLE_STATUS_SUCCESS)
 8011656:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801165a:	2b00      	cmp	r3, #0
 801165c:	d124      	bne.n	80116a8 <Custom_STM_Init+0x264>
  {
    return;
  }

  desc_uuid.Char_UUID_16 = UUID_CHAR_USER_DESC;
 801165e:	f642 1301 	movw	r3, #10497	@ 0x2901
 8011662:	83bb      	strh	r3, [r7, #28]
  (void)aci_gatt_add_char_desc(s_custom_ctx.ServiceHdle,
 8011664:	4b15      	ldr	r3, [pc, #84]	@ (80116bc <Custom_STM_Init+0x278>)
 8011666:	8818      	ldrh	r0, [r3, #0]
 8011668:	4b14      	ldr	r3, [pc, #80]	@ (80116bc <Custom_STM_Init+0x278>)
 801166a:	8899      	ldrh	r1, [r3, #4]
 801166c:	f107 021c 	add.w	r2, r7, #28
 8011670:	f107 031a 	add.w	r3, r7, #26
 8011674:	9308      	str	r3, [sp, #32]
 8011676:	2300      	movs	r3, #0
 8011678:	9307      	str	r3, [sp, #28]
 801167a:	2310      	movs	r3, #16
 801167c:	9306      	str	r3, [sp, #24]
 801167e:	2300      	movs	r3, #0
 8011680:	9305      	str	r3, [sp, #20]
 8011682:	2301      	movs	r3, #1
 8011684:	9304      	str	r3, [sp, #16]
 8011686:	2300      	movs	r3, #0
 8011688:	9303      	str	r3, [sp, #12]
 801168a:	463b      	mov	r3, r7
 801168c:	9302      	str	r3, [sp, #8]
 801168e:	230a      	movs	r3, #10
 8011690:	9301      	str	r3, [sp, #4]
 8011692:	230a      	movs	r3, #10
 8011694:	9300      	str	r3, [sp, #0]
 8011696:	4613      	mov	r3, r2
 8011698:	2201      	movs	r2, #1
 801169a:	f7fc fe1e 	bl	800e2da <aci_gatt_add_char_desc>
 801169e:	e004      	b.n	80116aa <Custom_STM_Init+0x266>
    return;
 80116a0:	bf00      	nop
 80116a2:	e002      	b.n	80116aa <Custom_STM_Init+0x266>
    return;
 80116a4:	bf00      	nop
 80116a6:	e000      	b.n	80116aa <Custom_STM_Init+0x266>
    return;
 80116a8:	bf00      	nop
                               ATTR_ACCESS_READ_ONLY,
                               GATT_DONT_NOTIFY_EVENTS,
                               0x10,
                               CHAR_VALUE_LEN_CONSTANT,
                               &desc_handle);
}
 80116aa:	3740      	adds	r7, #64	@ 0x40
 80116ac:	46bd      	mov	sp, r7
 80116ae:	bd80      	pop	{r7, pc}
 80116b0:	08012a40 	.word	0x08012a40
 80116b4:	08012a4c 	.word	0x08012a4c
 80116b8:	08011315 	.word	0x08011315
 80116bc:	20002250 	.word	0x20002250
 80116c0:	20002252 	.word	0x20002252
 80116c4:	20002254 	.word	0x20002254

080116c8 <Custom_STM_Update_Char>:

tBleStatus Custom_STM_Update_Char(Custom_STM_Char_Opcode_t char_opcode, uint8_t *pPayload)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	b086      	sub	sp, #24
 80116cc:	af02      	add	r7, sp, #8
 80116ce:	4603      	mov	r3, r0
 80116d0:	6039      	str	r1, [r7, #0]
 80116d2:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_FAILED;
 80116d4:	2391      	movs	r3, #145	@ 0x91
 80116d6:	73fb      	strb	r3, [r7, #15]

  switch (char_opcode)
 80116d8:	79fb      	ldrb	r3, [r7, #7]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d002      	beq.n	80116e4 <Custom_STM_Update_Char+0x1c>
 80116de:	2b01      	cmp	r3, #1
 80116e0:	d00d      	beq.n	80116fe <Custom_STM_Update_Char+0x36>
                                       2,
                                       pPayload);
      break;

    default:
      break;
 80116e2:	e019      	b.n	8011718 <Custom_STM_Update_Char+0x50>
      ret = aci_gatt_update_char_value(s_custom_ctx.ServiceHdle,
 80116e4:	4b0f      	ldr	r3, [pc, #60]	@ (8011724 <Custom_STM_Update_Char+0x5c>)
 80116e6:	8818      	ldrh	r0, [r3, #0]
 80116e8:	4b0e      	ldr	r3, [pc, #56]	@ (8011724 <Custom_STM_Update_Char+0x5c>)
 80116ea:	8859      	ldrh	r1, [r3, #2]
 80116ec:	683b      	ldr	r3, [r7, #0]
 80116ee:	9300      	str	r3, [sp, #0]
 80116f0:	2302      	movs	r3, #2
 80116f2:	2200      	movs	r2, #0
 80116f4:	f7fc ff39 	bl	800e56a <aci_gatt_update_char_value>
 80116f8:	4603      	mov	r3, r0
 80116fa:	73fb      	strb	r3, [r7, #15]
      break;
 80116fc:	e00c      	b.n	8011718 <Custom_STM_Update_Char+0x50>
      ret = aci_gatt_update_char_value(s_custom_ctx.ServiceHdle,
 80116fe:	4b09      	ldr	r3, [pc, #36]	@ (8011724 <Custom_STM_Update_Char+0x5c>)
 8011700:	8818      	ldrh	r0, [r3, #0]
 8011702:	4b08      	ldr	r3, [pc, #32]	@ (8011724 <Custom_STM_Update_Char+0x5c>)
 8011704:	8899      	ldrh	r1, [r3, #4]
 8011706:	683b      	ldr	r3, [r7, #0]
 8011708:	9300      	str	r3, [sp, #0]
 801170a:	2302      	movs	r3, #2
 801170c:	2200      	movs	r2, #0
 801170e:	f7fc ff2c 	bl	800e56a <aci_gatt_update_char_value>
 8011712:	4603      	mov	r3, r0
 8011714:	73fb      	strb	r3, [r7, #15]
      break;
 8011716:	bf00      	nop
  }

  return ret;
 8011718:	7bfb      	ldrb	r3, [r7, #15]
}
 801171a:	4618      	mov	r0, r3
 801171c:	3710      	adds	r7, #16
 801171e:	46bd      	mov	sp, r7
 8011720:	bd80      	pop	{r7, pc}
 8011722:	bf00      	nop
 8011724:	20002250 	.word	0x20002250

08011728 <LL_PWR_EnableBootC2>:
{
 8011728:	b480      	push	{r7}
 801172a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 801172c:	4b05      	ldr	r3, [pc, #20]	@ (8011744 <LL_PWR_EnableBootC2+0x1c>)
 801172e:	68db      	ldr	r3, [r3, #12]
 8011730:	4a04      	ldr	r2, [pc, #16]	@ (8011744 <LL_PWR_EnableBootC2+0x1c>)
 8011732:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011736:	60d3      	str	r3, [r2, #12]
}
 8011738:	bf00      	nop
 801173a:	46bd      	mov	sp, r7
 801173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011740:	4770      	bx	lr
 8011742:	bf00      	nop
 8011744:	58000400 	.word	0x58000400

08011748 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8011748:	b480      	push	{r7}
 801174a:	b083      	sub	sp, #12
 801174c:	af00      	add	r7, sp, #0
 801174e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8011750:	4b06      	ldr	r3, [pc, #24]	@ (801176c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8011752:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8011756:	4905      	ldr	r1, [pc, #20]	@ (801176c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	4313      	orrs	r3, r2
 801175c:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8011760:	bf00      	nop
 8011762:	370c      	adds	r7, #12
 8011764:	46bd      	mov	sp, r7
 8011766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801176a:	4770      	bx	lr
 801176c:	58000800 	.word	0x58000800

08011770 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8011770:	b480      	push	{r7}
 8011772:	b083      	sub	sp, #12
 8011774:	af00      	add	r7, sp, #0
 8011776:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8011778:	4b05      	ldr	r3, [pc, #20]	@ (8011790 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 801177a:	6a1a      	ldr	r2, [r3, #32]
 801177c:	4904      	ldr	r1, [pc, #16]	@ (8011790 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	4313      	orrs	r3, r2
 8011782:	620b      	str	r3, [r1, #32]
}
 8011784:	bf00      	nop
 8011786:	370c      	adds	r7, #12
 8011788:	46bd      	mov	sp, r7
 801178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801178e:	4770      	bx	lr
 8011790:	58000800 	.word	0x58000800

08011794 <LL_AHB3_GRP1_EnableClock>:
{
 8011794:	b480      	push	{r7}
 8011796:	b085      	sub	sp, #20
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 801179c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80117a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80117a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	4313      	orrs	r3, r2
 80117aa:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80117ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80117b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	4013      	ands	r3, r2
 80117b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80117b8:	68fb      	ldr	r3, [r7, #12]
}
 80117ba:	bf00      	nop
 80117bc:	3714      	adds	r7, #20
 80117be:	46bd      	mov	sp, r7
 80117c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c4:	4770      	bx	lr

080117c6 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80117c6:	b480      	push	{r7}
 80117c8:	b085      	sub	sp, #20
 80117ca:	af00      	add	r7, sp, #0
 80117cc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80117ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80117d2:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80117d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	4313      	orrs	r3, r2
 80117de:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 80117e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80117e6:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	4013      	ands	r3, r2
 80117ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80117f0:	68fb      	ldr	r3, [r7, #12]
}
 80117f2:	bf00      	nop
 80117f4:	3714      	adds	r7, #20
 80117f6:	46bd      	mov	sp, r7
 80117f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117fc:	4770      	bx	lr

080117fe <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 80117fe:	b480      	push	{r7}
 8011800:	b083      	sub	sp, #12
 8011802:	af00      	add	r7, sp, #0
 8011804:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	601a      	str	r2, [r3, #0]
}
 8011812:	bf00      	nop
 8011814:	370c      	adds	r7, #12
 8011816:	46bd      	mov	sp, r7
 8011818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801181c:	4770      	bx	lr

0801181e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 801181e:	b480      	push	{r7}
 8011820:	b083      	sub	sp, #12
 8011822:	af00      	add	r7, sp, #0
 8011824:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	f043 0201 	orr.w	r2, r3, #1
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	601a      	str	r2, [r3, #0]
}
 8011832:	bf00      	nop
 8011834:	370c      	adds	r7, #12
 8011836:	46bd      	mov	sp, r7
 8011838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183c:	4770      	bx	lr

0801183e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 801183e:	b480      	push	{r7}
 8011840:	b083      	sub	sp, #12
 8011842:	af00      	add	r7, sp, #0
 8011844:	6078      	str	r0, [r7, #4]
 8011846:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	685a      	ldr	r2, [r3, #4]
 801184c:	683b      	ldr	r3, [r7, #0]
 801184e:	041b      	lsls	r3, r3, #16
 8011850:	43db      	mvns	r3, r3
 8011852:	401a      	ands	r2, r3
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	605a      	str	r2, [r3, #4]
}
 8011858:	bf00      	nop
 801185a:	370c      	adds	r7, #12
 801185c:	46bd      	mov	sp, r7
 801185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011862:	4770      	bx	lr

08011864 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8011864:	b480      	push	{r7}
 8011866:	b083      	sub	sp, #12
 8011868:	af00      	add	r7, sp, #0
 801186a:	6078      	str	r0, [r7, #4]
 801186c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	685a      	ldr	r2, [r3, #4]
 8011872:	683b      	ldr	r3, [r7, #0]
 8011874:	041b      	lsls	r3, r3, #16
 8011876:	431a      	orrs	r2, r3
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	605a      	str	r2, [r3, #4]
}
 801187c:	bf00      	nop
 801187e:	370c      	adds	r7, #12
 8011880:	46bd      	mov	sp, r7
 8011882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011886:	4770      	bx	lr

08011888 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8011888:	b480      	push	{r7}
 801188a:	b083      	sub	sp, #12
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
 8011890:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	685a      	ldr	r2, [r3, #4]
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	43db      	mvns	r3, r3
 801189a:	401a      	ands	r2, r3
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	605a      	str	r2, [r3, #4]
}
 80118a0:	bf00      	nop
 80118a2:	370c      	adds	r7, #12
 80118a4:	46bd      	mov	sp, r7
 80118a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118aa:	4770      	bx	lr

080118ac <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80118ac:	b480      	push	{r7}
 80118ae:	b083      	sub	sp, #12
 80118b0:	af00      	add	r7, sp, #0
 80118b2:	6078      	str	r0, [r7, #4]
 80118b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	683a      	ldr	r2, [r7, #0]
 80118ba:	609a      	str	r2, [r3, #8]
}
 80118bc:	bf00      	nop
 80118be:	370c      	adds	r7, #12
 80118c0:	46bd      	mov	sp, r7
 80118c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118c6:	4770      	bx	lr

080118c8 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80118c8:	b480      	push	{r7}
 80118ca:	b083      	sub	sp, #12
 80118cc:	af00      	add	r7, sp, #0
 80118ce:	6078      	str	r0, [r7, #4]
 80118d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80118d2:	683b      	ldr	r3, [r7, #0]
 80118d4:	041a      	lsls	r2, r3, #16
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	609a      	str	r2, [r3, #8]
}
 80118da:	bf00      	nop
 80118dc:	370c      	adds	r7, #12
 80118de:	46bd      	mov	sp, r7
 80118e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e4:	4770      	bx	lr

080118e6 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80118e6:	b480      	push	{r7}
 80118e8:	b083      	sub	sp, #12
 80118ea:	af00      	add	r7, sp, #0
 80118ec:	6078      	str	r0, [r7, #4]
 80118ee:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	68da      	ldr	r2, [r3, #12]
 80118f4:	683b      	ldr	r3, [r7, #0]
 80118f6:	4013      	ands	r3, r2
 80118f8:	683a      	ldr	r2, [r7, #0]
 80118fa:	429a      	cmp	r2, r3
 80118fc:	d101      	bne.n	8011902 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 80118fe:	2301      	movs	r3, #1
 8011900:	e000      	b.n	8011904 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8011902:	2300      	movs	r3, #0
}
 8011904:	4618      	mov	r0, r3
 8011906:	370c      	adds	r7, #12
 8011908:	46bd      	mov	sp, r7
 801190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801190e:	4770      	bx	lr

08011910 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8011910:	b480      	push	{r7}
 8011912:	b083      	sub	sp, #12
 8011914:	af00      	add	r7, sp, #0
 8011916:	6078      	str	r0, [r7, #4]
 8011918:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	69da      	ldr	r2, [r3, #28]
 801191e:	683b      	ldr	r3, [r7, #0]
 8011920:	4013      	ands	r3, r2
 8011922:	683a      	ldr	r2, [r7, #0]
 8011924:	429a      	cmp	r2, r3
 8011926:	d101      	bne.n	801192c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8011928:	2301      	movs	r3, #1
 801192a:	e000      	b.n	801192e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 801192c:	2300      	movs	r3, #0
}
 801192e:	4618      	mov	r0, r3
 8011930:	370c      	adds	r7, #12
 8011932:	46bd      	mov	sp, r7
 8011934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011938:	4770      	bx	lr
	...

0801193c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 801193c:	b580      	push	{r7, lr}
 801193e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8011940:	2102      	movs	r1, #2
 8011942:	4818      	ldr	r0, [pc, #96]	@ (80119a4 <HW_IPCC_Rx_Handler+0x68>)
 8011944:	f7ff ffe4 	bl	8011910 <LL_C2_IPCC_IsActiveFlag_CHx>
 8011948:	4603      	mov	r3, r0
 801194a:	2b00      	cmp	r3, #0
 801194c:	d008      	beq.n	8011960 <HW_IPCC_Rx_Handler+0x24>
 801194e:	4b15      	ldr	r3, [pc, #84]	@ (80119a4 <HW_IPCC_Rx_Handler+0x68>)
 8011950:	685b      	ldr	r3, [r3, #4]
 8011952:	f003 0302 	and.w	r3, r3, #2
 8011956:	2b00      	cmp	r3, #0
 8011958:	d102      	bne.n	8011960 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 801195a:	f000 f925 	bl	8011ba8 <HW_IPCC_SYS_EvtHandler>
 801195e:	e01e      	b.n	801199e <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8011960:	2101      	movs	r1, #1
 8011962:	4810      	ldr	r0, [pc, #64]	@ (80119a4 <HW_IPCC_Rx_Handler+0x68>)
 8011964:	f7ff ffd4 	bl	8011910 <LL_C2_IPCC_IsActiveFlag_CHx>
 8011968:	4603      	mov	r3, r0
 801196a:	2b00      	cmp	r3, #0
 801196c:	d008      	beq.n	8011980 <HW_IPCC_Rx_Handler+0x44>
 801196e:	4b0d      	ldr	r3, [pc, #52]	@ (80119a4 <HW_IPCC_Rx_Handler+0x68>)
 8011970:	685b      	ldr	r3, [r3, #4]
 8011972:	f003 0301 	and.w	r3, r3, #1
 8011976:	2b00      	cmp	r3, #0
 8011978:	d102      	bne.n	8011980 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 801197a:	f000 f899 	bl	8011ab0 <HW_IPCC_BLE_EvtHandler>
 801197e:	e00e      	b.n	801199e <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8011980:	2108      	movs	r1, #8
 8011982:	4808      	ldr	r0, [pc, #32]	@ (80119a4 <HW_IPCC_Rx_Handler+0x68>)
 8011984:	f7ff ffc4 	bl	8011910 <LL_C2_IPCC_IsActiveFlag_CHx>
 8011988:	4603      	mov	r3, r0
 801198a:	2b00      	cmp	r3, #0
 801198c:	d008      	beq.n	80119a0 <HW_IPCC_Rx_Handler+0x64>
 801198e:	4b05      	ldr	r3, [pc, #20]	@ (80119a4 <HW_IPCC_Rx_Handler+0x68>)
 8011990:	685b      	ldr	r3, [r3, #4]
 8011992:	f003 0308 	and.w	r3, r3, #8
 8011996:	2b00      	cmp	r3, #0
 8011998:	d102      	bne.n	80119a0 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 801199a:	f000 f97d 	bl	8011c98 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 801199e:	bf00      	nop
 80119a0:	bf00      	nop
}
 80119a2:	bd80      	pop	{r7, pc}
 80119a4:	58000c00 	.word	0x58000c00

080119a8 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80119a8:	b580      	push	{r7, lr}
 80119aa:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80119ac:	2102      	movs	r1, #2
 80119ae:	4818      	ldr	r0, [pc, #96]	@ (8011a10 <HW_IPCC_Tx_Handler+0x68>)
 80119b0:	f7ff ff99 	bl	80118e6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80119b4:	4603      	mov	r3, r0
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d108      	bne.n	80119cc <HW_IPCC_Tx_Handler+0x24>
 80119ba:	4b15      	ldr	r3, [pc, #84]	@ (8011a10 <HW_IPCC_Tx_Handler+0x68>)
 80119bc:	685b      	ldr	r3, [r3, #4]
 80119be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d102      	bne.n	80119cc <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80119c6:	f000 f8d3 	bl	8011b70 <HW_IPCC_SYS_CmdEvtHandler>
 80119ca:	e01e      	b.n	8011a0a <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80119cc:	2108      	movs	r1, #8
 80119ce:	4810      	ldr	r0, [pc, #64]	@ (8011a10 <HW_IPCC_Tx_Handler+0x68>)
 80119d0:	f7ff ff89 	bl	80118e6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80119d4:	4603      	mov	r3, r0
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d108      	bne.n	80119ec <HW_IPCC_Tx_Handler+0x44>
 80119da:	4b0d      	ldr	r3, [pc, #52]	@ (8011a10 <HW_IPCC_Tx_Handler+0x68>)
 80119dc:	685b      	ldr	r3, [r3, #4]
 80119de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d102      	bne.n	80119ec <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 80119e6:	f000 f919 	bl	8011c1c <HW_IPCC_MM_FreeBufHandler>
 80119ea:	e00e      	b.n	8011a0a <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 80119ec:	2120      	movs	r1, #32
 80119ee:	4808      	ldr	r0, [pc, #32]	@ (8011a10 <HW_IPCC_Tx_Handler+0x68>)
 80119f0:	f7ff ff79 	bl	80118e6 <LL_C1_IPCC_IsActiveFlag_CHx>
 80119f4:	4603      	mov	r3, r0
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d108      	bne.n	8011a0c <HW_IPCC_Tx_Handler+0x64>
 80119fa:	4b05      	ldr	r3, [pc, #20]	@ (8011a10 <HW_IPCC_Tx_Handler+0x68>)
 80119fc:	685b      	ldr	r3, [r3, #4]
 80119fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d102      	bne.n	8011a0c <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8011a06:	f000 f85f 	bl	8011ac8 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8011a0a:	bf00      	nop
 8011a0c:	bf00      	nop
}
 8011a0e:	bd80      	pop	{r7, pc}
 8011a10:	58000c00 	.word	0x58000c00

08011a14 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8011a14:	b580      	push	{r7, lr}
 8011a16:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8011a18:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8011a1c:	f7ff fed3 	bl	80117c6 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8011a20:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8011a24:	f7ff fea4 	bl	8011770 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8011a28:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8011a2c:	f7ff fe8c 	bl	8011748 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8011a30:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8011a32:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8011a34:	f7ff fe78 	bl	8011728 <LL_PWR_EnableBootC2>

  return;
 8011a38:	bf00      	nop
}
 8011a3a:	bd80      	pop	{r7, pc}

08011a3c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8011a3c:	b580      	push	{r7, lr}
 8011a3e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8011a40:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8011a44:	f7ff fea6 	bl	8011794 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8011a48:	4806      	ldr	r0, [pc, #24]	@ (8011a64 <HW_IPCC_Init+0x28>)
 8011a4a:	f7ff fee8 	bl	801181e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8011a4e:	4805      	ldr	r0, [pc, #20]	@ (8011a64 <HW_IPCC_Init+0x28>)
 8011a50:	f7ff fed5 	bl	80117fe <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8011a54:	202c      	movs	r0, #44	@ 0x2c
 8011a56:	f7f4 fb66 	bl	8006126 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8011a5a:	202d      	movs	r0, #45	@ 0x2d
 8011a5c:	f7f4 fb63 	bl	8006126 <HAL_NVIC_EnableIRQ>

  return;
 8011a60:	bf00      	nop
}
 8011a62:	bd80      	pop	{r7, pc}
 8011a64:	58000c00 	.word	0x58000c00

08011a68 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b084      	sub	sp, #16
 8011a6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011a6e:	f3ef 8310 	mrs	r3, PRIMASK
 8011a72:	607b      	str	r3, [r7, #4]
  return(result);
 8011a74:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8011a76:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8011a78:	b672      	cpsid	i
}
 8011a7a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8011a7c:	2101      	movs	r1, #1
 8011a7e:	4806      	ldr	r0, [pc, #24]	@ (8011a98 <HW_IPCC_BLE_Init+0x30>)
 8011a80:	f7ff ff02 	bl	8011888 <LL_C1_IPCC_EnableReceiveChannel>
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a88:	68bb      	ldr	r3, [r7, #8]
 8011a8a:	f383 8810 	msr	PRIMASK, r3
}
 8011a8e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8011a90:	bf00      	nop
}
 8011a92:	3710      	adds	r7, #16
 8011a94:	46bd      	mov	sp, r7
 8011a96:	bd80      	pop	{r7, pc}
 8011a98:	58000c00 	.word	0x58000c00

08011a9c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8011aa0:	2101      	movs	r1, #1
 8011aa2:	4802      	ldr	r0, [pc, #8]	@ (8011aac <HW_IPCC_BLE_SendCmd+0x10>)
 8011aa4:	f7ff ff10 	bl	80118c8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8011aa8:	bf00      	nop
}
 8011aaa:	bd80      	pop	{r7, pc}
 8011aac:	58000c00 	.word	0x58000c00

08011ab0 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8011ab4:	f7fd fe08 	bl	800f6c8 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8011ab8:	2101      	movs	r1, #1
 8011aba:	4802      	ldr	r0, [pc, #8]	@ (8011ac4 <HW_IPCC_BLE_EvtHandler+0x14>)
 8011abc:	f7ff fef6 	bl	80118ac <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8011ac0:	bf00      	nop
}
 8011ac2:	bd80      	pop	{r7, pc}
 8011ac4:	58000c00 	.word	0x58000c00

08011ac8 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	b084      	sub	sp, #16
 8011acc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011ace:	f3ef 8310 	mrs	r3, PRIMASK
 8011ad2:	607b      	str	r3, [r7, #4]
  return(result);
 8011ad4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8011ad6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8011ad8:	b672      	cpsid	i
}
 8011ada:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8011adc:	2120      	movs	r1, #32
 8011ade:	4807      	ldr	r0, [pc, #28]	@ (8011afc <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 8011ae0:	f7ff fec0 	bl	8011864 <LL_C1_IPCC_DisableTransmitChannel>
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011ae8:	68bb      	ldr	r3, [r7, #8]
 8011aea:	f383 8810 	msr	PRIMASK, r3
}
 8011aee:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 8011af0:	f7fd fe1a 	bl	800f728 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8011af4:	bf00      	nop
}
 8011af6:	3710      	adds	r7, #16
 8011af8:	46bd      	mov	sp, r7
 8011afa:	bd80      	pop	{r7, pc}
 8011afc:	58000c00 	.word	0x58000c00

08011b00 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b084      	sub	sp, #16
 8011b04:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011b06:	f3ef 8310 	mrs	r3, PRIMASK
 8011b0a:	607b      	str	r3, [r7, #4]
  return(result);
 8011b0c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8011b0e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8011b10:	b672      	cpsid	i
}
 8011b12:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8011b14:	2102      	movs	r1, #2
 8011b16:	4806      	ldr	r0, [pc, #24]	@ (8011b30 <HW_IPCC_SYS_Init+0x30>)
 8011b18:	f7ff feb6 	bl	8011888 <LL_C1_IPCC_EnableReceiveChannel>
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b20:	68bb      	ldr	r3, [r7, #8]
 8011b22:	f383 8810 	msr	PRIMASK, r3
}
 8011b26:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8011b28:	bf00      	nop
}
 8011b2a:	3710      	adds	r7, #16
 8011b2c:	46bd      	mov	sp, r7
 8011b2e:	bd80      	pop	{r7, pc}
 8011b30:	58000c00 	.word	0x58000c00

08011b34 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8011b34:	b580      	push	{r7, lr}
 8011b36:	b084      	sub	sp, #16
 8011b38:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8011b3a:	2102      	movs	r1, #2
 8011b3c:	480b      	ldr	r0, [pc, #44]	@ (8011b6c <HW_IPCC_SYS_SendCmd+0x38>)
 8011b3e:	f7ff fec3 	bl	80118c8 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011b42:	f3ef 8310 	mrs	r3, PRIMASK
 8011b46:	607b      	str	r3, [r7, #4]
  return(result);
 8011b48:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8011b4a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8011b4c:	b672      	cpsid	i
}
 8011b4e:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8011b50:	2102      	movs	r1, #2
 8011b52:	4806      	ldr	r0, [pc, #24]	@ (8011b6c <HW_IPCC_SYS_SendCmd+0x38>)
 8011b54:	f7ff fe73 	bl	801183e <LL_C1_IPCC_EnableTransmitChannel>
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b5c:	68bb      	ldr	r3, [r7, #8]
 8011b5e:	f383 8810 	msr	PRIMASK, r3
}
 8011b62:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8011b64:	bf00      	nop
}
 8011b66:	3710      	adds	r7, #16
 8011b68:	46bd      	mov	sp, r7
 8011b6a:	bd80      	pop	{r7, pc}
 8011b6c:	58000c00 	.word	0x58000c00

08011b70 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8011b70:	b580      	push	{r7, lr}
 8011b72:	b084      	sub	sp, #16
 8011b74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011b76:	f3ef 8310 	mrs	r3, PRIMASK
 8011b7a:	607b      	str	r3, [r7, #4]
  return(result);
 8011b7c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8011b7e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8011b80:	b672      	cpsid	i
}
 8011b82:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8011b84:	2102      	movs	r1, #2
 8011b86:	4807      	ldr	r0, [pc, #28]	@ (8011ba4 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 8011b88:	f7ff fe6c 	bl	8011864 <LL_C1_IPCC_DisableTransmitChannel>
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b90:	68bb      	ldr	r3, [r7, #8]
 8011b92:	f383 8810 	msr	PRIMASK, r3
}
 8011b96:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 8011b98:	f7fd fe1a 	bl	800f7d0 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8011b9c:	bf00      	nop
}
 8011b9e:	3710      	adds	r7, #16
 8011ba0:	46bd      	mov	sp, r7
 8011ba2:	bd80      	pop	{r7, pc}
 8011ba4:	58000c00 	.word	0x58000c00

08011ba8 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8011ba8:	b580      	push	{r7, lr}
 8011baa:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8011bac:	f7fd fe26 	bl	800f7fc <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8011bb0:	2102      	movs	r1, #2
 8011bb2:	4802      	ldr	r0, [pc, #8]	@ (8011bbc <HW_IPCC_SYS_EvtHandler+0x14>)
 8011bb4:	f7ff fe7a 	bl	80118ac <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8011bb8:	bf00      	nop
}
 8011bba:	bd80      	pop	{r7, pc}
 8011bbc:	58000c00 	.word	0x58000c00

08011bc0 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8011bc0:	b580      	push	{r7, lr}
 8011bc2:	b086      	sub	sp, #24
 8011bc4:	af00      	add	r7, sp, #0
 8011bc6:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8011bc8:	2108      	movs	r1, #8
 8011bca:	4812      	ldr	r0, [pc, #72]	@ (8011c14 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8011bcc:	f7ff fe8b 	bl	80118e6 <LL_C1_IPCC_IsActiveFlag_CHx>
 8011bd0:	4603      	mov	r3, r0
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d013      	beq.n	8011bfe <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 8011bd6:	4a10      	ldr	r2, [pc, #64]	@ (8011c18 <HW_IPCC_MM_SendFreeBuf+0x58>)
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011bdc:	f3ef 8310 	mrs	r3, PRIMASK
 8011be0:	60fb      	str	r3, [r7, #12]
  return(result);
 8011be2:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8011be4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011be6:	b672      	cpsid	i
}
 8011be8:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8011bea:	2108      	movs	r1, #8
 8011bec:	4809      	ldr	r0, [pc, #36]	@ (8011c14 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8011bee:	f7ff fe26 	bl	801183e <LL_C1_IPCC_EnableTransmitChannel>
 8011bf2:	697b      	ldr	r3, [r7, #20]
 8011bf4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011bf6:	693b      	ldr	r3, [r7, #16]
 8011bf8:	f383 8810 	msr	PRIMASK, r3
}
 8011bfc:	e005      	b.n	8011c0a <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8011c02:	2108      	movs	r1, #8
 8011c04:	4803      	ldr	r0, [pc, #12]	@ (8011c14 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8011c06:	f7ff fe5f 	bl	80118c8 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8011c0a:	bf00      	nop
}
 8011c0c:	3718      	adds	r7, #24
 8011c0e:	46bd      	mov	sp, r7
 8011c10:	bd80      	pop	{r7, pc}
 8011c12:	bf00      	nop
 8011c14:	58000c00 	.word	0x58000c00
 8011c18:	20002258 	.word	0x20002258

08011c1c <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8011c1c:	b580      	push	{r7, lr}
 8011c1e:	b084      	sub	sp, #16
 8011c20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011c22:	f3ef 8310 	mrs	r3, PRIMASK
 8011c26:	607b      	str	r3, [r7, #4]
  return(result);
 8011c28:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8011c2a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8011c2c:	b672      	cpsid	i
}
 8011c2e:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8011c30:	2108      	movs	r1, #8
 8011c32:	480a      	ldr	r0, [pc, #40]	@ (8011c5c <HW_IPCC_MM_FreeBufHandler+0x40>)
 8011c34:	f7ff fe16 	bl	8011864 <LL_C1_IPCC_DisableTransmitChannel>
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011c3c:	68bb      	ldr	r3, [r7, #8]
 8011c3e:	f383 8810 	msr	PRIMASK, r3
}
 8011c42:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 8011c44:	4b06      	ldr	r3, [pc, #24]	@ (8011c60 <HW_IPCC_MM_FreeBufHandler+0x44>)
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8011c4a:	2108      	movs	r1, #8
 8011c4c:	4803      	ldr	r0, [pc, #12]	@ (8011c5c <HW_IPCC_MM_FreeBufHandler+0x40>)
 8011c4e:	f7ff fe3b 	bl	80118c8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8011c52:	bf00      	nop
}
 8011c54:	3710      	adds	r7, #16
 8011c56:	46bd      	mov	sp, r7
 8011c58:	bd80      	pop	{r7, pc}
 8011c5a:	bf00      	nop
 8011c5c:	58000c00 	.word	0x58000c00
 8011c60:	20002258 	.word	0x20002258

08011c64 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8011c64:	b580      	push	{r7, lr}
 8011c66:	b084      	sub	sp, #16
 8011c68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011c6a:	f3ef 8310 	mrs	r3, PRIMASK
 8011c6e:	607b      	str	r3, [r7, #4]
  return(result);
 8011c70:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8011c72:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8011c74:	b672      	cpsid	i
}
 8011c76:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8011c78:	2108      	movs	r1, #8
 8011c7a:	4806      	ldr	r0, [pc, #24]	@ (8011c94 <HW_IPCC_TRACES_Init+0x30>)
 8011c7c:	f7ff fe04 	bl	8011888 <LL_C1_IPCC_EnableReceiveChannel>
 8011c80:	68fb      	ldr	r3, [r7, #12]
 8011c82:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011c84:	68bb      	ldr	r3, [r7, #8]
 8011c86:	f383 8810 	msr	PRIMASK, r3
}
 8011c8a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8011c8c:	bf00      	nop
}
 8011c8e:	3710      	adds	r7, #16
 8011c90:	46bd      	mov	sp, r7
 8011c92:	bd80      	pop	{r7, pc}
 8011c94:	58000c00 	.word	0x58000c00

08011c98 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8011c98:	b580      	push	{r7, lr}
 8011c9a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8011c9c:	f7fd fe56 	bl	800f94c <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8011ca0:	2108      	movs	r1, #8
 8011ca2:	4802      	ldr	r0, [pc, #8]	@ (8011cac <HW_IPCC_TRACES_EvtHandler+0x14>)
 8011ca4:	f7ff fe02 	bl	80118ac <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8011ca8:	bf00      	nop
}
 8011caa:	bd80      	pop	{r7, pc}
 8011cac:	58000c00 	.word	0x58000c00

08011cb0 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8011cb0:	b480      	push	{r7}
 8011cb2:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8011cb4:	4b05      	ldr	r3, [pc, #20]	@ (8011ccc <UTIL_LPM_Init+0x1c>)
 8011cb6:	2200      	movs	r2, #0
 8011cb8:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8011cba:	4b05      	ldr	r3, [pc, #20]	@ (8011cd0 <UTIL_LPM_Init+0x20>)
 8011cbc:	2200      	movs	r2, #0
 8011cbe:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8011cc0:	bf00      	nop
 8011cc2:	46bd      	mov	sp, r7
 8011cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cc8:	4770      	bx	lr
 8011cca:	bf00      	nop
 8011ccc:	2000225c 	.word	0x2000225c
 8011cd0:	20002260 	.word	0x20002260

08011cd4 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8011cd4:	b480      	push	{r7}
 8011cd6:	b087      	sub	sp, #28
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	6078      	str	r0, [r7, #4]
 8011cdc:	460b      	mov	r3, r1
 8011cde:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011ce0:	f3ef 8310 	mrs	r3, PRIMASK
 8011ce4:	613b      	str	r3, [r7, #16]
  return(result);
 8011ce6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8011ce8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011cea:	b672      	cpsid	i
}
 8011cec:	bf00      	nop
  
  switch(state)
 8011cee:	78fb      	ldrb	r3, [r7, #3]
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d008      	beq.n	8011d06 <UTIL_LPM_SetOffMode+0x32>
 8011cf4:	2b01      	cmp	r3, #1
 8011cf6:	d10e      	bne.n	8011d16 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8011cf8:	4b0d      	ldr	r3, [pc, #52]	@ (8011d30 <UTIL_LPM_SetOffMode+0x5c>)
 8011cfa:	681a      	ldr	r2, [r3, #0]
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	4313      	orrs	r3, r2
 8011d00:	4a0b      	ldr	r2, [pc, #44]	@ (8011d30 <UTIL_LPM_SetOffMode+0x5c>)
 8011d02:	6013      	str	r3, [r2, #0]
      break;
 8011d04:	e008      	b.n	8011d18 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	43da      	mvns	r2, r3
 8011d0a:	4b09      	ldr	r3, [pc, #36]	@ (8011d30 <UTIL_LPM_SetOffMode+0x5c>)
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	4013      	ands	r3, r2
 8011d10:	4a07      	ldr	r2, [pc, #28]	@ (8011d30 <UTIL_LPM_SetOffMode+0x5c>)
 8011d12:	6013      	str	r3, [r2, #0]
      break;
 8011d14:	e000      	b.n	8011d18 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8011d16:	bf00      	nop
 8011d18:	697b      	ldr	r3, [r7, #20]
 8011d1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	f383 8810 	msr	PRIMASK, r3
}
 8011d22:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8011d24:	bf00      	nop
 8011d26:	371c      	adds	r7, #28
 8011d28:	46bd      	mov	sp, r7
 8011d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d2e:	4770      	bx	lr
 8011d30:	20002260 	.word	0x20002260

08011d34 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8011d34:	b580      	push	{r7, lr}
 8011d36:	b094      	sub	sp, #80	@ 0x50
 8011d38:	af00      	add	r7, sp, #0
 8011d3a:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 8011d3c:	4b89      	ldr	r3, [pc, #548]	@ (8011f64 <UTIL_SEQ_Run+0x230>)
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 8011d42:	4b88      	ldr	r3, [pc, #544]	@ (8011f64 <UTIL_SEQ_Run+0x230>)
 8011d44:	681a      	ldr	r2, [r3, #0]
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	4013      	ands	r3, r2
 8011d4a:	4a86      	ldr	r2, [pc, #536]	@ (8011f64 <UTIL_SEQ_Run+0x230>)
 8011d4c:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 8011d4e:	4b86      	ldr	r3, [pc, #536]	@ (8011f68 <UTIL_SEQ_Run+0x234>)
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 8011d54:	4b85      	ldr	r3, [pc, #532]	@ (8011f6c <UTIL_SEQ_Run+0x238>)
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 8011d5a:	4b85      	ldr	r3, [pc, #532]	@ (8011f70 <UTIL_SEQ_Run+0x23c>)
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 8011d60:	4b84      	ldr	r3, [pc, #528]	@ (8011f74 <UTIL_SEQ_Run+0x240>)
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8011d66:	e112      	b.n	8011f8e <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 8011d68:	2300      	movs	r3, #0
 8011d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8011d6c:	e002      	b.n	8011d74 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 8011d6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011d70:	3301      	adds	r3, #1
 8011d72:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8011d74:	4a80      	ldr	r2, [pc, #512]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011d76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011d78:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8011d7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d7e:	401a      	ands	r2, r3
 8011d80:	4b78      	ldr	r3, [pc, #480]	@ (8011f64 <UTIL_SEQ_Run+0x230>)
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	4013      	ands	r3, r2
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d0f1      	beq.n	8011d6e <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8011d8a:	4a7b      	ldr	r2, [pc, #492]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011d8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011d8e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8011d92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d94:	401a      	ands	r2, r3
 8011d96:	4b73      	ldr	r3, [pc, #460]	@ (8011f64 <UTIL_SEQ_Run+0x230>)
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	4013      	ands	r3, r2
 8011d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8011d9e:	4a76      	ldr	r2, [pc, #472]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011da0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011da2:	00db      	lsls	r3, r3, #3
 8011da4:	4413      	add	r3, r2
 8011da6:	685a      	ldr	r2, [r3, #4]
 8011da8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011daa:	4013      	ands	r3, r2
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d106      	bne.n	8011dbe <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8011db0:	4a71      	ldr	r2, [pc, #452]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011db2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011db4:	00db      	lsls	r3, r3, #3
 8011db6:	4413      	add	r3, r2
 8011db8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011dbc:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 8011dbe:	4b6a      	ldr	r3, [pc, #424]	@ (8011f68 <UTIL_SEQ_Run+0x234>)
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 8011dc4:	4a6c      	ldr	r2, [pc, #432]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011dc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011dc8:	00db      	lsls	r3, r3, #3
 8011dca:	4413      	add	r3, r2
 8011dcc:	685b      	ldr	r3, [r3, #4]
 8011dce:	43da      	mvns	r2, r3
 8011dd0:	4b6a      	ldr	r3, [pc, #424]	@ (8011f7c <UTIL_SEQ_Run+0x248>)
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	4313      	orrs	r3, r2
 8011dd6:	4a69      	ldr	r2, [pc, #420]	@ (8011f7c <UTIL_SEQ_Run+0x248>)
 8011dd8:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 8011dda:	4b68      	ldr	r3, [pc, #416]	@ (8011f7c <UTIL_SEQ_Run+0x248>)
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	43db      	mvns	r3, r3
 8011de0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011de2:	4013      	ands	r3, r2
 8011de4:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 8011de6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011de8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011dea:	4013      	ands	r3, r2
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d003      	beq.n	8011df8 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 8011df0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011df4:	4013      	ands	r3, r2
 8011df6:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 8011df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d102      	bne.n	8011e04 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 8011dfe:	4b5f      	ldr	r3, [pc, #380]	@ (8011f7c <UTIL_SEQ_Run+0x248>)
 8011e00:	2200      	movs	r2, #0
 8011e02:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8011e04:	4a5c      	ldr	r2, [pc, #368]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011e06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e08:	00db      	lsls	r3, r3, #3
 8011e0a:	4413      	add	r3, r2
 8011e0c:	685a      	ldr	r2, [r3, #4]
 8011e0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e10:	4013      	ands	r3, r2
 8011e12:	4618      	mov	r0, r3
 8011e14:	f000 fa43 	bl	801229e <SEQ_BitPosition>
 8011e18:	4603      	mov	r3, r0
 8011e1a:	461a      	mov	r2, r3
 8011e1c:	4b58      	ldr	r3, [pc, #352]	@ (8011f80 <UTIL_SEQ_Run+0x24c>)
 8011e1e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011e20:	f3ef 8310 	mrs	r3, PRIMASK
 8011e24:	61fb      	str	r3, [r7, #28]
  return(result);
 8011e26:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8011e28:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8011e2a:	b672      	cpsid	i
}
 8011e2c:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 8011e2e:	4b54      	ldr	r3, [pc, #336]	@ (8011f80 <UTIL_SEQ_Run+0x24c>)
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	2201      	movs	r2, #1
 8011e34:	fa02 f303 	lsl.w	r3, r2, r3
 8011e38:	43da      	mvns	r2, r3
 8011e3a:	4b4b      	ldr	r3, [pc, #300]	@ (8011f68 <UTIL_SEQ_Run+0x234>)
 8011e3c:	681b      	ldr	r3, [r3, #0]
 8011e3e:	4013      	ands	r3, r2
 8011e40:	4a49      	ldr	r2, [pc, #292]	@ (8011f68 <UTIL_SEQ_Run+0x234>)
 8011e42:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8011e44:	2301      	movs	r3, #1
 8011e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011e48:	e013      	b.n	8011e72 <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 8011e4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e4c:	3b01      	subs	r3, #1
 8011e4e:	4a4a      	ldr	r2, [pc, #296]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011e50:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8011e54:	4b4a      	ldr	r3, [pc, #296]	@ (8011f80 <UTIL_SEQ_Run+0x24c>)
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	2201      	movs	r2, #1
 8011e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8011e5e:	43da      	mvns	r2, r3
 8011e60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e62:	3b01      	subs	r3, #1
 8011e64:	400a      	ands	r2, r1
 8011e66:	4944      	ldr	r1, [pc, #272]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011e68:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8011e6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e6e:	3b01      	subs	r3, #1
 8011e70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011e72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d1e8      	bne.n	8011e4a <UTIL_SEQ_Run+0x116>
 8011e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e7a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011e7c:	69bb      	ldr	r3, [r7, #24]
 8011e7e:	f383 8810 	msr	PRIMASK, r3
}
 8011e82:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 8011e84:	4b3e      	ldr	r3, [pc, #248]	@ (8011f80 <UTIL_SEQ_Run+0x24c>)
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	4618      	mov	r0, r3
 8011e8a:	f000 f9e9 	bl	8012260 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 8011e8e:	4b3c      	ldr	r3, [pc, #240]	@ (8011f80 <UTIL_SEQ_Run+0x24c>)
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	2b1f      	cmp	r3, #31
 8011e94:	d878      	bhi.n	8011f88 <UTIL_SEQ_Run+0x254>
 8011e96:	4b3a      	ldr	r3, [pc, #232]	@ (8011f80 <UTIL_SEQ_Run+0x24c>)
 8011e98:	681b      	ldr	r3, [r3, #0]
 8011e9a:	4a3a      	ldr	r2, [pc, #232]	@ (8011f84 <UTIL_SEQ_Run+0x250>)
 8011e9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d071      	beq.n	8011f88 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8011ea4:	2300      	movs	r3, #0
 8011ea6:	637b      	str	r3, [r7, #52]	@ 0x34
 8011ea8:	e01e      	b.n	8011ee8 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 8011eaa:	4a33      	ldr	r2, [pc, #204]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011eae:	00db      	lsls	r3, r3, #3
 8011eb0:	4413      	add	r3, r2
 8011eb2:	685a      	ldr	r2, [r3, #4]
 8011eb4:	4b32      	ldr	r3, [pc, #200]	@ (8011f80 <UTIL_SEQ_Run+0x24c>)
 8011eb6:	681b      	ldr	r3, [r3, #0]
 8011eb8:	2101      	movs	r1, #1
 8011eba:	fa01 f303 	lsl.w	r3, r1, r3
 8011ebe:	43db      	mvns	r3, r3
 8011ec0:	401a      	ands	r2, r3
 8011ec2:	492d      	ldr	r1, [pc, #180]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ec6:	00db      	lsls	r3, r3, #3
 8011ec8:	440b      	add	r3, r1
 8011eca:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 8011ecc:	4a2a      	ldr	r2, [pc, #168]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ed0:	00db      	lsls	r3, r3, #3
 8011ed2:	4413      	add	r3, r2
 8011ed4:	685a      	ldr	r2, [r3, #4]
 8011ed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ed8:	009b      	lsls	r3, r3, #2
 8011eda:	3350      	adds	r3, #80	@ 0x50
 8011edc:	443b      	add	r3, r7
 8011ede:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8011ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ee4:	3301      	adds	r3, #1
 8011ee6:	637b      	str	r3, [r7, #52]	@ 0x34
 8011ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d0dd      	beq.n	8011eaa <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 8011eee:	4b24      	ldr	r3, [pc, #144]	@ (8011f80 <UTIL_SEQ_Run+0x24c>)
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	4a24      	ldr	r2, [pc, #144]	@ (8011f84 <UTIL_SEQ_Run+0x250>)
 8011ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011ef8:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8011efa:	2300      	movs	r3, #0
 8011efc:	633b      	str	r3, [r7, #48]	@ 0x30
 8011efe:	e013      	b.n	8011f28 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 8011f00:	4a1d      	ldr	r2, [pc, #116]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f04:	00db      	lsls	r3, r3, #3
 8011f06:	4413      	add	r3, r2
 8011f08:	685a      	ldr	r2, [r3, #4]
 8011f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f0c:	009b      	lsls	r3, r3, #2
 8011f0e:	3350      	adds	r3, #80	@ 0x50
 8011f10:	443b      	add	r3, r7
 8011f12:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011f16:	401a      	ands	r2, r3
 8011f18:	4917      	ldr	r1, [pc, #92]	@ (8011f78 <UTIL_SEQ_Run+0x244>)
 8011f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f1c:	00db      	lsls	r3, r3, #3
 8011f1e:	440b      	add	r3, r1
 8011f20:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8011f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f24:	3301      	adds	r3, #1
 8011f26:	633b      	str	r3, [r7, #48]	@ 0x30
 8011f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d0e8      	beq.n	8011f00 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 8011f2e:	4b14      	ldr	r3, [pc, #80]	@ (8011f80 <UTIL_SEQ_Run+0x24c>)
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	4618      	mov	r0, r3
 8011f34:	f000 f99e 	bl	8012274 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 8011f38:	4b0b      	ldr	r3, [pc, #44]	@ (8011f68 <UTIL_SEQ_Run+0x234>)
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 8011f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8011f6c <UTIL_SEQ_Run+0x238>)
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 8011f44:	4b0a      	ldr	r3, [pc, #40]	@ (8011f70 <UTIL_SEQ_Run+0x23c>)
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 8011f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8011f74 <UTIL_SEQ_Run+0x240>)
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 8011f50:	4b0b      	ldr	r3, [pc, #44]	@ (8011f80 <UTIL_SEQ_Run+0x24c>)
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	2201      	movs	r2, #1
 8011f56:	409a      	lsls	r2, r3
 8011f58:	4b08      	ldr	r3, [pc, #32]	@ (8011f7c <UTIL_SEQ_Run+0x248>)
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	4313      	orrs	r3, r2
 8011f5e:	4a07      	ldr	r2, [pc, #28]	@ (8011f7c <UTIL_SEQ_Run+0x248>)
 8011f60:	6013      	str	r3, [r2, #0]
 8011f62:	e014      	b.n	8011f8e <UTIL_SEQ_Run+0x25a>
 8011f64:	20000020 	.word	0x20000020
 8011f68:	20002264 	.word	0x20002264
 8011f6c:	20002268 	.word	0x20002268
 8011f70:	2000001c 	.word	0x2000001c
 8011f74:	2000226c 	.word	0x2000226c
 8011f78:	200022f4 	.word	0x200022f4
 8011f7c:	200022fc 	.word	0x200022fc
 8011f80:	20002270 	.word	0x20002270
 8011f84:	20002274 	.word	0x20002274
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 8011f88:	2000      	movs	r0, #0
 8011f8a:	f000 f97d 	bl	8012288 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8011f8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011f90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f92:	401a      	ands	r2, r3
 8011f94:	4b22      	ldr	r3, [pc, #136]	@ (8012020 <UTIL_SEQ_Run+0x2ec>)
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	4013      	ands	r3, r2
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d005      	beq.n	8011faa <UTIL_SEQ_Run+0x276>
 8011f9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011fa2:	4013      	ands	r3, r2
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	f43f aedf 	beq.w	8011d68 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8011faa:	4b1e      	ldr	r3, [pc, #120]	@ (8012024 <UTIL_SEQ_Run+0x2f0>)
 8011fac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011fb0:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 8011fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8012028 <UTIL_SEQ_Run+0x2f4>)
 8011fb4:	681a      	ldr	r2, [r3, #0]
 8011fb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011fb8:	4013      	ands	r3, r2
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d129      	bne.n	8012012 <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 8011fbe:	f000 f941 	bl	8012244 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8011fc6:	617b      	str	r3, [r7, #20]
  return(result);
 8011fc8:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8011fca:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8011fcc:	b672      	cpsid	i
}
 8011fce:	bf00      	nop
        local_taskset = TaskSet;
 8011fd0:	4b16      	ldr	r3, [pc, #88]	@ (801202c <UTIL_SEQ_Run+0x2f8>)
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 8011fd6:	4b16      	ldr	r3, [pc, #88]	@ (8012030 <UTIL_SEQ_Run+0x2fc>)
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 8011fdc:	4b15      	ldr	r3, [pc, #84]	@ (8012034 <UTIL_SEQ_Run+0x300>)
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8011fe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011fe6:	401a      	ands	r2, r3
 8011fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8012020 <UTIL_SEQ_Run+0x2ec>)
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	4013      	ands	r3, r2
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d107      	bne.n	8012002 <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 8011ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8012028 <UTIL_SEQ_Run+0x2f4>)
 8011ff4:	681a      	ldr	r2, [r3, #0]
 8011ff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011ff8:	4013      	ands	r3, r2
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d101      	bne.n	8012002 <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 8011ffe:	f7ef fe9f 	bl	8001d40 <UTIL_SEQ_Idle>
 8012002:	6a3b      	ldr	r3, [r7, #32]
 8012004:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012006:	693b      	ldr	r3, [r7, #16]
 8012008:	f383 8810 	msr	PRIMASK, r3
}
 801200c:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 801200e:	f000 f920 	bl	8012252 <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 8012012:	4a03      	ldr	r2, [pc, #12]	@ (8012020 <UTIL_SEQ_Run+0x2ec>)
 8012014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012016:	6013      	str	r3, [r2, #0]

    return;
 8012018:	bf00      	nop
}
 801201a:	3750      	adds	r7, #80	@ 0x50
 801201c:	46bd      	mov	sp, r7
 801201e:	bd80      	pop	{r7, pc}
 8012020:	20000020 	.word	0x20000020
 8012024:	20002270 	.word	0x20002270
 8012028:	2000226c 	.word	0x2000226c
 801202c:	20002264 	.word	0x20002264
 8012030:	20002268 	.word	0x20002268
 8012034:	2000001c 	.word	0x2000001c

08012038 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8012038:	b580      	push	{r7, lr}
 801203a:	b088      	sub	sp, #32
 801203c:	af00      	add	r7, sp, #0
 801203e:	60f8      	str	r0, [r7, #12]
 8012040:	60b9      	str	r1, [r7, #8]
 8012042:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012044:	f3ef 8310 	mrs	r3, PRIMASK
 8012048:	617b      	str	r3, [r7, #20]
  return(result);
 801204a:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801204c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801204e:	b672      	cpsid	i
}
 8012050:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8012052:	68f8      	ldr	r0, [r7, #12]
 8012054:	f000 f923 	bl	801229e <SEQ_BitPosition>
 8012058:	4603      	mov	r3, r0
 801205a:	4619      	mov	r1, r3
 801205c:	4a06      	ldr	r2, [pc, #24]	@ (8012078 <UTIL_SEQ_RegTask+0x40>)
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8012064:	69fb      	ldr	r3, [r7, #28]
 8012066:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012068:	69bb      	ldr	r3, [r7, #24]
 801206a:	f383 8810 	msr	PRIMASK, r3
}
 801206e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 8012070:	bf00      	nop
}
 8012072:	3720      	adds	r7, #32
 8012074:	46bd      	mov	sp, r7
 8012076:	bd80      	pop	{r7, pc}
 8012078:	20002274 	.word	0x20002274

0801207c <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 801207c:	b480      	push	{r7}
 801207e:	b087      	sub	sp, #28
 8012080:	af00      	add	r7, sp, #0
 8012082:	6078      	str	r0, [r7, #4]
 8012084:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012086:	f3ef 8310 	mrs	r3, PRIMASK
 801208a:	60fb      	str	r3, [r7, #12]
  return(result);
 801208c:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801208e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012090:	b672      	cpsid	i
}
 8012092:	bf00      	nop

    TaskSet |= TaskId_bm;
 8012094:	4b0d      	ldr	r3, [pc, #52]	@ (80120cc <UTIL_SEQ_SetTask+0x50>)
 8012096:	681a      	ldr	r2, [r3, #0]
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	4313      	orrs	r3, r2
 801209c:	4a0b      	ldr	r2, [pc, #44]	@ (80120cc <UTIL_SEQ_SetTask+0x50>)
 801209e:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 80120a0:	4a0b      	ldr	r2, [pc, #44]	@ (80120d0 <UTIL_SEQ_SetTask+0x54>)
 80120a2:	683b      	ldr	r3, [r7, #0]
 80120a4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	431a      	orrs	r2, r3
 80120ac:	4908      	ldr	r1, [pc, #32]	@ (80120d0 <UTIL_SEQ_SetTask+0x54>)
 80120ae:	683b      	ldr	r3, [r7, #0]
 80120b0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80120b4:	697b      	ldr	r3, [r7, #20]
 80120b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80120b8:	693b      	ldr	r3, [r7, #16]
 80120ba:	f383 8810 	msr	PRIMASK, r3
}
 80120be:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 80120c0:	bf00      	nop
}
 80120c2:	371c      	adds	r7, #28
 80120c4:	46bd      	mov	sp, r7
 80120c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ca:	4770      	bx	lr
 80120cc:	20002264 	.word	0x20002264
 80120d0:	200022f4 	.word	0x200022f4

080120d4 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80120d4:	b480      	push	{r7}
 80120d6:	b087      	sub	sp, #28
 80120d8:	af00      	add	r7, sp, #0
 80120da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80120dc:	f3ef 8310 	mrs	r3, PRIMASK
 80120e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80120e2:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80120e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80120e6:	b672      	cpsid	i
}
 80120e8:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	43da      	mvns	r2, r3
 80120ee:	4b08      	ldr	r3, [pc, #32]	@ (8012110 <UTIL_SEQ_PauseTask+0x3c>)
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	4013      	ands	r3, r2
 80120f4:	4a06      	ldr	r2, [pc, #24]	@ (8012110 <UTIL_SEQ_PauseTask+0x3c>)
 80120f6:	6013      	str	r3, [r2, #0]
 80120f8:	697b      	ldr	r3, [r7, #20]
 80120fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80120fc:	693b      	ldr	r3, [r7, #16]
 80120fe:	f383 8810 	msr	PRIMASK, r3
}
 8012102:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8012104:	bf00      	nop
}
 8012106:	371c      	adds	r7, #28
 8012108:	46bd      	mov	sp, r7
 801210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801210e:	4770      	bx	lr
 8012110:	2000001c 	.word	0x2000001c

08012114 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8012114:	b480      	push	{r7}
 8012116:	b087      	sub	sp, #28
 8012118:	af00      	add	r7, sp, #0
 801211a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801211c:	f3ef 8310 	mrs	r3, PRIMASK
 8012120:	60fb      	str	r3, [r7, #12]
  return(result);
 8012122:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012124:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012126:	b672      	cpsid	i
}
 8012128:	bf00      	nop

    TaskMask |= TaskId_bm;
 801212a:	4b09      	ldr	r3, [pc, #36]	@ (8012150 <UTIL_SEQ_ResumeTask+0x3c>)
 801212c:	681a      	ldr	r2, [r3, #0]
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	4313      	orrs	r3, r2
 8012132:	4a07      	ldr	r2, [pc, #28]	@ (8012150 <UTIL_SEQ_ResumeTask+0x3c>)
 8012134:	6013      	str	r3, [r2, #0]
 8012136:	697b      	ldr	r3, [r7, #20]
 8012138:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801213a:	693b      	ldr	r3, [r7, #16]
 801213c:	f383 8810 	msr	PRIMASK, r3
}
 8012140:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8012142:	bf00      	nop
}
 8012144:	371c      	adds	r7, #28
 8012146:	46bd      	mov	sp, r7
 8012148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801214c:	4770      	bx	lr
 801214e:	bf00      	nop
 8012150:	2000001c 	.word	0x2000001c

08012154 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8012154:	b480      	push	{r7}
 8012156:	b087      	sub	sp, #28
 8012158:	af00      	add	r7, sp, #0
 801215a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801215c:	f3ef 8310 	mrs	r3, PRIMASK
 8012160:	60fb      	str	r3, [r7, #12]
  return(result);
 8012162:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012164:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012166:	b672      	cpsid	i
}
 8012168:	bf00      	nop

    EvtSet |= EvtId_bm;
 801216a:	4b09      	ldr	r3, [pc, #36]	@ (8012190 <UTIL_SEQ_SetEvt+0x3c>)
 801216c:	681a      	ldr	r2, [r3, #0]
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	4313      	orrs	r3, r2
 8012172:	4a07      	ldr	r2, [pc, #28]	@ (8012190 <UTIL_SEQ_SetEvt+0x3c>)
 8012174:	6013      	str	r3, [r2, #0]
 8012176:	697b      	ldr	r3, [r7, #20]
 8012178:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801217a:	693b      	ldr	r3, [r7, #16]
 801217c:	f383 8810 	msr	PRIMASK, r3
}
 8012180:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8012182:	bf00      	nop
}
 8012184:	371c      	adds	r7, #28
 8012186:	46bd      	mov	sp, r7
 8012188:	f85d 7b04 	ldr.w	r7, [sp], #4
 801218c:	4770      	bx	lr
 801218e:	bf00      	nop
 8012190:	20002268 	.word	0x20002268

08012194 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b088      	sub	sp, #32
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 801219c:	4b1f      	ldr	r3, [pc, #124]	@ (801221c <UTIL_SEQ_WaitEvt+0x88>)
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 80121a2:	4b1e      	ldr	r3, [pc, #120]	@ (801221c <UTIL_SEQ_WaitEvt+0x88>)
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80121aa:	d102      	bne.n	80121b2 <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 80121ac:	2300      	movs	r3, #0
 80121ae:	61fb      	str	r3, [r7, #28]
 80121b0:	e005      	b.n	80121be <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 80121b2:	4b1a      	ldr	r3, [pc, #104]	@ (801221c <UTIL_SEQ_WaitEvt+0x88>)
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	2201      	movs	r2, #1
 80121b8:	fa02 f303 	lsl.w	r3, r2, r3
 80121bc:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 80121be:	4b18      	ldr	r3, [pc, #96]	@ (8012220 <UTIL_SEQ_WaitEvt+0x8c>)
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 80121c4:	4a16      	ldr	r2, [pc, #88]	@ (8012220 <UTIL_SEQ_WaitEvt+0x8c>)
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 80121ca:	e003      	b.n	80121d4 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80121cc:	6879      	ldr	r1, [r7, #4]
 80121ce:	69f8      	ldr	r0, [r7, #28]
 80121d0:	f000 f82a 	bl	8012228 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 80121d4:	4b13      	ldr	r3, [pc, #76]	@ (8012224 <UTIL_SEQ_WaitEvt+0x90>)
 80121d6:	681a      	ldr	r2, [r3, #0]
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	4013      	ands	r3, r2
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d0f5      	beq.n	80121cc <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 80121e0:	4a0e      	ldr	r2, [pc, #56]	@ (801221c <UTIL_SEQ_WaitEvt+0x88>)
 80121e2:	69bb      	ldr	r3, [r7, #24]
 80121e4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80121e6:	f3ef 8310 	mrs	r3, PRIMASK
 80121ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80121ec:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80121ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80121f0:	b672      	cpsid	i
}
 80121f2:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	43da      	mvns	r2, r3
 80121f8:	4b0a      	ldr	r3, [pc, #40]	@ (8012224 <UTIL_SEQ_WaitEvt+0x90>)
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	4013      	ands	r3, r2
 80121fe:	4a09      	ldr	r2, [pc, #36]	@ (8012224 <UTIL_SEQ_WaitEvt+0x90>)
 8012200:	6013      	str	r3, [r2, #0]
 8012202:	693b      	ldr	r3, [r7, #16]
 8012204:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	f383 8810 	msr	PRIMASK, r3
}
 801220c:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 801220e:	4a04      	ldr	r2, [pc, #16]	@ (8012220 <UTIL_SEQ_WaitEvt+0x8c>)
 8012210:	697b      	ldr	r3, [r7, #20]
 8012212:	6013      	str	r3, [r2, #0]
    return;
 8012214:	bf00      	nop
}
 8012216:	3720      	adds	r7, #32
 8012218:	46bd      	mov	sp, r7
 801221a:	bd80      	pop	{r7, pc}
 801221c:	20002270 	.word	0x20002270
 8012220:	2000226c 	.word	0x2000226c
 8012224:	20002268 	.word	0x20002268

08012228 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 8012228:	b580      	push	{r7, lr}
 801222a:	b082      	sub	sp, #8
 801222c:	af00      	add	r7, sp, #0
 801222e:	6078      	str	r0, [r7, #4]
 8012230:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	43db      	mvns	r3, r3
 8012236:	4618      	mov	r0, r3
 8012238:	f7ff fd7c 	bl	8011d34 <UTIL_SEQ_Run>
    return;
 801223c:	bf00      	nop
}
 801223e:	3708      	adds	r7, #8
 8012240:	46bd      	mov	sp, r7
 8012242:	bd80      	pop	{r7, pc}

08012244 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8012244:	b480      	push	{r7}
 8012246:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8012248:	bf00      	nop
}
 801224a:	46bd      	mov	sp, r7
 801224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012250:	4770      	bx	lr

08012252 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8012252:	b480      	push	{r7}
 8012254:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8012256:	bf00      	nop
}
 8012258:	46bd      	mov	sp, r7
 801225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801225e:	4770      	bx	lr

08012260 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 8012260:	b480      	push	{r7}
 8012262:	b083      	sub	sp, #12
 8012264:	af00      	add	r7, sp, #0
 8012266:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8012268:	bf00      	nop
}
 801226a:	370c      	adds	r7, #12
 801226c:	46bd      	mov	sp, r7
 801226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012272:	4770      	bx	lr

08012274 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 8012274:	b480      	push	{r7}
 8012276:	b083      	sub	sp, #12
 8012278:	af00      	add	r7, sp, #0
 801227a:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 801227c:	bf00      	nop
}
 801227e:	370c      	adds	r7, #12
 8012280:	46bd      	mov	sp, r7
 8012282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012286:	4770      	bx	lr

08012288 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 8012288:	b480      	push	{r7}
 801228a:	b083      	sub	sp, #12
 801228c:	af00      	add	r7, sp, #0
 801228e:	4603      	mov	r3, r0
 8012290:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 8012292:	bf00      	nop
}
 8012294:	370c      	adds	r7, #12
 8012296:	46bd      	mov	sp, r7
 8012298:	f85d 7b04 	ldr.w	r7, [sp], #4
 801229c:	4770      	bx	lr

0801229e <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801229e:	b480      	push	{r7}
 80122a0:	b085      	sub	sp, #20
 80122a2:	af00      	add	r7, sp, #0
 80122a4:	6078      	str	r0, [r7, #4]
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d101      	bne.n	80122b4 <SEQ_BitPosition+0x16>
    return 32U;
 80122b0:	2320      	movs	r3, #32
 80122b2:	e003      	b.n	80122bc <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 80122b4:	68fb      	ldr	r3, [r7, #12]
 80122b6:	fab3 f383 	clz	r3, r3
 80122ba:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 80122bc:	f1c3 031f 	rsb	r3, r3, #31
 80122c0:	b2db      	uxtb	r3, r3
}
 80122c2:	4618      	mov	r0, r3
 80122c4:	3714      	adds	r7, #20
 80122c6:	46bd      	mov	sp, r7
 80122c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122cc:	4770      	bx	lr
	...

080122d0 <neai_outlier_init>:
 80122d0:	b508      	push	{r3, lr}
 80122d2:	4906      	ldr	r1, [pc, #24]	@ (80122ec <neai_outlier_init+0x1c>)
 80122d4:	4806      	ldr	r0, [pc, #24]	@ (80122f0 <neai_outlier_init+0x20>)
 80122d6:	f000 f833 	bl	8012340 <preprocessing_context_init>
 80122da:	4906      	ldr	r1, [pc, #24]	@ (80122f4 <neai_outlier_init+0x24>)
 80122dc:	4806      	ldr	r0, [pc, #24]	@ (80122f8 <neai_outlier_init+0x28>)
 80122de:	f000 f89b 	bl	8012418 <fisvdd_init>
 80122e2:	4b06      	ldr	r3, [pc, #24]	@ (80122fc <neai_outlier_init+0x2c>)
 80122e4:	2201      	movs	r2, #1
 80122e6:	701a      	strb	r2, [r3, #0]
 80122e8:	2000      	movs	r0, #0
 80122ea:	bd08      	pop	{r3, pc}
 80122ec:	08012c88 	.word	0x08012c88
 80122f0:	20002300 	.word	0x20002300
 80122f4:	08012c9c 	.word	0x08012c9c
 80122f8:	20005304 	.word	0x20005304
 80122fc:	200053d4 	.word	0x200053d4

08012300 <neai_outlier>:
 8012300:	4b0c      	ldr	r3, [pc, #48]	@ (8012334 <neai_outlier+0x34>)
 8012302:	781a      	ldrb	r2, [r3, #0]
 8012304:	b182      	cbz	r2, 8012328 <neai_outlier+0x28>
 8012306:	4603      	mov	r3, r0
 8012308:	b190      	cbz	r0, 8012330 <neai_outlier+0x30>
 801230a:	b510      	push	{r4, lr}
 801230c:	460c      	mov	r4, r1
 801230e:	b169      	cbz	r1, 801232c <neai_outlier+0x2c>
 8012310:	4619      	mov	r1, r3
 8012312:	4809      	ldr	r0, [pc, #36]	@ (8012338 <neai_outlier+0x38>)
 8012314:	f000 f816 	bl	8012344 <preprocessing_chain_execute>
 8012318:	4601      	mov	r1, r0
 801231a:	4808      	ldr	r0, [pc, #32]	@ (801233c <neai_outlier+0x3c>)
 801231c:	f000 f87e 	bl	801241c <fisvdd_outlier>
 8012320:	4603      	mov	r3, r0
 8012322:	7023      	strb	r3, [r4, #0]
 8012324:	2000      	movs	r0, #0
 8012326:	bd10      	pop	{r4, pc}
 8012328:	2002      	movs	r0, #2
 801232a:	4770      	bx	lr
 801232c:	2003      	movs	r0, #3
 801232e:	bd10      	pop	{r4, pc}
 8012330:	2003      	movs	r0, #3
 8012332:	4770      	bx	lr
 8012334:	200053d4 	.word	0x200053d4
 8012338:	20002300 	.word	0x20002300
 801233c:	20005304 	.word	0x20005304

08012340 <preprocessing_context_init>:
 8012340:	6001      	str	r1, [r0, #0]
 8012342:	4770      	bx	lr

08012344 <preprocessing_chain_execute>:
 8012344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012346:	4604      	mov	r4, r0
 8012348:	b083      	sub	sp, #12
 801234a:	1d05      	adds	r5, r0, #4
 801234c:	f504 56c0 	add.w	r6, r4, #6144	@ 0x1800
 8012350:	4608      	mov	r0, r1
 8012352:	2703      	movs	r7, #3
 8012354:	4629      	mov	r1, r5
 8012356:	3604      	adds	r6, #4
 8012358:	2303      	movs	r3, #3
 801235a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801235e:	f000 f813 	bl	8012388 <apply_detrending_from_interleaved>
 8012362:	4632      	mov	r2, r6
 8012364:	4629      	mov	r1, r5
 8012366:	4620      	mov	r0, r4
 8012368:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801236c:	9700      	str	r7, [sp, #0]
 801236e:	f000 f8a3 	bl	80124b8 <apply_normalization>
 8012372:	4620      	mov	r0, r4
 8012374:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012378:	9700      	str	r7, [sp, #0]
 801237a:	4631      	mov	r1, r6
 801237c:	462a      	mov	r2, r5
 801237e:	f000 f8e5 	bl	801254c <apply_pca>
 8012382:	4628      	mov	r0, r5
 8012384:	b003      	add	sp, #12
 8012386:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012388 <apply_detrending_from_interleaved>:
 8012388:	b5f0      	push	{r4, r5, r6, r7, lr}
 801238a:	1e1f      	subs	r7, r3, #0
 801238c:	b083      	sub	sp, #12
 801238e:	dd30      	ble.n	80123f2 <apply_detrending_from_interleaved+0x6a>
 8012390:	2f01      	cmp	r7, #1
 8012392:	4605      	mov	r5, r0
 8012394:	460e      	mov	r6, r1
 8012396:	4614      	mov	r4, r2
 8012398:	d02d      	beq.n	80123f6 <apply_detrending_from_interleaved+0x6e>
 801239a:	0096      	lsls	r6, r2, #2
 801239c:	ea4f 0e87 	mov.w	lr, r7, lsl #2
 80123a0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80123a4:	2500      	movs	r5, #0
 80123a6:	2c00      	cmp	r4, #0
 80123a8:	dd1c      	ble.n	80123e4 <apply_detrending_from_interleaved+0x5c>
 80123aa:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8012414 <apply_detrending_from_interleaved+0x8c>
 80123ae:	4684      	mov	ip, r0
 80123b0:	2300      	movs	r3, #0
 80123b2:	ed9c 7a00 	vldr	s14, [ip]
 80123b6:	3301      	adds	r3, #1
 80123b8:	429c      	cmp	r4, r3
 80123ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80123be:	44f4      	add	ip, lr
 80123c0:	d1f7      	bne.n	80123b2 <apply_detrending_from_interleaved+0x2a>
 80123c2:	ee07 4a10 	vmov	s14, r4
 80123c6:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80123ca:	468c      	mov	ip, r1
 80123cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80123d0:	4603      	mov	r3, r0
 80123d2:	edd3 7a00 	vldr	s15, [r3]
 80123d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80123da:	4473      	add	r3, lr
 80123dc:	ecec 7a01 	vstmia	ip!, {s15}
 80123e0:	4594      	cmp	ip, r2
 80123e2:	d1f6      	bne.n	80123d2 <apply_detrending_from_interleaved+0x4a>
 80123e4:	3501      	adds	r5, #1
 80123e6:	42af      	cmp	r7, r5
 80123e8:	f100 0004 	add.w	r0, r0, #4
 80123ec:	4431      	add	r1, r6
 80123ee:	4432      	add	r2, r6
 80123f0:	d1d9      	bne.n	80123a6 <apply_detrending_from_interleaved+0x1e>
 80123f2:	b003      	add	sp, #12
 80123f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80123f6:	aa01      	add	r2, sp, #4
 80123f8:	4621      	mov	r1, r4
 80123fa:	f000 f949 	bl	8012690 <signal_mean_f32>
 80123fe:	ed9d 0a01 	vldr	s0, [sp, #4]
 8012402:	4622      	mov	r2, r4
 8012404:	4631      	mov	r1, r6
 8012406:	eeb1 0a40 	vneg.f32	s0, s0
 801240a:	4628      	mov	r0, r5
 801240c:	f000 f93e 	bl	801268c <signal_offset_f32>
 8012410:	b003      	add	sp, #12
 8012412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012414:	00000000 	.word	0x00000000

08012418 <fisvdd_init>:
 8012418:	6001      	str	r1, [r0, #0]
 801241a:	4770      	bx	lr

0801241c <fisvdd_outlier>:
 801241c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012420:	4606      	mov	r6, r0
 8012422:	ed2d 8b04 	vpush	{d8-d9}
 8012426:	f856 7b04 	ldr.w	r7, [r6], #4
 801242a:	ed9f 8a1e 	vldr	s16, [pc, #120]	@ 80124a4 <fisvdd_outlier+0x88>
 801242e:	eddf 8a1e 	vldr	s17, [pc, #120]	@ 80124a8 <fisvdd_outlier+0x8c>
 8012432:	f107 0508 	add.w	r5, r7, #8
 8012436:	f507 6433 	add.w	r4, r7, #2864	@ 0xb30
 801243a:	b082      	sub	sp, #8
 801243c:	eeb0 9a48 	vmov.f32	s18, s16
 8012440:	4688      	mov	r8, r1
 8012442:	f607 3768 	addw	r7, r7, #2920	@ 0xb68
 8012446:	2333      	movs	r3, #51	@ 0x33
 8012448:	4629      	mov	r1, r5
 801244a:	4632      	mov	r2, r6
 801244c:	4640      	mov	r0, r8
 801244e:	ed8d 9a01 	vstr	s18, [sp, #4]
 8012452:	f000 f82f 	bl	80124b4 <lm_sub_f32>
 8012456:	aa01      	add	r2, sp, #4
 8012458:	2133      	movs	r1, #51	@ 0x33
 801245a:	4630      	mov	r0, r6
 801245c:	f000 f828 	bl	80124b0 <lm_power_f32>
 8012460:	ed9d 0a01 	vldr	s0, [sp, #4]
 8012464:	eeb1 0a40 	vneg.f32	s0, s0
 8012468:	ee80 0a28 	vdiv.f32	s0, s0, s17
 801246c:	f000 f95c 	bl	8012728 <expf>
 8012470:	35cc      	adds	r5, #204	@ 0xcc
 8012472:	ecf4 7a01 	vldmia	r4!, {s15}
 8012476:	ee67 7a80 	vmul.f32	s15, s15, s0
 801247a:	42bc      	cmp	r4, r7
 801247c:	ee38 8a27 	vadd.f32	s16, s16, s15
 8012480:	d1e1      	bne.n	8012446 <fisvdd_outlier+0x2a>
 8012482:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80124ac <fisvdd_outlier+0x90>
 8012486:	ee77 7ac8 	vsub.f32	s15, s15, s16
 801248a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801248e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012492:	bf8c      	ite	hi
 8012494:	2001      	movhi	r0, #1
 8012496:	2000      	movls	r0, #0
 8012498:	b002      	add	sp, #8
 801249a:	ecbd 8b04 	vpop	{d8-d9}
 801249e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124a2:	bf00      	nop
 80124a4:	00000000 	.word	0x00000000
 80124a8:	435164ac 	.word	0x435164ac
 80124ac:	3eb3fb4e 	.word	0x3eb3fb4e

080124b0 <lm_power_f32>:
 80124b0:	f000 b8d0 	b.w	8012654 <neai_arm_power_f32>

080124b4 <lm_sub_f32>:
 80124b4:	f000 b8de 	b.w	8012674 <neai_arm_sub_f32>

080124b8 <apply_normalization>:
 80124b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124bc:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 80124be:	2f00      	cmp	r7, #0
 80124c0:	dd33      	ble.n	801252a <apply_normalization+0x72>
 80124c2:	461d      	mov	r5, r3
 80124c4:	6803      	ldr	r3, [r0, #0]
 80124c6:	2d00      	cmp	r5, #0
 80124c8:	e9d3 9a00 	ldrd	r9, sl, [r3]
 80124cc:	dd2d      	ble.n	801252a <apply_normalization+0x72>
 80124ce:	2400      	movs	r4, #0
 80124d0:	460e      	mov	r6, r1
 80124d2:	4690      	mov	r8, r2
 80124d4:	ea4f 0b85 	mov.w	fp, r5, lsl #2
 80124d8:	eb01 0285 	add.w	r2, r1, r5, lsl #2
 80124dc:	4621      	mov	r1, r4
 80124de:	eb06 0084 	add.w	r0, r6, r4, lsl #2
 80124e2:	eb09 0e81 	add.w	lr, r9, r1, lsl #2
 80124e6:	eb0a 0c81 	add.w	ip, sl, r1, lsl #2
 80124ea:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 80124ee:	edde 6a00 	vldr	s13, [lr]
 80124f2:	eddc 7a00 	vldr	s15, [ip]
 80124f6:	ecb0 7a01 	vldmia	r0!, {s14}
 80124fa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80124fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012506:	dd12      	ble.n	801252e <apply_normalization+0x76>
 8012508:	ee37 7a66 	vsub.f32	s14, s14, s13
 801250c:	4282      	cmp	r2, r0
 801250e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8012512:	f10e 0e0c 	add.w	lr, lr, #12
 8012516:	f10c 0c0c 	add.w	ip, ip, #12
 801251a:	ece3 6a01 	vstmia	r3!, {s13}
 801251e:	d1e6      	bne.n	80124ee <apply_normalization+0x36>
 8012520:	3101      	adds	r1, #1
 8012522:	428f      	cmp	r7, r1
 8012524:	445a      	add	r2, fp
 8012526:	442c      	add	r4, r5
 8012528:	d1d9      	bne.n	80124de <apply_normalization+0x26>
 801252a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801252e:	4282      	cmp	r2, r0
 8012530:	eca3 7a01 	vstmia	r3!, {s14}
 8012534:	f10e 0e0c 	add.w	lr, lr, #12
 8012538:	f10c 0c0c 	add.w	ip, ip, #12
 801253c:	d1d7      	bne.n	80124ee <apply_normalization+0x36>
 801253e:	3101      	adds	r1, #1
 8012540:	428f      	cmp	r7, r1
 8012542:	445a      	add	r2, fp
 8012544:	442c      	add	r4, r5
 8012546:	d1ca      	bne.n	80124de <apply_normalization+0x26>
 8012548:	e7ef      	b.n	801252a <apply_normalization+0x72>
 801254a:	bf00      	nop

0801254c <apply_pca>:
 801254c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012550:	b089      	sub	sp, #36	@ 0x24
 8012552:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8012554:	9107      	str	r1, [sp, #28]
 8012556:	2c00      	cmp	r4, #0
 8012558:	dd58      	ble.n	801260c <apply_pca+0xc0>
 801255a:	461d      	mov	r5, r3
 801255c:	6803      	ldr	r3, [r0, #0]
 801255e:	4692      	mov	sl, r2
 8012560:	691a      	ldr	r2, [r3, #16]
 8012562:	68de      	ldr	r6, [r3, #12]
 8012564:	f1a2 0b04 	sub.w	fp, r2, #4
 8012568:	eb0b 0284 	add.w	r2, fp, r4, lsl #2
 801256c:	9204      	str	r2, [sp, #16]
 801256e:	2700      	movs	r7, #0
 8012570:	689a      	ldr	r2, [r3, #8]
 8012572:	9206      	str	r2, [sp, #24]
 8012574:	00ab      	lsls	r3, r5, #2
 8012576:	9305      	str	r3, [sp, #20]
 8012578:	eb01 0485 	add.w	r4, r1, r5, lsl #2
 801257c:	9701      	str	r7, [sp, #4]
 801257e:	f85b 2f04 	ldr.w	r2, [fp, #4]!
 8012582:	2a00      	cmp	r2, #0
 8012584:	dd45      	ble.n	8012612 <apply_pca+0xc6>
 8012586:	9b07      	ldr	r3, [sp, #28]
 8012588:	9801      	ldr	r0, [sp, #4]
 801258a:	e9cd 2702 	strd	r2, r7, [sp, #8]
 801258e:	eb03 0980 	add.w	r9, r3, r0, lsl #2
 8012592:	9b06      	ldr	r3, [sp, #24]
 8012594:	eb07 1c07 	add.w	ip, r7, r7, lsl #4
 8012598:	0091      	lsls	r1, r2, #2
 801259a:	eb0a 0e82 	add.w	lr, sl, r2, lsl #2
 801259e:	eb03 0887 	add.w	r8, r3, r7, lsl #2
 80125a2:	4650      	mov	r0, sl
 80125a4:	2d00      	cmp	r5, #0
 80125a6:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8012618 <apply_pca+0xcc>
 80125aa:	dd11      	ble.n	80125d0 <apply_pca+0x84>
 80125ac:	eb06 078c 	add.w	r7, r6, ip, lsl #2
 80125b0:	4642      	mov	r2, r8
 80125b2:	464b      	mov	r3, r9
 80125b4:	ecf3 7a01 	vldmia	r3!, {s15}
 80125b8:	ecb2 6a01 	vldmia	r2!, {s12}
 80125bc:	ecf7 6a01 	vldmia	r7!, {s13}
 80125c0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80125c4:	429c      	cmp	r4, r3
 80125c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80125ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80125ce:	d1f1      	bne.n	80125b4 <apply_pca+0x68>
 80125d0:	eca0 7a01 	vstmia	r0!, {s14}
 80125d4:	4586      	cmp	lr, r0
 80125d6:	f50c 7c00 	add.w	ip, ip, #512	@ 0x200
 80125da:	d1e3      	bne.n	80125a4 <apply_pca+0x58>
 80125dc:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 80125e0:	2a10      	cmp	r2, #16
 80125e2:	dc07      	bgt.n	80125f4 <apply_pca+0xa8>
 80125e4:	f1c2 0211 	rsb	r2, r2, #17
 80125e8:	eb0a 0001 	add.w	r0, sl, r1
 80125ec:	0092      	lsls	r2, r2, #2
 80125ee:	2100      	movs	r1, #0
 80125f0:	f000 f85a 	bl	80126a8 <memset>
 80125f4:	9b01      	ldr	r3, [sp, #4]
 80125f6:	442b      	add	r3, r5
 80125f8:	9301      	str	r3, [sp, #4]
 80125fa:	9b05      	ldr	r3, [sp, #20]
 80125fc:	441c      	add	r4, r3
 80125fe:	9b04      	ldr	r3, [sp, #16]
 8012600:	455b      	cmp	r3, fp
 8012602:	f10a 0a44 	add.w	sl, sl, #68	@ 0x44
 8012606:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 801260a:	d1b8      	bne.n	801257e <apply_pca+0x32>
 801260c:	b009      	add	sp, #36	@ 0x24
 801260e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012612:	0091      	lsls	r1, r2, #2
 8012614:	e7e6      	b.n	80125e4 <apply_pca+0x98>
 8012616:	bf00      	nop
 8012618:	00000000 	.word	0x00000000

0801261c <neai_arm_mean_f32>:
 801261c:	b082      	sub	sp, #8
 801261e:	9101      	str	r1, [sp, #4]
 8012620:	b191      	cbz	r1, 8012648 <neai_arm_mean_f32+0x2c>
 8012622:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8012650 <neai_arm_mean_f32+0x34>
 8012626:	460b      	mov	r3, r1
 8012628:	ecb0 7a01 	vldmia	r0!, {s14}
 801262c:	3b01      	subs	r3, #1
 801262e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012632:	d1f9      	bne.n	8012628 <neai_arm_mean_f32+0xc>
 8012634:	ed9d 7a01 	vldr	s14, [sp, #4]
 8012638:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 801263c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8012640:	edc2 6a00 	vstr	s13, [r2]
 8012644:	b002      	add	sp, #8
 8012646:	4770      	bx	lr
 8012648:	eddf 7a01 	vldr	s15, [pc, #4]	@ 8012650 <neai_arm_mean_f32+0x34>
 801264c:	e7f2      	b.n	8012634 <neai_arm_mean_f32+0x18>
 801264e:	bf00      	nop
 8012650:	00000000 	.word	0x00000000

08012654 <neai_arm_power_f32>:
 8012654:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8012670 <neai_arm_power_f32+0x1c>
 8012658:	b139      	cbz	r1, 801266a <neai_arm_power_f32+0x16>
 801265a:	ecf0 7a01 	vldmia	r0!, {s15}
 801265e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012662:	3901      	subs	r1, #1
 8012664:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012668:	d1f7      	bne.n	801265a <neai_arm_power_f32+0x6>
 801266a:	ed82 7a00 	vstr	s14, [r2]
 801266e:	4770      	bx	lr
 8012670:	00000000 	.word	0x00000000

08012674 <neai_arm_sub_f32>:
 8012674:	b14b      	cbz	r3, 801268a <neai_arm_sub_f32+0x16>
 8012676:	ecf0 7a01 	vldmia	r0!, {s15}
 801267a:	ecb1 7a01 	vldmia	r1!, {s14}
 801267e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012682:	3b01      	subs	r3, #1
 8012684:	ece2 7a01 	vstmia	r2!, {s15}
 8012688:	d1f5      	bne.n	8012676 <neai_arm_sub_f32+0x2>
 801268a:	4770      	bx	lr

0801268c <signal_offset_f32>:
 801268c:	f000 b802 	b.w	8012694 <neai_arm_offset_f32>

08012690 <signal_mean_f32>:
 8012690:	f7ff bfc4 	b.w	801261c <neai_arm_mean_f32>

08012694 <neai_arm_offset_f32>:
 8012694:	b13a      	cbz	r2, 80126a6 <neai_arm_offset_f32+0x12>
 8012696:	ecf0 7a01 	vldmia	r0!, {s15}
 801269a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801269e:	3a01      	subs	r2, #1
 80126a0:	ece1 7a01 	vstmia	r1!, {s15}
 80126a4:	d1f7      	bne.n	8012696 <neai_arm_offset_f32+0x2>
 80126a6:	4770      	bx	lr

080126a8 <memset>:
 80126a8:	4402      	add	r2, r0
 80126aa:	4603      	mov	r3, r0
 80126ac:	4293      	cmp	r3, r2
 80126ae:	d100      	bne.n	80126b2 <memset+0xa>
 80126b0:	4770      	bx	lr
 80126b2:	f803 1b01 	strb.w	r1, [r3], #1
 80126b6:	e7f9      	b.n	80126ac <memset+0x4>

080126b8 <__errno>:
 80126b8:	4b01      	ldr	r3, [pc, #4]	@ (80126c0 <__errno+0x8>)
 80126ba:	6818      	ldr	r0, [r3, #0]
 80126bc:	4770      	bx	lr
 80126be:	bf00      	nop
 80126c0:	20000024 	.word	0x20000024

080126c4 <__libc_init_array>:
 80126c4:	b570      	push	{r4, r5, r6, lr}
 80126c6:	4d0d      	ldr	r5, [pc, #52]	@ (80126fc <__libc_init_array+0x38>)
 80126c8:	4c0d      	ldr	r4, [pc, #52]	@ (8012700 <__libc_init_array+0x3c>)
 80126ca:	1b64      	subs	r4, r4, r5
 80126cc:	10a4      	asrs	r4, r4, #2
 80126ce:	2600      	movs	r6, #0
 80126d0:	42a6      	cmp	r6, r4
 80126d2:	d109      	bne.n	80126e8 <__libc_init_array+0x24>
 80126d4:	4d0b      	ldr	r5, [pc, #44]	@ (8012704 <__libc_init_array+0x40>)
 80126d6:	4c0c      	ldr	r4, [pc, #48]	@ (8012708 <__libc_init_array+0x44>)
 80126d8:	f000 f97a 	bl	80129d0 <_init>
 80126dc:	1b64      	subs	r4, r4, r5
 80126de:	10a4      	asrs	r4, r4, #2
 80126e0:	2600      	movs	r6, #0
 80126e2:	42a6      	cmp	r6, r4
 80126e4:	d105      	bne.n	80126f2 <__libc_init_array+0x2e>
 80126e6:	bd70      	pop	{r4, r5, r6, pc}
 80126e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80126ec:	4798      	blx	r3
 80126ee:	3601      	adds	r6, #1
 80126f0:	e7ee      	b.n	80126d0 <__libc_init_array+0xc>
 80126f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80126f6:	4798      	blx	r3
 80126f8:	3601      	adds	r6, #1
 80126fa:	e7f2      	b.n	80126e2 <__libc_init_array+0x1e>
 80126fc:	08031830 	.word	0x08031830
 8012700:	08031830 	.word	0x08031830
 8012704:	08031830 	.word	0x08031830
 8012708:	08031834 	.word	0x08031834

0801270c <memcpy>:
 801270c:	440a      	add	r2, r1
 801270e:	4291      	cmp	r1, r2
 8012710:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8012714:	d100      	bne.n	8012718 <memcpy+0xc>
 8012716:	4770      	bx	lr
 8012718:	b510      	push	{r4, lr}
 801271a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801271e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012722:	4291      	cmp	r1, r2
 8012724:	d1f9      	bne.n	801271a <memcpy+0xe>
 8012726:	bd10      	pop	{r4, pc}

08012728 <expf>:
 8012728:	b508      	push	{r3, lr}
 801272a:	ed2d 8b02 	vpush	{d8}
 801272e:	eef0 8a40 	vmov.f32	s17, s0
 8012732:	f000 f857 	bl	80127e4 <__ieee754_expf>
 8012736:	eeb0 8a40 	vmov.f32	s16, s0
 801273a:	eeb0 0a68 	vmov.f32	s0, s17
 801273e:	f000 f847 	bl	80127d0 <finitef>
 8012742:	b160      	cbz	r0, 801275e <expf+0x36>
 8012744:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8012784 <expf+0x5c>
 8012748:	eef4 8ae7 	vcmpe.f32	s17, s15
 801274c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012750:	dd0a      	ble.n	8012768 <expf+0x40>
 8012752:	f7ff ffb1 	bl	80126b8 <__errno>
 8012756:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8012788 <expf+0x60>
 801275a:	2322      	movs	r3, #34	@ 0x22
 801275c:	6003      	str	r3, [r0, #0]
 801275e:	eeb0 0a48 	vmov.f32	s0, s16
 8012762:	ecbd 8b02 	vpop	{d8}
 8012766:	bd08      	pop	{r3, pc}
 8012768:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801278c <expf+0x64>
 801276c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8012770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012774:	d5f3      	bpl.n	801275e <expf+0x36>
 8012776:	f7ff ff9f 	bl	80126b8 <__errno>
 801277a:	2322      	movs	r3, #34	@ 0x22
 801277c:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8012790 <expf+0x68>
 8012780:	6003      	str	r3, [r0, #0]
 8012782:	e7ec      	b.n	801275e <expf+0x36>
 8012784:	42b17217 	.word	0x42b17217
 8012788:	7f800000 	.word	0x7f800000
 801278c:	c2cff1b5 	.word	0xc2cff1b5
 8012790:	00000000 	.word	0x00000000

08012794 <sqrtf>:
 8012794:	b508      	push	{r3, lr}
 8012796:	ed2d 8b02 	vpush	{d8}
 801279a:	eeb0 8a40 	vmov.f32	s16, s0
 801279e:	f000 f8ef 	bl	8012980 <__ieee754_sqrtf>
 80127a2:	eeb4 8a48 	vcmp.f32	s16, s16
 80127a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127aa:	d60c      	bvs.n	80127c6 <sqrtf+0x32>
 80127ac:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80127cc <sqrtf+0x38>
 80127b0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80127b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127b8:	d505      	bpl.n	80127c6 <sqrtf+0x32>
 80127ba:	f7ff ff7d 	bl	80126b8 <__errno>
 80127be:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80127c2:	2321      	movs	r3, #33	@ 0x21
 80127c4:	6003      	str	r3, [r0, #0]
 80127c6:	ecbd 8b02 	vpop	{d8}
 80127ca:	bd08      	pop	{r3, pc}
 80127cc:	00000000 	.word	0x00000000

080127d0 <finitef>:
 80127d0:	ee10 3a10 	vmov	r3, s0
 80127d4:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80127d8:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80127dc:	bfac      	ite	ge
 80127de:	2000      	movge	r0, #0
 80127e0:	2001      	movlt	r0, #1
 80127e2:	4770      	bx	lr

080127e4 <__ieee754_expf>:
 80127e4:	ee10 2a10 	vmov	r2, s0
 80127e8:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 80127ec:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80127f0:	d902      	bls.n	80127f8 <__ieee754_expf+0x14>
 80127f2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80127f6:	4770      	bx	lr
 80127f8:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 80127fc:	d106      	bne.n	801280c <__ieee754_expf+0x28>
 80127fe:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8012938 <__ieee754_expf+0x154>
 8012802:	2900      	cmp	r1, #0
 8012804:	bf18      	it	ne
 8012806:	eeb0 0a67 	vmovne.f32	s0, s15
 801280a:	4770      	bx	lr
 801280c:	484b      	ldr	r0, [pc, #300]	@ (801293c <__ieee754_expf+0x158>)
 801280e:	4282      	cmp	r2, r0
 8012810:	dd02      	ble.n	8012818 <__ieee754_expf+0x34>
 8012812:	2000      	movs	r0, #0
 8012814:	f000 b8d6 	b.w	80129c4 <__math_oflowf>
 8012818:	2a00      	cmp	r2, #0
 801281a:	da05      	bge.n	8012828 <__ieee754_expf+0x44>
 801281c:	4a48      	ldr	r2, [pc, #288]	@ (8012940 <__ieee754_expf+0x15c>)
 801281e:	4293      	cmp	r3, r2
 8012820:	d902      	bls.n	8012828 <__ieee754_expf+0x44>
 8012822:	2000      	movs	r0, #0
 8012824:	f000 b8c8 	b.w	80129b8 <__math_uflowf>
 8012828:	4a46      	ldr	r2, [pc, #280]	@ (8012944 <__ieee754_expf+0x160>)
 801282a:	4293      	cmp	r3, r2
 801282c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8012830:	d952      	bls.n	80128d8 <__ieee754_expf+0xf4>
 8012832:	4a45      	ldr	r2, [pc, #276]	@ (8012948 <__ieee754_expf+0x164>)
 8012834:	4293      	cmp	r3, r2
 8012836:	ea4f 0281 	mov.w	r2, r1, lsl #2
 801283a:	d834      	bhi.n	80128a6 <__ieee754_expf+0xc2>
 801283c:	4b43      	ldr	r3, [pc, #268]	@ (801294c <__ieee754_expf+0x168>)
 801283e:	4413      	add	r3, r2
 8012840:	ed93 7a00 	vldr	s14, [r3]
 8012844:	4b42      	ldr	r3, [pc, #264]	@ (8012950 <__ieee754_expf+0x16c>)
 8012846:	4413      	add	r3, r2
 8012848:	ee30 7a47 	vsub.f32	s14, s0, s14
 801284c:	f081 0201 	eor.w	r2, r1, #1
 8012850:	edd3 7a00 	vldr	s15, [r3]
 8012854:	1a52      	subs	r2, r2, r1
 8012856:	ee37 0a67 	vsub.f32	s0, s14, s15
 801285a:	ee20 6a00 	vmul.f32	s12, s0, s0
 801285e:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 8012954 <__ieee754_expf+0x170>
 8012862:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8012958 <__ieee754_expf+0x174>
 8012866:	eee6 6a05 	vfma.f32	s13, s12, s10
 801286a:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 801295c <__ieee754_expf+0x178>
 801286e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8012872:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8012960 <__ieee754_expf+0x17c>
 8012876:	eee5 6a06 	vfma.f32	s13, s10, s12
 801287a:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8012964 <__ieee754_expf+0x180>
 801287e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8012882:	eef0 6a40 	vmov.f32	s13, s0
 8012886:	eee5 6a46 	vfms.f32	s13, s10, s12
 801288a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 801288e:	ee20 5a26 	vmul.f32	s10, s0, s13
 8012892:	bb92      	cbnz	r2, 80128fa <__ieee754_expf+0x116>
 8012894:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8012898:	eec5 7a26 	vdiv.f32	s15, s10, s13
 801289c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80128a0:	ee35 0ac0 	vsub.f32	s0, s11, s0
 80128a4:	4770      	bx	lr
 80128a6:	4b30      	ldr	r3, [pc, #192]	@ (8012968 <__ieee754_expf+0x184>)
 80128a8:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 801296c <__ieee754_expf+0x188>
 80128ac:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8012970 <__ieee754_expf+0x18c>
 80128b0:	4413      	add	r3, r2
 80128b2:	edd3 7a00 	vldr	s15, [r3]
 80128b6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80128ba:	eeb0 7a40 	vmov.f32	s14, s0
 80128be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80128c2:	ee17 2a90 	vmov	r2, s15
 80128c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80128ca:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80128ce:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8012974 <__ieee754_expf+0x190>
 80128d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80128d6:	e7be      	b.n	8012856 <__ieee754_expf+0x72>
 80128d8:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 80128dc:	d20b      	bcs.n	80128f6 <__ieee754_expf+0x112>
 80128de:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8012978 <__ieee754_expf+0x194>
 80128e2:	ee70 6a26 	vadd.f32	s13, s0, s13
 80128e6:	eef4 6ae5 	vcmpe.f32	s13, s11
 80128ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128ee:	dd02      	ble.n	80128f6 <__ieee754_expf+0x112>
 80128f0:	ee30 0a25 	vadd.f32	s0, s0, s11
 80128f4:	4770      	bx	lr
 80128f6:	2200      	movs	r2, #0
 80128f8:	e7af      	b.n	801285a <__ieee754_expf+0x76>
 80128fa:	ee36 6a66 	vsub.f32	s12, s12, s13
 80128fe:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8012902:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8012906:	bfb8      	it	lt
 8012908:	3264      	addlt	r2, #100	@ 0x64
 801290a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801290e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012912:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8012916:	ee17 3a90 	vmov	r3, s15
 801291a:	bfab      	itete	ge
 801291c:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8012920:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8012924:	ee00 3a10 	vmovge	s0, r3
 8012928:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 801297c <__ieee754_expf+0x198>
 801292c:	bfbc      	itt	lt
 801292e:	ee00 3a10 	vmovlt	s0, r3
 8012932:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8012936:	4770      	bx	lr
 8012938:	00000000 	.word	0x00000000
 801293c:	42b17217 	.word	0x42b17217
 8012940:	42cff1b5 	.word	0x42cff1b5
 8012944:	3eb17218 	.word	0x3eb17218
 8012948:	3f851591 	.word	0x3f851591
 801294c:	08031818 	.word	0x08031818
 8012950:	08031810 	.word	0x08031810
 8012954:	3331bb4c 	.word	0x3331bb4c
 8012958:	b5ddea0e 	.word	0xb5ddea0e
 801295c:	388ab355 	.word	0x388ab355
 8012960:	bb360b61 	.word	0xbb360b61
 8012964:	3e2aaaab 	.word	0x3e2aaaab
 8012968:	08031820 	.word	0x08031820
 801296c:	3fb8aa3b 	.word	0x3fb8aa3b
 8012970:	3f317180 	.word	0x3f317180
 8012974:	3717f7d1 	.word	0x3717f7d1
 8012978:	7149f2ca 	.word	0x7149f2ca
 801297c:	0d800000 	.word	0x0d800000

08012980 <__ieee754_sqrtf>:
 8012980:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8012984:	4770      	bx	lr

08012986 <with_errnof>:
 8012986:	b510      	push	{r4, lr}
 8012988:	ed2d 8b02 	vpush	{d8}
 801298c:	eeb0 8a40 	vmov.f32	s16, s0
 8012990:	4604      	mov	r4, r0
 8012992:	f7ff fe91 	bl	80126b8 <__errno>
 8012996:	eeb0 0a48 	vmov.f32	s0, s16
 801299a:	ecbd 8b02 	vpop	{d8}
 801299e:	6004      	str	r4, [r0, #0]
 80129a0:	bd10      	pop	{r4, pc}

080129a2 <xflowf>:
 80129a2:	b130      	cbz	r0, 80129b2 <xflowf+0x10>
 80129a4:	eef1 7a40 	vneg.f32	s15, s0
 80129a8:	ee27 0a80 	vmul.f32	s0, s15, s0
 80129ac:	2022      	movs	r0, #34	@ 0x22
 80129ae:	f7ff bfea 	b.w	8012986 <with_errnof>
 80129b2:	eef0 7a40 	vmov.f32	s15, s0
 80129b6:	e7f7      	b.n	80129a8 <xflowf+0x6>

080129b8 <__math_uflowf>:
 80129b8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80129c0 <__math_uflowf+0x8>
 80129bc:	f7ff bff1 	b.w	80129a2 <xflowf>
 80129c0:	10000000 	.word	0x10000000

080129c4 <__math_oflowf>:
 80129c4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80129cc <__math_oflowf+0x8>
 80129c8:	f7ff bfeb 	b.w	80129a2 <xflowf>
 80129cc:	70000000 	.word	0x70000000

080129d0 <_init>:
 80129d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129d2:	bf00      	nop
 80129d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80129d6:	bc08      	pop	{r3}
 80129d8:	469e      	mov	lr, r3
 80129da:	4770      	bx	lr

080129dc <_fini>:
 80129dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129de:	bf00      	nop
 80129e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80129e2:	bc08      	pop	{r3}
 80129e4:	469e      	mov	lr, r3
 80129e6:	4770      	bx	lr
