and r0, r0, r1, lsl #1 
mov r2, r0 
bic r0, r1, r2 
ror r1, r0, #1 
rsb r3, r1, #31 
