// Seed: 1659911419
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    output tri1 id_5,
    input supply0 id_6
);
  wire id_8;
  assign id_4 = 0;
  wire id_9;
  if (id_8) begin : LABEL_0
    assign id_0 = 1;
  end
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
endmodule
