// Seed: 2470750391
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    input id_5
    , id_6
);
  assign id_3 = {id_0, 1'd0} | id_4 == id_6;
  reg id_7, id_8, id_9 = 1, id_10, id_11;
  initial @(posedge 1 & id_5[1]) id_10 <= 1'b0;
  type_17
      id_12 (
          .id_0(id_3),
          .id_1(id_0 - id_11)
      ),
      id_13;
endmodule
