<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): COMMON_CODE/RM4/LCCM530__RM4__POWER_DOMAIN/rm4_pd.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rm4__pd_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rm4_pd.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rm4__pd_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file        RM4_PD.H</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief       Power Domain main header</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @author      Lachlan Grogan</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @copyright   This file contains proprietary and confidential information of</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *              SIL3 Pty. Ltd. (ACN 123 529 064). This code may be distributed</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *              under a license from SIL3 Pty. Ltd., and may be used, copied</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *              and/or disclosed only pursuant to the terms of that license agreement.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *              This copyright notice must be retained as part of this file at all times.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @copyright   This file is copyright SIL3 Pty. Ltd. 2003-2016, All Rights Reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * @st_fileID   LCCM530R0.FILE.002</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef _RM4_PD_H_</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define _RM4_PD_H_</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">    #include &lt;<a class="code" href="localdef_8h.html">localdef.h</a>&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">    #if C_LOCALDEF__LCCM530__ENABLE_THIS_MODULE == 1U</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        <span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">        Defines</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">        *******************************************************************************/</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        <span class="comment">/* Pmm Register Frame Definition */</span><span class="comment"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">        /** @struct pmmBase</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">        *   @brief Pmm Register Frame Definition</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">        *   This type is used to access the Pmm Registers.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">        */</span><span class="comment"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">        /** @typedef pmmBase_t</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">        *   @brief Pmm Register Frame Type Definition</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">        *   This type is used to access the Pmm Registers.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structpmm_base.html">   33</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structpmm_base.html">pmmBase</a></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        {</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structpmm_base.html#a18befbfe5ac5ae8addbf0a010f2e0591">   35</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a18befbfe5ac5ae8addbf0a010f2e0591">LOGICPDPWRCTRL0</a>;        <span class="comment">/**&lt; 0x0000: Logic Power Domain Control Register 0 */</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structpmm_base.html#abd4a82dedc277588e244f6c8b1bf178d">   36</a></span>&#160;            Luint32   <a class="code" href="structpmm_base.html#abd4a82dedc277588e244f6c8b1bf178d">rsvd1</a>[3U];            <span class="comment">/**&lt; 0x0004: Reserved*/</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structpmm_base.html#aa07ae1339e4829f541eb364306b52906">   37</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#aa07ae1339e4829f541eb364306b52906">MEMPDPWRCTRL0</a>;      <span class="comment">/**&lt; 0x0010: Memory Power Domain Control Register 0 */</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structpmm_base.html#a0cd7ef31e634d8fc33119bae80a044ab">   38</a></span>&#160;            Luint32   <a class="code" href="structpmm_base.html#a0cd7ef31e634d8fc33119bae80a044ab">rsvd2</a>[3U];            <span class="comment">/**&lt; 0x0014: Reserved*/</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structpmm_base.html#a9f150e11395cc75993a622bad37f9711">   39</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a9f150e11395cc75993a622bad37f9711">PDCLKDISREG</a>;            <span class="comment">/**&lt; 0x0020: Power Domain Clock Disable Register */</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structpmm_base.html#a782a13bf9ea1a1eb11cc809914abc246">   40</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a782a13bf9ea1a1eb11cc809914abc246">PDCLKDISSETREG</a>;     <span class="comment">/**&lt; 0x0024: Power Domain Clock Disable Set Register */</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structpmm_base.html#a1b38d555fb6ac4ab0bc6554d748cd596">   41</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a1b38d555fb6ac4ab0bc6554d748cd596">PDCLKDISCLRREG</a>;     <span class="comment">/**&lt; 0x0028: Power Domain Clock Disable Clear Register */</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structpmm_base.html#a9a534212289661203ba4b30196fe4e84">   42</a></span>&#160;            Luint32   <a class="code" href="structpmm_base.html#a9a534212289661203ba4b30196fe4e84">rsvd3</a>[5U];            <span class="comment">/**&lt; 0x002C: Reserved */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structpmm_base.html#a21ff35daec2a4ad1f22ab187dc4fdbab">   43</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a21ff35daec2a4ad1f22ab187dc4fdbab">LOGICPDPWRSTAT</a>[4U];     <span class="comment">/**&lt; 0x0040, 0x0044, 0x0048, 0x004C: Logic Power Domain Power Status Register</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">                                                - 0: PD2</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">                                                - 1: PD3</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">                                                - 2: PD4</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">                                                - 3: PD5 */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structpmm_base.html#a16d4cc64a93b96d4826505d935f65e0b">   48</a></span>&#160;            Luint32   <a class="code" href="structpmm_base.html#a16d4cc64a93b96d4826505d935f65e0b">rsvd4</a>[12U];       <span class="comment">/**&lt; 0x0050: Reserved*/</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structpmm_base.html#a79f86c58f425a97bde687430fa8e236f">   49</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a79f86c58f425a97bde687430fa8e236f">MEMPDPWRSTAT</a>[3U];   <span class="comment">/**&lt; 0x0080, 0x0084, 0x0088: Memory Power Domain Power Status Register</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">                                                - 0: RAM_PD1</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">                                                - 1: RAM_PD2</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">                                                - 2: RAM_PD3 */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structpmm_base.html#ab16117436193d5200b3918be6c447b32">   53</a></span>&#160;            Luint32   <a class="code" href="structpmm_base.html#ab16117436193d5200b3918be6c447b32">rsvd5</a>[5U];            <span class="comment">/**&lt; 0x008C: Reserved */</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structpmm_base.html#af9b13b28aba6f167d07059fb92858933">   54</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#af9b13b28aba6f167d07059fb92858933">GLOBALCTRL1</a>;            <span class="comment">/**&lt; 0x00A0: Global Control Register 1 */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structpmm_base.html#a5a26b1b8b36a2de1da64e512f4e0403f">   55</a></span>&#160;            Luint32   <a class="code" href="structpmm_base.html#a5a26b1b8b36a2de1da64e512f4e0403f">rsvd6</a>;                <span class="comment">/**&lt; 0x00A4: Reserved */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structpmm_base.html#a8e59cd6bbc2a1961b611e6c7b66c554b">   56</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a8e59cd6bbc2a1961b611e6c7b66c554b">GLOBALSTAT</a>;         <span class="comment">/**&lt; 0x00A8: Global Status Register */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structpmm_base.html#a820c87148106bfc93fae6a47ad241f4e">   57</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a820c87148106bfc93fae6a47ad241f4e">PRCKEYREG</a>;          <span class="comment">/**&lt; 0x00AC: PSCON Diagnostic Compare Key Register */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structpmm_base.html#ab553159676c6f13459e806175e512a79">   58</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#ab553159676c6f13459e806175e512a79">LPDDCSTAT1</a>;         <span class="comment">/**&lt; 0x00B0: LogicPD PSCON Diagnostic Compare Status Register 1 */</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structpmm_base.html#a88a35ab6f217be33e01aa42f08785e74">   59</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a88a35ab6f217be33e01aa42f08785e74">LPDDCSTAT2</a>;         <span class="comment">/**&lt; 0x00B4: LogicPD PSCON Diagnostic Compare Status Register 2 */</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structpmm_base.html#af61d9a72e434b4b96347c35bf9ab1876">   60</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#af61d9a72e434b4b96347c35bf9ab1876">MPDDCSTAT1</a>;         <span class="comment">/**&lt; 0x00B8: Memory PD PSCON Diagnostic Compare Status Register 1 */</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structpmm_base.html#a21b9b3b00acf33c9e88892d6702c319c">   61</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a21b9b3b00acf33c9e88892d6702c319c">MPDDCSTAT2</a>;         <span class="comment">/**&lt; 0x00BC: Memory PD PSCON Diagnostic Compare Status Register 2 */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structpmm_base.html#a1fc1b7efff72b14ea9b0e0cf56dc697e">   62</a></span>&#160;            Luint32 <a class="code" href="structpmm_base.html#a1fc1b7efff72b14ea9b0e0cf56dc697e">ISODIAGSTAT</a>;            <span class="comment">/**&lt; 0x00C0: Isolation Diagnostic Status Register */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        }<a class="code" href="rm4__pd_8h.html#aceeb80e23f10274b88b6eccfeb684932">pmmBase_t</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">        /** @def pmmREG</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">        *   @brief Pmm Register Frame Pointer</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">        *   This pointer is used by the Pmm driver to access the Pmm registers.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a57b193bea1bf1951b97bdfee07f48598">   71</a></span>&#160;<span class="preprocessor">        #define pmmREG ((pmmBase_t *)0xFFFF0000U)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#adec169007e9963ecdc2be11e5deb9278">   74</a></span>&#160;<span class="preprocessor">        #define C_PMM__DOMAIN_OFF   (0x0A)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">        /** Needs to be any other value thatn A or 9)*/</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#ab0bd6afbd2b76c859a75103a2f84d481">   76</a></span>&#160;<span class="preprocessor">        #define C_PMM__DOMAIN_ON    (0x05)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="comment">/* Bit Masks */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a9a213cb3ab83575e3ffbe7e9f9b14627">   79</a></span>&#160;<span class="preprocessor">        #define PMM_LOGICPDPWRCTRL0_LOGICPDON0      0x0F000000U     </span><span class="comment">/*PD2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a65a60ff44a335444fb1fab8a35c85016">   80</a></span>&#160;<span class="preprocessor">        #define PMM_LOGICPDPWRCTRL0_LOGICPDON1      0x000F0000U     </span><span class="comment">/*PD3*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a324a7c023c8b76fd12a25c0ffa527411">   81</a></span>&#160;<span class="preprocessor">        #define PMM_LOGICPDPWRCTRL0_LOGICPDON2      0x00000F00U     </span><span class="comment">/*PD4*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a93981436ae6983bf48a18b11e94824db">   82</a></span>&#160;<span class="preprocessor">        #define PMM_LOGICPDPWRCTRL0_LOGICPDON3      0x0000000FU     </span><span class="comment">/*PD5*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a5faa0024b8dcf7d414d0b6a8b8b4967e">   84</a></span>&#160;<span class="preprocessor">        #define PMM_MEMPDPWRCTRL0_MEMPDON0          0x0F000000U     </span><span class="comment">/*RAM_PD1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a8b576f2f8e49f8d726f5f511e8ee53af">   85</a></span>&#160;<span class="preprocessor">        #define PMM_MEMPDPWRCTRL0_MEMPDON1          0x000F0000U     </span><span class="comment">/*RAM_PD2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a9486bd56080bb50160311aa07d90443a">   86</a></span>&#160;<span class="preprocessor">        #define PMM_MEMPDPWRCTRL0_MEMPDON2          0x00000F00U     </span><span class="comment">/*RAM_PD3*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a67732623ee49b25350f594e60f046b99">   88</a></span>&#160;<span class="preprocessor">        #define PMM_LOGICPDPWRSTAT_DOMAINON         0x00000100U</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a18ef55e90d18e76be66e1bfd2371fec0">   89</a></span>&#160;<span class="preprocessor">        #define PMM_LOGICPDPWRSTAT_LOGICPDPWRSTAT   0x00000003U</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a9fa00d559a3febf9e48103a451ba1688">   90</a></span>&#160;<span class="preprocessor">        #define PMM_MEMPDPWRSTAT_DOMAINON           0x00000100U</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a310638d1e73146f2a099117d3de06119">   91</a></span>&#160;<span class="preprocessor">        #define PMM_MEMPDPWRSTAT_MEMPDPWRSTAT       0x00000003U</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a1ce5d58bbcece1ce3b2be3682709102c">   92</a></span>&#160;<span class="preprocessor">        #define PMM_GLOBALCTRL1_AUTOCLKWAKEENA      0x00000001U</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="comment">/* Configuration registers initial value */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#aa5992a1b8507af0762085a8ec85162e2">   95</a></span>&#160;<span class="preprocessor">        #define PMM_LOGICPDPWRCTRL0_CONFIGVALUE ( (Luint32)((Luint32)C_PMM__DOMAIN_ON &lt;&lt; 24U) \</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">                                                | (Luint32)((Luint32)C_PMM__DOMAIN_ON &lt;&lt; 16U) \</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">                                                | (Luint32)((Luint32)C_PMM__DOMAIN_ON &lt;&lt; 8U)  \</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">                                                | (Luint32)((Luint32)C_PMM__DOMAIN_ON &lt;&lt; 0U)  )</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a5fe9d7d84283b1580413bb9a828b7684">  100</a></span>&#160;<span class="preprocessor">        #define PMM_MEMPDPWRCTRL0_CONFIGVALUE   ( (Luint32)((Luint32)C_PMM__DOMAIN_ON &lt;&lt; 24U) \</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">                                                | (Luint32)((Luint32)C_PMM__DOMAIN_ON &lt;&lt; 16U) \</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">                                                | (Luint32)((Luint32)C_PMM__DOMAIN_ON &lt;&lt; 8U)  \</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">                                                )</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a1f4e1b388ac576e293fb469a17df1f92">  105</a></span>&#160;<span class="preprocessor">        #define PMM_PDCLKDISREG_CONFIGVALUE     ( (Luint32)((Luint32)(1U-1U) &lt;&lt; 0U) \</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">                                                | (Luint32)((Luint32)(1U-1U) &lt;&lt; 1U) \</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">                                                | (Luint32)((Luint32)(1U-0U) &lt;&lt; 2U) \</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">                                                | (Luint32)((Luint32)(1U-1U) &lt;&lt; 3U) )</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a9c6459b9bd303bfc0f66ae518ea89bc8">  110</a></span>&#160;<span class="preprocessor">        #define PMM_GLOBALCTRL1_CONFIGVALUE     ( (Luint32)((Luint32)0U &lt;&lt; 8U) \</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">                                                | (Luint32)((Luint32)0U &lt;&lt; 0U))</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">        /** @enum pmmLogicPDTag</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">        *   @brief PMM Logic Power Domain </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">        *   Used to define PMM Logic Power Domain</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5a">  119</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            <span class="comment">/*-- NOT USED*/</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aaa2064933a659de616a4545fae595c750">  123</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aaa2064933a659de616a4545fae595c750">PMM_LOGICPD1</a>    = 4U,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">            /** RTP,POM,DMM, ETM-R4 (-9.5mA 1.2V) */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa755fe622ea793b018c70ce3362f9e318">  126</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa755fe622ea793b018c70ce3362f9e318">PMM_LOGICPD2</a>    = 0U,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">            /** ADC2,N2HET2,I2C,SCI,SPI4,DCC,DCAN4 (-3.3mA 1.2V)*/</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa267e187e805b371c725fa244f9edec3b">  129</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa267e187e805b371c725fa244f9edec3b">PMM_LOGICPD3</a>    = 1U,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">            /** NA on RM48 */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa755ad0c8100cf1f295f93e8999711333">  132</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa755ad0c8100cf1f295f93e8999711333">PMM_LOGICPD4</a>    = 2U,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">            /** EMIF, MII, USBH/D, EMAC (-12.4mA 1.2V) */</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa4a72773370f02c5b56ba26dd482c4f40">  135</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa4a72773370f02c5b56ba26dd482c4f40">PMM_LOGICPD5</a>    = 3U</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        }<a class="code" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5a">RM4_PD__LOGIC_T</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">        /** @enum pmmMemPDTag</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">        *   @brief PMM Memory-Only Power Domain </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">        *   Used to define PMM Memory-Only Power Domain</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4">  144</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4a797c3df2036e546ad995a86fec3a85c1">  147</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4a797c3df2036e546ad995a86fec3a85c1">PMM_MEMPD1</a> = 0U,</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4a9b02a91be0200cc27a9d86a061b7c558">  148</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4a9b02a91be0200cc27a9d86a061b7c558">PMM_MEMPD2</a> = 1U,</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4a9c5696e873f00a6528d6781ac5132910">  149</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4a9c5696e873f00a6528d6781ac5132910">PMM_MEMPD3</a> = 2U</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        }<a class="code" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4">RM4_PD__MEMORY_T</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">        /** @enum pmmModeTag</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">        *   @brief PSCON operating mode </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">        *</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">        *   Used to define the operating mode of PSCON Compare Block</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">        */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026">  158</a></span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026">pmmModeTag</a></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        {</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026a16e2d494942b025f724a80ab9488a174">  160</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026a16e2d494942b025f724a80ab9488a174">LockStep</a>                = 0x0U,</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026a9248a447bc1c5001d5692afd5fc86f06">  161</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026a9248a447bc1c5001d5692afd5fc86f06">SelfTest</a>                = 0x6U,</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026a422dd5f5ca5a19fba53248d9159af24c">  162</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026a422dd5f5ca5a19fba53248d9159af24c">ErrorForcing</a>            = 0x9U,</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026acc901a1b0a028b9a93cbbe64da3dd98a">  163</a></span>&#160;            <a class="code" href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026acc901a1b0a028b9a93cbbe64da3dd98a">SelfTestErrorForcing</a>    = 0xFU</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        }<a class="code" href="rm4__pd_8h.html#af6afb08743422fb5f4ad9ce33c14bbfb">RM4_PD__TEST_MODE_T</a>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">        /**</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">         * The PMM provides memory-mapped registers that control the states of the supported power domains. </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">         * The PMM includes interfaces to the Power Mode Controller (PMC) and the Power State Controller (PSCON). </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">         * The PMC and PSCON control the power up/down sequence of each power domain.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">         *</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">         * Related files:</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">         * - reg_pmm.h</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">         * - sys_pmm.h</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">         * - sys_pmm.c</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">         *</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;         </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="comment">/* Pmm Interface Functions */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="rm4__pd_8h.html#a677f111b8d9604b6ab733f58105a36d8">pmmInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga6c0907b6d7e40827d6cb01c6a7455eee">vRM4_PD__Logic_On</a>(<a class="code" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5a">RM4_PD__LOGIC_T</a> logicPD);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga21a9f43becd7e67e7bd6272899f1a650">vRM4_PD__Memory_On</a>(<a class="code" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4">RM4_PD__MEMORY_T</a> memPD);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga8fe80aaf64a24666223b7475808e6f3c">vRM4_PD__Logic_Off</a>(<a class="code" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5a">RM4_PD__LOGIC_T</a> logicPD);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga31ed81d9c87610e70f8d123676bd3b23">vRM4_PD__Memory_Off</a>(<a class="code" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4">RM4_PD__MEMORY_T</a> memPD);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        Luint8 <a class="code" href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga530452b87cb00c721619af2e7ce03775">u8RM4_PD__Logic_Is_Active</a>(<a class="code" href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5a">RM4_PD__LOGIC_T</a> logicPD);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        Luint8 <a class="code" href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#gaf5d108e8aa7d061131910a907e5c5aa0">u8RM4_PD__Memory_Is_Active</a>(<a class="code" href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4">RM4_PD__MEMORY_T</a> memPD);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga1596f3b5be35cabd6132dfbff1b26fd9">vRM4_PD__Set_Mode</a>(<a class="code" href="rm4__pd_8h.html#af6afb08743422fb5f4ad9ce33c14bbfb">RM4_PD__TEST_MODE_T</a> mode);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        Luint8 <a class="code" href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga119e0a7cfdbe1baad87e1584c7e4fb3f">u8RM4_PD__Selftest</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">        Structures</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">        *******************************************************************************/</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">        Function Prototypes</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">        *******************************************************************************/</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">    #endif //#if C_LOCALDEF__LCCM530__ENABLE_THIS_MODULE == 1U</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">//safetys</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">    #ifndef C_LOCALDEF__LCCM530__ENABLE_THIS_MODULE</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">        #error</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#endif //_RM4_PD_H_</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="ttc" id="structpmm_base_html_a9a534212289661203ba4b30196fe4e84"><div class="ttname"><a href="structpmm_base.html#a9a534212289661203ba4b30196fe4e84">pmmBase::rsvd3</a></div><div class="ttdeci">Luint32 rsvd3[5U]</div><div class="ttdoc">0x002C: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:42</div></div>
<div class="ttc" id="rm4__pd_8h_html_a53eed1a5195249fcad26b38759cdb4e4"><div class="ttname"><a href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4">RM4_PD__MEMORY_T</a></div><div class="ttdeci">RM4_PD__MEMORY_T</div><div class="ttdef"><b>Definition:</b> rm4_pd.h:144</div></div>
<div class="ttc" id="rm4__pd_8h_html_a53eed1a5195249fcad26b38759cdb4e4a9c5696e873f00a6528d6781ac5132910"><div class="ttname"><a href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4a9c5696e873f00a6528d6781ac5132910">PMM_MEMPD3</a></div><div class="ttdef"><b>Definition:</b> rm4_pd.h:149</div></div>
<div class="ttc" id="rm4__pd_8h_html_a5ea3ffb497fda26b56eaacfe46f7ea5aa4a72773370f02c5b56ba26dd482c4f40"><div class="ttname"><a href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa4a72773370f02c5b56ba26dd482c4f40">PMM_LOGICPD5</a></div><div class="ttdoc">EMIF, MII, USBH/D, EMAC (-12.4mA 1.2V) </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:135</div></div>
<div class="ttc" id="structpmm_base_html_af61d9a72e434b4b96347c35bf9ab1876"><div class="ttname"><a href="structpmm_base.html#af61d9a72e434b4b96347c35bf9ab1876">pmmBase::MPDDCSTAT1</a></div><div class="ttdeci">Luint32 MPDDCSTAT1</div><div class="ttdoc">0x00B8: Memory PD PSCON Diagnostic Compare Status Register 1 </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:60</div></div>
<div class="ttc" id="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e_html_ga6c0907b6d7e40827d6cb01c6a7455eee"><div class="ttname"><a href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga6c0907b6d7e40827d6cb01c6a7455eee">vRM4_PD__Logic_On</a></div><div class="ttdeci">void vRM4_PD__Logic_On(RM4_PD__LOGIC_T logicPD)</div><div class="ttdoc">Turns on Logic Power Domain This function turns on the selected Logic Power Domain. </div><div class="ttdef"><b>Definition:</b> rm4_pd.c:134</div></div>
<div class="ttc" id="structpmm_base_html_ab553159676c6f13459e806175e512a79"><div class="ttname"><a href="structpmm_base.html#ab553159676c6f13459e806175e512a79">pmmBase::LPDDCSTAT1</a></div><div class="ttdeci">Luint32 LPDDCSTAT1</div><div class="ttdoc">0x00B0: LogicPD PSCON Diagnostic Compare Status Register 1 </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:58</div></div>
<div class="ttc" id="rm4__pd_8h_html_a57522a3a84075b4df3405105ecb2c026a16e2d494942b025f724a80ab9488a174"><div class="ttname"><a href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026a16e2d494942b025f724a80ab9488a174">LockStep</a></div><div class="ttdef"><b>Definition:</b> rm4_pd.h:160</div></div>
<div class="ttc" id="structpmm_base_html_abd4a82dedc277588e244f6c8b1bf178d"><div class="ttname"><a href="structpmm_base.html#abd4a82dedc277588e244f6c8b1bf178d">pmmBase::rsvd1</a></div><div class="ttdeci">Luint32 rsvd1[3U]</div><div class="ttdoc">0x0004: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:36</div></div>
<div class="ttc" id="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e_html_ga1596f3b5be35cabd6132dfbff1b26fd9"><div class="ttname"><a href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga1596f3b5be35cabd6132dfbff1b26fd9">vRM4_PD__Set_Mode</a></div><div class="ttdeci">void vRM4_PD__Set_Mode(RM4_PD__TEST_MODE_T mode)</div><div class="ttdoc">Set PSCON Compare Block Mode. </div><div class="ttdef"><b>Definition:</b> rm4_pd.c:374</div></div>
<div class="ttc" id="rm4__pd_8h_html_a5ea3ffb497fda26b56eaacfe46f7ea5aa755ad0c8100cf1f295f93e8999711333"><div class="ttname"><a href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa755ad0c8100cf1f295f93e8999711333">PMM_LOGICPD4</a></div><div class="ttdoc">NA on RM48. </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:132</div></div>
<div class="ttc" id="rm4__pd_8h_html_a5ea3ffb497fda26b56eaacfe46f7ea5aa755fe622ea793b018c70ce3362f9e318"><div class="ttname"><a href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa755fe622ea793b018c70ce3362f9e318">PMM_LOGICPD2</a></div><div class="ttdoc">RTP,POM,DMM, ETM-R4 (-9.5mA 1.2V) </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:126</div></div>
<div class="ttc" id="localdef_8h_html"><div class="ttname"><a href="localdef_8h.html">localdef.h</a></div></div>
<div class="ttc" id="rm4__pd_8h_html_a53eed1a5195249fcad26b38759cdb4e4a797c3df2036e546ad995a86fec3a85c1"><div class="ttname"><a href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4a797c3df2036e546ad995a86fec3a85c1">PMM_MEMPD1</a></div><div class="ttdef"><b>Definition:</b> rm4_pd.h:147</div></div>
<div class="ttc" id="structpmm_base_html_a16d4cc64a93b96d4826505d935f65e0b"><div class="ttname"><a href="structpmm_base.html#a16d4cc64a93b96d4826505d935f65e0b">pmmBase::rsvd4</a></div><div class="ttdeci">Luint32 rsvd4[12U]</div><div class="ttdoc">0x0050: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:48</div></div>
<div class="ttc" id="structpmm_base_html_aa07ae1339e4829f541eb364306b52906"><div class="ttname"><a href="structpmm_base.html#aa07ae1339e4829f541eb364306b52906">pmmBase::MEMPDPWRCTRL0</a></div><div class="ttdeci">Luint32 MEMPDPWRCTRL0</div><div class="ttdoc">0x0010: Memory Power Domain Control Register 0 </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:37</div></div>
<div class="ttc" id="structpmm_base_html_a820c87148106bfc93fae6a47ad241f4e"><div class="ttname"><a href="structpmm_base.html#a820c87148106bfc93fae6a47ad241f4e">pmmBase::PRCKEYREG</a></div><div class="ttdeci">Luint32 PRCKEYREG</div><div class="ttdoc">0x00AC: PSCON Diagnostic Compare Key Register </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:57</div></div>
<div class="ttc" id="structpmm_base_html_a5a26b1b8b36a2de1da64e512f4e0403f"><div class="ttname"><a href="structpmm_base.html#a5a26b1b8b36a2de1da64e512f4e0403f">pmmBase::rsvd6</a></div><div class="ttdeci">Luint32 rsvd6</div><div class="ttdoc">0x00A4: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:55</div></div>
<div class="ttc" id="rm4__pd_8h_html_af6afb08743422fb5f4ad9ce33c14bbfb"><div class="ttname"><a href="rm4__pd_8h.html#af6afb08743422fb5f4ad9ce33c14bbfb">RM4_PD__TEST_MODE_T</a></div><div class="ttdeci">enum pmmModeTag RM4_PD__TEST_MODE_T</div></div>
<div class="ttc" id="structpmm_base_html_a1fc1b7efff72b14ea9b0e0cf56dc697e"><div class="ttname"><a href="structpmm_base.html#a1fc1b7efff72b14ea9b0e0cf56dc697e">pmmBase::ISODIAGSTAT</a></div><div class="ttdeci">Luint32 ISODIAGSTAT</div><div class="ttdoc">0x00C0: Isolation Diagnostic Status Register </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:62</div></div>
<div class="ttc" id="structpmm_base_html_a9f150e11395cc75993a622bad37f9711"><div class="ttname"><a href="structpmm_base.html#a9f150e11395cc75993a622bad37f9711">pmmBase::PDCLKDISREG</a></div><div class="ttdeci">Luint32 PDCLKDISREG</div><div class="ttdoc">0x0020: Power Domain Clock Disable Register </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:39</div></div>
<div class="ttc" id="structpmm_base_html_a1b38d555fb6ac4ab0bc6554d748cd596"><div class="ttname"><a href="structpmm_base.html#a1b38d555fb6ac4ab0bc6554d748cd596">pmmBase::PDCLKDISCLRREG</a></div><div class="ttdeci">Luint32 PDCLKDISCLRREG</div><div class="ttdoc">0x0028: Power Domain Clock Disable Clear Register </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:41</div></div>
<div class="ttc" id="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e_html_ga21a9f43becd7e67e7bd6272899f1a650"><div class="ttname"><a href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga21a9f43becd7e67e7bd6272899f1a650">vRM4_PD__Memory_On</a></div><div class="ttdeci">void vRM4_PD__Memory_On(RM4_PD__MEMORY_T memPD)</div><div class="ttdoc">Turns on Memory Power Domain. </div><div class="ttdef"><b>Definition:</b> rm4_pd.c:184</div></div>
<div class="ttc" id="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e_html_ga8fe80aaf64a24666223b7475808e6f3c"><div class="ttname"><a href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga8fe80aaf64a24666223b7475808e6f3c">vRM4_PD__Logic_Off</a></div><div class="ttdeci">void vRM4_PD__Logic_Off(RM4_PD__LOGIC_T logicPD)</div><div class="ttdoc">Turns off Logic Power Domain. </div><div class="ttdef"><b>Definition:</b> rm4_pd.c:235</div></div>
<div class="ttc" id="structpmm_base_html_a79f86c58f425a97bde687430fa8e236f"><div class="ttname"><a href="structpmm_base.html#a79f86c58f425a97bde687430fa8e236f">pmmBase::MEMPDPWRSTAT</a></div><div class="ttdeci">Luint32 MEMPDPWRSTAT[3U]</div><div class="ttdoc">0x0080, 0x0084, 0x0088: Memory Power Domain Power Status Register </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:49</div></div>
<div class="ttc" id="structpmm_base_html_a88a35ab6f217be33e01aa42f08785e74"><div class="ttname"><a href="structpmm_base.html#a88a35ab6f217be33e01aa42f08785e74">pmmBase::LPDDCSTAT2</a></div><div class="ttdeci">Luint32 LPDDCSTAT2</div><div class="ttdoc">0x00B4: LogicPD PSCON Diagnostic Compare Status Register 2 </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:59</div></div>
<div class="ttc" id="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e_html_ga119e0a7cfdbe1baad87e1584c7e4fb3f"><div class="ttname"><a href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga119e0a7cfdbe1baad87e1584c7e4fb3f">u8RM4_PD__Selftest</a></div><div class="ttdeci">Luint8 u8RM4_PD__Selftest(void)</div><div class="ttdoc">Perform self test and return the result. </div><div class="ttdef"><b>Definition:</b> rm4_pd.c:389</div></div>
<div class="ttc" id="structpmm_base_html_a782a13bf9ea1a1eb11cc809914abc246"><div class="ttname"><a href="structpmm_base.html#a782a13bf9ea1a1eb11cc809914abc246">pmmBase::PDCLKDISSETREG</a></div><div class="ttdeci">Luint32 PDCLKDISSETREG</div><div class="ttdoc">0x0024: Power Domain Clock Disable Set Register </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:40</div></div>
<div class="ttc" id="structpmm_base_html_a8e59cd6bbc2a1961b611e6c7b66c554b"><div class="ttname"><a href="structpmm_base.html#a8e59cd6bbc2a1961b611e6c7b66c554b">pmmBase::GLOBALSTAT</a></div><div class="ttdeci">Luint32 GLOBALSTAT</div><div class="ttdoc">0x00A8: Global Status Register </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:56</div></div>
<div class="ttc" id="rm4__pd_8h_html_a57522a3a84075b4df3405105ecb2c026"><div class="ttname"><a href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026">pmmModeTag</a></div><div class="ttdeci">pmmModeTag</div><div class="ttdoc">PSCON operating mode. </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:158</div></div>
<div class="ttc" id="rm4__pd_8h_html_a5ea3ffb497fda26b56eaacfe46f7ea5aa267e187e805b371c725fa244f9edec3b"><div class="ttname"><a href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aa267e187e805b371c725fa244f9edec3b">PMM_LOGICPD3</a></div><div class="ttdoc">ADC2,N2HET2,I2C,SCI,SPI4,DCC,DCAN4 (-3.3mA 1.2V) </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:129</div></div>
<div class="ttc" id="structpmm_base_html_a0cd7ef31e634d8fc33119bae80a044ab"><div class="ttname"><a href="structpmm_base.html#a0cd7ef31e634d8fc33119bae80a044ab">pmmBase::rsvd2</a></div><div class="ttdeci">Luint32 rsvd2[3U]</div><div class="ttdoc">0x0014: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:38</div></div>
<div class="ttc" id="structpmm_base_html_a18befbfe5ac5ae8addbf0a010f2e0591"><div class="ttname"><a href="structpmm_base.html#a18befbfe5ac5ae8addbf0a010f2e0591">pmmBase::LOGICPDPWRCTRL0</a></div><div class="ttdeci">Luint32 LOGICPDPWRCTRL0</div><div class="ttdoc">0x0000: Logic Power Domain Control Register 0 </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:35</div></div>
<div class="ttc" id="rm4__pd_8h_html_a57522a3a84075b4df3405105ecb2c026a422dd5f5ca5a19fba53248d9159af24c"><div class="ttname"><a href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026a422dd5f5ca5a19fba53248d9159af24c">ErrorForcing</a></div><div class="ttdef"><b>Definition:</b> rm4_pd.h:162</div></div>
<div class="ttc" id="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e_html_ga31ed81d9c87610e70f8d123676bd3b23"><div class="ttname"><a href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga31ed81d9c87610e70f8d123676bd3b23">vRM4_PD__Memory_Off</a></div><div class="ttdeci">void vRM4_PD__Memory_Off(RM4_PD__MEMORY_T memPD)</div><div class="ttdoc">Turns off Memory Power Domain. </div><div class="ttdef"><b>Definition:</b> rm4_pd.c:282</div></div>
<div class="ttc" id="structpmm_base_html_af9b13b28aba6f167d07059fb92858933"><div class="ttname"><a href="structpmm_base.html#af9b13b28aba6f167d07059fb92858933">pmmBase::GLOBALCTRL1</a></div><div class="ttdeci">Luint32 GLOBALCTRL1</div><div class="ttdoc">0x00A0: Global Control Register 1 </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:54</div></div>
<div class="ttc" id="structpmm_base_html_ab16117436193d5200b3918be6c447b32"><div class="ttname"><a href="structpmm_base.html#ab16117436193d5200b3918be6c447b32">pmmBase::rsvd5</a></div><div class="ttdeci">Luint32 rsvd5[5U]</div><div class="ttdoc">0x008C: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:53</div></div>
<div class="ttc" id="rm4__pd_8h_html_a57522a3a84075b4df3405105ecb2c026acc901a1b0a028b9a93cbbe64da3dd98a"><div class="ttname"><a href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026acc901a1b0a028b9a93cbbe64da3dd98a">SelfTestErrorForcing</a></div><div class="ttdef"><b>Definition:</b> rm4_pd.h:163</div></div>
<div class="ttc" id="rm4__pd_8h_html_a677f111b8d9604b6ab733f58105a36d8"><div class="ttname"><a href="rm4__pd_8h.html#a677f111b8d9604b6ab733f58105a36d8">pmmInit</a></div><div class="ttdeci">void pmmInit(void)</div><div class="ttdoc">The PMM provides memory-mapped registers that control the states of the supported power domains...</div></div>
<div class="ttc" id="rm4__pd_8h_html_a57522a3a84075b4df3405105ecb2c026a9248a447bc1c5001d5692afd5fc86f06"><div class="ttname"><a href="rm4__pd_8h.html#a57522a3a84075b4df3405105ecb2c026a9248a447bc1c5001d5692afd5fc86f06">SelfTest</a></div><div class="ttdef"><b>Definition:</b> rm4_pd.h:161</div></div>
<div class="ttc" id="rm4__pd_8h_html_aceeb80e23f10274b88b6eccfeb684932"><div class="ttname"><a href="rm4__pd_8h.html#aceeb80e23f10274b88b6eccfeb684932">pmmBase_t</a></div><div class="ttdeci">volatile struct pmmBase pmmBase_t</div><div class="ttdoc">Pmm Register Frame Type Definition. </div></div>
<div class="ttc" id="structpmm_base_html_a21b9b3b00acf33c9e88892d6702c319c"><div class="ttname"><a href="structpmm_base.html#a21b9b3b00acf33c9e88892d6702c319c">pmmBase::MPDDCSTAT2</a></div><div class="ttdeci">Luint32 MPDDCSTAT2</div><div class="ttdoc">0x00BC: Memory PD PSCON Diagnostic Compare Status Register 2 </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:61</div></div>
<div class="ttc" id="rm4__pd_8h_html_a5ea3ffb497fda26b56eaacfe46f7ea5a"><div class="ttname"><a href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5a">RM4_PD__LOGIC_T</a></div><div class="ttdeci">RM4_PD__LOGIC_T</div><div class="ttdef"><b>Definition:</b> rm4_pd.h:119</div></div>
<div class="ttc" id="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e_html_gaf5d108e8aa7d061131910a907e5c5aa0"><div class="ttname"><a href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#gaf5d108e8aa7d061131910a907e5c5aa0">u8RM4_PD__Memory_Is_Active</a></div><div class="ttdeci">Luint8 u8RM4_PD__Memory_Is_Active(RM4_PD__MEMORY_T memPD)</div><div class="ttdoc">Check if the power domain is active or not. </div><div class="ttdef"><b>Definition:</b> rm4_pd.c:348</div></div>
<div class="ttc" id="structpmm_base_html"><div class="ttname"><a href="structpmm_base.html">pmmBase</a></div><div class="ttdoc">Pmm Register Frame Definition. </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:33</div></div>
<div class="ttc" id="structpmm_base_html_a21ff35daec2a4ad1f22ab187dc4fdbab"><div class="ttname"><a href="structpmm_base.html#a21ff35daec2a4ad1f22ab187dc4fdbab">pmmBase::LOGICPDPWRSTAT</a></div><div class="ttdeci">Luint32 LOGICPDPWRSTAT[4U]</div><div class="ttdoc">0x0040, 0x0044, 0x0048, 0x004C: Logic Power Domain Power Status Register </div><div class="ttdef"><b>Definition:</b> rm4_pd.h:43</div></div>
<div class="ttc" id="rm4__pd_8h_html_a5ea3ffb497fda26b56eaacfe46f7ea5aaa2064933a659de616a4545fae595c750"><div class="ttname"><a href="rm4__pd_8h.html#a5ea3ffb497fda26b56eaacfe46f7ea5aaa2064933a659de616a4545fae595c750">PMM_LOGICPD1</a></div><div class="ttdef"><b>Definition:</b> rm4_pd.h:123</div></div>
<div class="ttc" id="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e_html_ga530452b87cb00c721619af2e7ce03775"><div class="ttname"><a href="group___p_o_w_e_r___d_o_m_a_i_n_____c_o_r_e.html#ga530452b87cb00c721619af2e7ce03775">u8RM4_PD__Logic_Is_Active</a></div><div class="ttdeci">Luint8 u8RM4_PD__Logic_Is_Active(RM4_PD__LOGIC_T logicPD)</div><div class="ttdoc">Check if the power domain is active or not. </div><div class="ttdef"><b>Definition:</b> rm4_pd.c:319</div></div>
<div class="ttc" id="rm4__pd_8h_html_a53eed1a5195249fcad26b38759cdb4e4a9b02a91be0200cc27a9d86a061b7c558"><div class="ttname"><a href="rm4__pd_8h.html#a53eed1a5195249fcad26b38759cdb4e4a9b02a91be0200cc27a9d86a061b7c558">PMM_MEMPD2</a></div><div class="ttdef"><b>Definition:</b> rm4_pd.h:148</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2816495b1f5d63754796a37cec6ece7c.html">COMMON_CODE</a></li><li class="navelem"><a class="el" href="dir_07710f0e203861a2cde128d568f0b75e.html">RM4</a></li><li class="navelem"><a class="el" href="dir_083a5588e800bd3f7a8e92bfca1ae797.html">LCCM530__RM4__POWER_DOMAIN</a></li><li class="navelem"><a class="el" href="rm4__pd_8h.html">rm4_pd.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
