<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <name preferredWidth="227" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project/Terasic Technologies Inc.,Project,Library/Memory Interfaces and Controllers,Library/Memory Interfaces and Controllers/Memory Interfaces with UniPHY,Library/University Program/Memory,Library,Library/University Program,Project/Terasic Technologies Inc./C5G" />
 <window width="1696" height="1026" x="-8" y="-8" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" />
</preferences>
