vhdl xil_defaultlib  \
"../../../bd/soc/ip/soc_axi_bram_ctrl_0_0/sim/soc_axi_bram_ctrl_0_0.vhd" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_1/sim/bd_776a_psr_aclk_0.vhd" \
"../../../bd/soc/ip/soc_axi_smc_0/sim/soc_axi_smc_0.vhd" \
"../../../bd/soc/ip/soc_rst_ps7_0_50M_0/sim/soc_rst_ps7_0_50M_0.vhd" \
"../../../bd/soc/ip/soc_c_shift_ram_0_0/sim/soc_c_shift_ram_0_0.vhd" \
"../../../bd/soc/ip/soc_c_counter_binary_0_0/sim/soc_c_counter_binary_0_0.vhd" \
"../../../bd/soc/ip/soc_c_addsub_0_0/sim/soc_c_addsub_0_0.vhd" \
"../../../bd/soc/ip/soc_c_counter_binary_0_1/sim/soc_c_counter_binary_0_1.vhd" \
"../../../bd/soc/ip/soc_div_gen_0_0/sim/soc_div_gen_0_0.vhd" \
"../../../bd/soc/ip/soc_c_shift_ram_0_2/sim/soc_c_shift_ram_0_2.vhd" \
"../../../bd/soc/ip/soc_cordic_0_0/sim/soc_cordic_0_0.vhd" \
"../../../bd/soc/ip/soc_c_counter_binary_0_2/sim/soc_c_counter_binary_0_2.vhd" \
"../../../bd/soc/ip/soc_c_shift_ram_0_3/sim/soc_c_shift_ram_0_3.vhd" \
"../../../bd/soc/ip/soc_xbip_dsp48_macro_0_0/sim/soc_xbip_dsp48_macro_0_0.vhd" \
"../../../bd/soc/ip/soc_axi_gpio_0_0/sim/soc_axi_gpio_0_0.vhd" \
"../../../bd/soc/ip/soc_axi_gpio_0_1/sim/soc_axi_gpio_0_1.vhd" \
"../../../bd/soc/ip/soc_xbip_dsp48_macro_1_0/sim/soc_xbip_dsp48_macro_1_0.vhd" \
"../../../bd/soc/ip/soc_xbip_dsp48_macro_2_0/sim/soc_xbip_dsp48_macro_2_0.vhd" \
"../../../bd/soc/ip/soc_c_addsub_0_2/sim/soc_c_addsub_0_2.vhd" \
"../../../bd/soc/sim/soc.vhd" \
"../../../bd/soc/ip/soc_axi_gpio_1_0/sim/soc_axi_gpio_1_0.vhd" \
"../../../bd/soc/ip/soc_axi_bram_ctrl_0_1/sim/soc_axi_bram_ctrl_0_1.vhd" \
"../../../bd/soc/ip/soc_div_gen_0_1/sim/soc_div_gen_0_1.vhd" \
"../../../bd/soc/ip/soc_c_shift_ram_0_1/sim/soc_c_shift_ram_0_1.vhd" \
"../../../bd/soc/ip/soc_xbip_dsp48_macro_0_1/sim/soc_xbip_dsp48_macro_0_1.vhd" \
"../../../bd/soc/ip/soc_xbip_dsp48_macro_1_1/sim/soc_xbip_dsp48_macro_1_1.vhd" \
"../../../bd/soc/ip/soc_xbip_dsp48_macro_2_1/sim/soc_xbip_dsp48_macro_2_1.vhd" \
"../../../bd/soc/ip/soc_xbip_dsp48_macro_0_2/sim/soc_xbip_dsp48_macro_0_2.vhd" \
"../../../bd/soc/ip/soc_cordic_0_1/sim/soc_cordic_0_1.vhd" \
"../../../bd/soc/ip/soc_mult_gen_0_0/sim/soc_mult_gen_0_0.vhd" \
"../../../bd/soc/ip/soc_div_gen_0_3/sim/soc_div_gen_0_3.vhd" \
"../../../bd/soc/ip/soc_c_shift_ram_0_4/sim/soc_c_shift_ram_0_4.vhd" \
"../../../bd/soc/ip/soc_axi_bram_ctrl_1_0/sim/soc_axi_bram_ctrl_1_0.vhd" \
"../../../bd/soc/ip/soc_c_counter_binary_0_3/sim/soc_c_counter_binary_0_3.vhd" \

nosort
