\begin{itemize}
  \itemsep-0.5em
\item ASIC or FPGA synthesized netlist or Verilog source code, and respective
  synthesis and implementation scripts
\item ASIC or FPGA verification environment by simulation and emulation
\item Bare-metal software driver and example user software
\item User documentation for easy system integration
\item Example integration in IOb-SoC (optional)
\end{itemize}
