{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 15 15:51:27 2016 " "Info: Processing started: Fri Jan 15 15:51:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off watch_cnt -c watch_cnt " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off watch_cnt -c watch_cnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_div.v(24) " "Warning (10268): Verilog HDL information at clk_div.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_Control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_Control " "Info: Found entity 1: key_Control" {  } { { "key_Control.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/key_Control.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decimal_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_counter " "Info: Found entity 1: decimal_counter" {  } { { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Six_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Six_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Six_counter " "Info: Found entity 1: Six_counter" {  } { { "Six_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/Six_counter.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 watch_cnt.v(25) " "Warning (10229): Verilog HDL Expression warning at watch_cnt.v(25): truncated literal to match 24 bits" {  } { { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file watch_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch_cnt " "Info: Found entity 1: watch_cnt" {  } { { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "watch_cnt " "Info: Elaborating entity \"watch_cnt\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clkdiv " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:clkdiv\"" {  } { { "watch_cnt.v" "clkdiv" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_counter decimal_counter:bit_0 " "Info: Elaborating entity \"decimal_counter\" for hierarchy \"decimal_counter:bit_0\"" {  } { { "watch_cnt.v" "bit_0" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Six_counter Six_counter:bit_4 " "Info: Elaborating entity \"Six_counter\" for hierarchy \"Six_counter:bit_4\"" {  } { { "watch_cnt.v" "bit_4" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_Control key_Control:control " "Info: Elaborating entity \"key_Control\" for hierarchy \"key_Control:control\"" {  } { { "watch_cnt.v" "control" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_ key_Control.v(44) " "Warning (10240): Verilog HDL Always Construct warning at key_Control.v(44): inferring latch(es) for variable \"rst_\", which holds its previous value in one or more paths through the always construct" {  } { { "key_Control.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/key_Control.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_ key_Control.v(44) " "Info (10041): Inferred latch for \"rst_\" at key_Control.v(44)" {  } { { "key_Control.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/key_Control.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "clk_div:clkdiv\|cnt\[0\]~32 32 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: \"clk_div:clkdiv\|cnt\[0\]~32\"" {  } { { "clk_div.v" "cnt\[0\]~32" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/clk_div.v" 29 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_div:clkdiv\|lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"clk_div:clkdiv\|lpm_counter:cnt_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_div:clkdiv\|lpm_counter:cnt_rtl_0 " "Info: Instantiated megafunction \"clk_div:clkdiv\|lpm_counter:cnt_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_div:clkdiv\|lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter clk_div:clkdiv\|lpm_counter:cnt_rtl_0 " "Info: Elaborated megafunction instantiation \"clk_div:clkdiv\|lpm_counter:cnt_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"clk_div:clkdiv\|lpm_counter:cnt_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 432 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "decimal_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/decimal_counter.v" 37 -1 0 } } { "Six_counter.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_pause " "Warning (15610): No output dependent on input pin \"key_pause\"" {  } { { "watch_cnt.v" "" { Text "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Info: Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Info: Implemented 112 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.map.smsg " "Info: Generated suppressed messages file C:/Users/Sontao/OneDrive/EDA课设/watch_cnt/watch_cnt.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 15 15:51:28 2016 " "Info: Processing ended: Fri Jan 15 15:51:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
