\hypertarget{group___s32___s_c_b___peripheral___access___layer}{}\doxysection{S32\+\_\+\+SCB Peripheral Access Layer}
\label{group___s32___s_c_b___peripheral___access___layer}\index{S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}}
Collaboration diagram for S32\+\_\+\+SCB Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s32___s_c_b___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s32___s_c_b___register___masks}{S32\+\_\+\+SCB Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s32___s_c_b___type}{S32\+\_\+\+SCB\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em S32\+\_\+\+SCB -\/ Size of Registers Arrays. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_ga688e160eac1ac0ff693d096a044b4826}{S32\+\_\+\+SCB\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the S32\+\_\+\+SCB module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_ga8d23f23b39f6d6fcef0ede8a91064f53}{S32\+\_\+\+SCB\+\_\+\+BASE}}~(0x\+E000\+E000u)
\begin{DoxyCompactList}\small\item\em Peripheral S32\+\_\+\+SCB base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_ga77b56122bdf7e6875cd972313ea6d0c1}{S32\+\_\+\+SCB}}~((\mbox{\hyperlink{struct_s32___s_c_b___type}{S32\+\_\+\+SCB\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_ga8d23f23b39f6d6fcef0ede8a91064f53}{S32\+\_\+\+SCB\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral S32\+\_\+\+SCB base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_ga94ea11c52d062a4a9b46de3b3bd299f6}{S32\+\_\+\+SCB\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_ga8d23f23b39f6d6fcef0ede8a91064f53}{S32\+\_\+\+SCB\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of S32\+\_\+\+SCB peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_gacbd2f9d5088f13c08b713d620d33dfb8}{S32\+\_\+\+SCB\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_ga77b56122bdf7e6875cd972313ea6d0c1}{S32\+\_\+\+SCB}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of S32\+\_\+\+SCB peripheral base pointers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_s32___s_c_b___type}{S32\+\_\+\+SCB\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_gadfb6bc1776fa1d3fbb4d99b7cef8f5ee}{S32\+\_\+\+SCB\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s32___s_c_b___peripheral___access___layer_ga77b56122bdf7e6875cd972313ea6d0c1}\label{group___s32___s_c_b___peripheral___access___layer_ga77b56122bdf7e6875cd972313ea6d0c1}} 
\index{S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}!S32\_SCB@{S32\_SCB}}
\index{S32\_SCB@{S32\_SCB}!S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SCB}{S32\_SCB}}
{\footnotesize\ttfamily \#define S32\+\_\+\+SCB~((\mbox{\hyperlink{struct_s32___s_c_b___type}{S32\+\_\+\+SCB\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_ga8d23f23b39f6d6fcef0ede8a91064f53}{S32\+\_\+\+SCB\+\_\+\+BASE}})}



Peripheral S32\+\_\+\+SCB base pointer. 

\mbox{\Hypertarget{group___s32___s_c_b___peripheral___access___layer_ga8d23f23b39f6d6fcef0ede8a91064f53}\label{group___s32___s_c_b___peripheral___access___layer_ga8d23f23b39f6d6fcef0ede8a91064f53}} 
\index{S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}!S32\_SCB\_BASE@{S32\_SCB\_BASE}}
\index{S32\_SCB\_BASE@{S32\_SCB\_BASE}!S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SCB\_BASE}{S32\_SCB\_BASE}}
{\footnotesize\ttfamily \#define S32\+\_\+\+SCB\+\_\+\+BASE~(0x\+E000\+E000u)}



Peripheral S32\+\_\+\+SCB base address. 

\mbox{\Hypertarget{group___s32___s_c_b___peripheral___access___layer_ga94ea11c52d062a4a9b46de3b3bd299f6}\label{group___s32___s_c_b___peripheral___access___layer_ga94ea11c52d062a4a9b46de3b3bd299f6}} 
\index{S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}!S32\_SCB\_BASE\_ADDRS@{S32\_SCB\_BASE\_ADDRS}}
\index{S32\_SCB\_BASE\_ADDRS@{S32\_SCB\_BASE\_ADDRS}!S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SCB\_BASE\_ADDRS}{S32\_SCB\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define S32\+\_\+\+SCB\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_ga8d23f23b39f6d6fcef0ede8a91064f53}{S32\+\_\+\+SCB\+\_\+\+BASE}} \}}



Array initializer of S32\+\_\+\+SCB peripheral base addresses. 

\mbox{\Hypertarget{group___s32___s_c_b___peripheral___access___layer_gacbd2f9d5088f13c08b713d620d33dfb8}\label{group___s32___s_c_b___peripheral___access___layer_gacbd2f9d5088f13c08b713d620d33dfb8}} 
\index{S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}!S32\_SCB\_BASE\_PTRS@{S32\_SCB\_BASE\_PTRS}}
\index{S32\_SCB\_BASE\_PTRS@{S32\_SCB\_BASE\_PTRS}!S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SCB\_BASE\_PTRS}{S32\_SCB\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define S32\+\_\+\+SCB\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_ga77b56122bdf7e6875cd972313ea6d0c1}{S32\+\_\+\+SCB}} \}}



Array initializer of S32\+\_\+\+SCB peripheral base pointers. 

\mbox{\Hypertarget{group___s32___s_c_b___peripheral___access___layer_ga688e160eac1ac0ff693d096a044b4826}\label{group___s32___s_c_b___peripheral___access___layer_ga688e160eac1ac0ff693d096a044b4826}} 
\index{S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}!S32\_SCB\_INSTANCE\_COUNT@{S32\_SCB\_INSTANCE\_COUNT}}
\index{S32\_SCB\_INSTANCE\_COUNT@{S32\_SCB\_INSTANCE\_COUNT}!S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SCB\_INSTANCE\_COUNT}{S32\_SCB\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+SCB\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the S32\+\_\+\+SCB module. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___s32___s_c_b___peripheral___access___layer_gadfb6bc1776fa1d3fbb4d99b7cef8f5ee}\label{group___s32___s_c_b___peripheral___access___layer_gadfb6bc1776fa1d3fbb4d99b7cef8f5ee}} 
\index{S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}!S32\_SCB\_MemMapPtr@{S32\_SCB\_MemMapPtr}}
\index{S32\_SCB\_MemMapPtr@{S32\_SCB\_MemMapPtr}!S32\_SCB Peripheral Access Layer@{S32\_SCB Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SCB\_MemMapPtr}{S32\_SCB\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_s32___s_c_b___type}{S32\+\_\+\+SCB\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___s32___s_c_b___peripheral___access___layer_gadfb6bc1776fa1d3fbb4d99b7cef8f5ee}{S32\+\_\+\+SCB\+\_\+\+Mem\+Map\+Ptr}}}

