#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000189b1b29250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum00000189b19e8cd0 .enum2/s (32)
   "READ" 0,
   "WRITE" 1
 ;
S_00000189b1b2a070 .scope module, "cache_controller" "cache_controller" 3 74;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
o00000189b1b32738 .functor BUFZ 1, C4<z>; HiZ drive
v00000189b1b293e0_0 .net "clk", 0 0, o00000189b1b32738;  0 drivers
S_00000189b19e6ab0 .scope module, "tb" "tb" 3 3;
 .timescale 0 0;
v00000189b1b85270_0 .var "activate", 0 0;
v00000189b1b84eb0_0 .var "address", 15 0;
v00000189b1b84ff0_0 .net "address_f_cache", 15 0, v00000189b1b07f30_0;  1 drivers
v00000189b1b85310_0 .net "block_f_cache", 31 0, v00000189b1b1e8d0_0;  1 drivers
v00000189b1b85090_0 .var "clk", 0 0;
v00000189b1b853b0_0 .var "data", 15 0;
v00000189b1b85450_0 .net "data_f_dut", 15 0, v00000189b1b1e830_0;  1 drivers
v00000189b1b88d20_0 .var/2s "instr_type", 31 0;
v00000189b1b87420 .array "instructions", 31 0, 15 0;
v00000189b1b87ec0_0 .net "mem_load_req_f_cache", 0 0, v00000189b1b85590_0;  1 drivers
v00000189b1b87380_0 .net "mem_load_req_rdy", 0 0, v00000189b1b84c30_0;  1 drivers
v00000189b1b87060_0 .net "mem_store_ack", 0 0, v00000189b1b84870_0;  1 drivers
v00000189b1b88be0_0 .net "mem_store_completed", 0 0, v00000189b1b85770_0;  1 drivers
v00000189b1b87c40_0 .net "mem_store_req_f_cache", 0 0, v00000189b1b85630_0;  1 drivers
S_00000189b19e6c40 .scope module, "dut" "cache" 3 36, 3 80 0, S_00000189b19e6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address_in";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /OUTPUT 16 "data_out";
    .port_info 3 /INPUT 1 "activate";
    .port_info 4 /INPUT 32 "instr_type";
    .port_info 5 /OUTPUT 32 "data_to_mem";
    .port_info 6 /OUTPUT 1 "mem_load_req";
    .port_info 7 /OUTPUT 1 "mem_store_req";
    .port_info 8 /OUTPUT 1 "mem_store_ack";
    .port_info 9 /INPUT 1 "mem_store_processed";
    .port_info 10 /INPUT 1 "mem_load_req_rdy";
    .port_info 11 /OUTPUT 16 "address_to_mem";
P_00000189b1b07970 .param/l "BL_NUM_BYTES" 0 3 108, +C4<00000000000000000000000000000100>;
P_00000189b1b079a8 .param/l "CACHE_NUM_COL" 0 3 80, +C4<00000000000000000000000000001000>;
v00000189b1b07df0_0 .net "activate", 0 0, v00000189b1b85270_0;  1 drivers
v00000189b1b07e90_0 .net "address_in", 15 0, v00000189b1b84eb0_0;  1 drivers
v00000189b1b07f30_0 .var "address_to_mem", 15 0;
v00000189b1b1e5b0_0 .var "block_address", 15 0;
v00000189b1b1e650_0 .var "block_number", 15 0;
v00000189b1b1e6f0 .array "cache_data", 7 0, 31 0;
v00000189b1b1e790_0 .net "data_in", 15 0, v00000189b1b853b0_0;  1 drivers
v00000189b1b1e830_0 .var "data_out", 15 0;
v00000189b1b1e8d0_0 .var "data_to_mem", 31 0;
v00000189b1b1e970_0 .net/2s "instr_type", 31 0, v00000189b1b88d20_0;  1 drivers
v00000189b1b85590_0 .var "mem_load_req", 0 0;
v00000189b1b851d0_0 .net "mem_load_req_rdy", 0 0, v00000189b1b84c30_0;  alias, 1 drivers
v00000189b1b84870_0 .var "mem_store_ack", 0 0;
v00000189b1b84d70_0 .net "mem_store_processed", 0 0, v00000189b1b85770_0;  alias, 1 drivers
v00000189b1b85630_0 .var "mem_store_req", 0 0;
v00000189b1b85130_0 .var "read_success", 0 0;
v00000189b1b84910 .array "tag_number", 7 0, 10 0;
v00000189b1b84a50_0 .var "to_evict", 7 0;
v00000189b1b856d0_0 .var "vld", 7 0;
E_00000189b1b2d770/0 .event anyedge, v00000189b1b07df0_0, v00000189b1b07e90_0, v00000189b1b1e5b0_0, v00000189b1b1e970_0;
v00000189b1b84910_0 .array/port v00000189b1b84910, 0;
v00000189b1b84910_1 .array/port v00000189b1b84910, 1;
E_00000189b1b2d770/1 .event anyedge, v00000189b1b1e650_0, v00000189b1b856d0_0, v00000189b1b84910_0, v00000189b1b84910_1;
v00000189b1b84910_2 .array/port v00000189b1b84910, 2;
v00000189b1b84910_3 .array/port v00000189b1b84910, 3;
v00000189b1b84910_4 .array/port v00000189b1b84910, 4;
v00000189b1b84910_5 .array/port v00000189b1b84910, 5;
E_00000189b1b2d770/2 .event anyedge, v00000189b1b84910_2, v00000189b1b84910_3, v00000189b1b84910_4, v00000189b1b84910_5;
v00000189b1b84910_6 .array/port v00000189b1b84910, 6;
v00000189b1b84910_7 .array/port v00000189b1b84910, 7;
v00000189b1b1e6f0_0 .array/port v00000189b1b1e6f0, 0;
v00000189b1b1e6f0_1 .array/port v00000189b1b1e6f0, 1;
E_00000189b1b2d770/3 .event anyedge, v00000189b1b84910_6, v00000189b1b84910_7, v00000189b1b1e6f0_0, v00000189b1b1e6f0_1;
v00000189b1b1e6f0_2 .array/port v00000189b1b1e6f0, 2;
v00000189b1b1e6f0_3 .array/port v00000189b1b1e6f0, 3;
v00000189b1b1e6f0_4 .array/port v00000189b1b1e6f0, 4;
v00000189b1b1e6f0_5 .array/port v00000189b1b1e6f0, 5;
E_00000189b1b2d770/4 .event anyedge, v00000189b1b1e6f0_2, v00000189b1b1e6f0_3, v00000189b1b1e6f0_4, v00000189b1b1e6f0_5;
v00000189b1b1e6f0_6 .array/port v00000189b1b1e6f0, 6;
v00000189b1b1e6f0_7 .array/port v00000189b1b1e6f0, 7;
E_00000189b1b2d770/5 .event anyedge, v00000189b1b1e6f0_6, v00000189b1b1e6f0_7, v00000189b1b85130_0, v00000189b1b851d0_0;
E_00000189b1b2d770/6 .event anyedge, v00000189b1b1e790_0, v00000189b1b84a50_0;
E_00000189b1b2d770 .event/or E_00000189b1b2d770/0, E_00000189b1b2d770/1, E_00000189b1b2d770/2, E_00000189b1b2d770/3, E_00000189b1b2d770/4, E_00000189b1b2d770/5, E_00000189b1b2d770/6;
E_00000189b1b2cf30 .event anyedge, v00000189b1b851d0_0;
S_00000189b19e6dd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 188, 3 188 0, S_00000189b19e6c40;
 .timescale 0 0;
v00000189b1b07b20_0 .var/2s "i", 31 0;
S_00000189b1b07bc0 .scope task, "send_to_mem" "send_to_mem" 3 112, 3 112 0, S_00000189b19e6c40;
 .timescale 0 0;
v00000189b1b07d50_0 .var/2s "i", 31 0;
E_00000189b1b2d6f0 .event anyedge, v00000189b1b84d70_0;
TD_tb.dut.send_to_mem ;
    %ix/getv/s 4, v00000189b1b07d50_0;
    %load/vec4a v00000189b1b1e6f0, 4;
    %store/vec4 v00000189b1b1e8d0_0, 0, 32;
    %vpi_call/w 3 115 "$display", "Cache data[%d] is %b", v00000189b1b07d50_0, &A<v00000189b1b1e6f0, v00000189b1b07d50_0 > {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189b1b85630_0, 0, 1;
    %load/vec4 v00000189b1b07e90_0;
    %store/vec4 v00000189b1b07f30_0, 0, 16;
    %vpi_call/w 3 118 "$display", "%0t", $time {0 0 0};
T_0.0 ;
    %load/vec4 v00000189b1b84d70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_00000189b1b2d6f0;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 120 "$display", "Memory store has been processed - from cache" {0 0 0};
    %vpi_call/w 3 121 "$display", "%0t", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189b1b84870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189b1b85630_0, 0, 1;
    %end;
S_00000189b1b85940 .scope module, "simple_ram" "RAM" 3 53, 3 204 0, S_00000189b19e6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "address_in";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 1 "load_completed";
    .port_info 6 /OUTPUT 1 "store_completed";
    .port_info 7 /INPUT 1 "store_ack";
P_00000189b1b85ad0 .param/l "D_WIDTH" 0 3 205, +C4<00000000000000000000000000100000>;
P_00000189b1b85b08 .param/l "WIDTH_AD" 0 3 206, +C4<00000000000000000000000000010000>;
v00000189b1b84af0_0 .net "address_in", 15 0, v00000189b1b07f30_0;  alias, 1 drivers
v00000189b1b84b90_0 .net "clk", 0 0, v00000189b1b85090_0;  1 drivers
v00000189b1b84cd0_0 .net "data_in", 31 0, v00000189b1b1e8d0_0;  alias, 1 drivers
v00000189b1b849b0_0 .var "data_out", 31 0;
v00000189b1b84c30_0 .var "load_completed", 0 0;
v00000189b1b84f50 .array "mem", 65535 0, 31 0;
v00000189b1b854f0_0 .net "store_ack", 0 0, v00000189b1b84870_0;  alias, 1 drivers
v00000189b1b85770_0 .var "store_completed", 0 0;
v00000189b1b84e10_0 .net "wren", 0 0, v00000189b1b85630_0;  alias, 1 drivers
E_00000189b1b2d730 .event posedge, v00000189b1b84b90_0;
    .scope S_00000189b19e6c40;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189b1b85130_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_00000189b19e6c40;
T_2 ;
    %wait E_00000189b1b2d770;
    %load/vec4 v00000189b1b07df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000189b1b07e90_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call/w 3 136 "$display", "Address needs to be word aligned (divisible by 2) for now" {0 0 0};
    %vpi_call/w 3 137 "$display", "This most likely means to load a byte. If address 0x03, we should actually load word at 0x02. Then only return the upper 8 bits" {0 0 0};
    %vpi_call/w 3 138 "$finish" {0 0 0};
T_2.2 ;
    %load/vec4 v00000189b1b07e90_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 16;
    %store/vec4 v00000189b1b1e5b0_0, 0, 16;
    %load/vec4 v00000189b1b1e5b0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v00000189b1b1e650_0, 0, 16;
    %load/vec4 v00000189b1b1e970_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v00000189b1b856d0_0;
    %load/vec4 v00000189b1b1e650_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %ix/getv 4, v00000189b1b1e650_0;
    %load/vec4a v00000189b1b84910, 4;
    %load/vec4 v00000189b1b07e90_0;
    %parti/s 11, 5, 4;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189b1b85130_0, 0, 1;
    %load/vec4 v00000189b1b07e90_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %ix/getv 4, v00000189b1b1e650_0;
    %load/vec4a v00000189b1b1e6f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v00000189b1b1e830_0, 0, 16;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v00000189b1b07e90_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %ix/getv 4, v00000189b1b1e650_0;
    %load/vec4a v00000189b1b1e6f0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v00000189b1b1e830_0, 0, 16;
T_2.12 ;
T_2.11 ;
T_2.8 ;
T_2.6 ;
    %load/vec4 v00000189b1b85130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %vpi_call/w 3 158 "$display", "Shouldn't get here just yet \012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189b1b85590_0, 0, 1;
T_2.16 ;
    %load/vec4 v00000189b1b851d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.17, 6;
    %wait E_00000189b1b2cf30;
    %jmp T_2.16;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189b1b85590_0, 0, 1;
T_2.14 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000189b1b1e970_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %vpi_call/w 3 169 "$display", "Got a write instruction" {0 0 0};
    %load/vec4 v00000189b1b856d0_0;
    %load/vec4 v00000189b1b1e650_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v00000189b1b1e650_0;
    %store/vec4 v00000189b1b856d0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %ix/getv 4, v00000189b1b1e650_0;
    %store/vec4a v00000189b1b1e6f0, 4, 0;
    %load/vec4 v00000189b1b07e90_0;
    %parti/s 10, 6, 4;
    %pad/u 11;
    %ix/getv 4, v00000189b1b1e650_0;
    %store/vec4a v00000189b1b84910, 4, 0;
T_2.20 ;
    %load/vec4 v00000189b1b07e90_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v00000189b1b1e790_0;
    %ix/getv 4, v00000189b1b1e650_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000189b1b1e6f0, 4, 5;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v00000189b1b07e90_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v00000189b1b1e790_0;
    %ix/getv 4, v00000189b1b1e650_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000189b1b1e6f0, 4, 5;
T_2.24 ;
T_2.23 ;
T_2.18 ;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000189b1b84a50_0, 4, 1;
    %fork t_1, S_00000189b19e6dd0;
    %jmp t_0;
    .scope S_00000189b19e6dd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189b1b07b20_0, 0, 32;
T_2.26 ;
    %load/vec4 v00000189b1b07b20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.27, 5;
    %load/vec4 v00000189b1b84a50_0;
    %load/vec4 v00000189b1b07b20_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v00000189b1b07b20_0;
    %store/vec4 v00000189b1b07d50_0, 0, 32;
    %fork TD_tb.dut.send_to_mem, S_00000189b1b07bc0;
    %join;
T_2.28 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000189b1b07b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000189b1b07b20_0, 0, 32;
    %jmp T_2.26;
T_2.27 ;
    %end;
    .scope S_00000189b19e6c40;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189b1b85130_0, 0, 1;
    %vpi_call/w 3 197 "$display", "Block number is %d", v00000189b1b1e650_0 {0 0 0};
    %vpi_call/w 3 198 "$display", "Data at cache_data[block_number] is %h", &A<v00000189b1b1e6f0, v00000189b1b1e650_0 > {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000189b1b85940;
T_3 ;
    %wait E_00000189b1b2d730;
    %load/vec4 v00000189b1b84e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000189b1b84cd0_0;
    %load/vec4 v00000189b1b84af0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189b1b84f50, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189b1b85770_0, 0;
T_3.0 ;
    %load/vec4 v00000189b1b84e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
T_3.2 ;
    %load/vec4 v00000189b1b84af0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000189b1b84f50, 4;
    %assign/vec4 v00000189b1b849b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000189b19e6ab0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189b1b85090_0, 0, 1;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000189b1b84eb0_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v00000189b1b853b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189b1b85270_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_00000189b19e6ab0;
T_5 ;
    %vpi_call/w 3 6 "$readmemb", "instructions3.mem", v00000189b1b87420 {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000189b19e6ab0;
T_6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000189b1b88d20_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_00000189b19e6ab0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v00000189b1b85090_0;
    %inv;
    %store/vec4 v00000189b1b85090_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000189b19e6ab0;
T_8 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189b1b85270_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "cache_test.sv";
