// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/22/2021 14:56:19"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Test (
	s1,
	s0,
	m3,
	m2,
	m1,
	m0,
	f);
input 	s1;
input 	s0;
input 	m3;
input 	m2;
input 	m1;
input 	m0;
output 	f;

// Design Ports Information
// f	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m1	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s1	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s0	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m3	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m2	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \f~output_o ;
wire \m1~input_o ;
wire \s1~input_o ;
wire \m3~input_o ;
wire \s0~input_o ;
wire \m2~input_o ;
wire \f~0_combout ;
wire \m0~input_o ;
wire \f~1_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \f~output (
	.i(\f~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\f~output_o ),
	.obar());
// synopsys translate_off
defparam \f~output .bus_hold = "false";
defparam \f~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \m1~input (
	.i(m1),
	.ibar(gnd),
	.o(\m1~input_o ));
// synopsys translate_off
defparam \m1~input .bus_hold = "false";
defparam \m1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \s1~input (
	.i(s1),
	.ibar(gnd),
	.o(\s1~input_o ));
// synopsys translate_off
defparam \s1~input .bus_hold = "false";
defparam \s1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \m3~input (
	.i(m3),
	.ibar(gnd),
	.o(\m3~input_o ));
// synopsys translate_off
defparam \m3~input .bus_hold = "false";
defparam \m3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \s0~input (
	.i(s0),
	.ibar(gnd),
	.o(\s0~input_o ));
// synopsys translate_off
defparam \s0~input .bus_hold = "false";
defparam \s0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \m2~input (
	.i(m2),
	.ibar(gnd),
	.o(\m2~input_o ));
// synopsys translate_off
defparam \m2~input .bus_hold = "false";
defparam \m2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N0
cycloneive_lcell_comb \f~0 (
// Equation(s):
// \f~0_combout  = (\s1~input_o  & ((\s0~input_o  & (\m3~input_o )) # (!\s0~input_o  & ((\m2~input_o ))))) # (!\s1~input_o  & (((\s0~input_o ))))

	.dataa(\s1~input_o ),
	.datab(\m3~input_o ),
	.datac(\s0~input_o ),
	.datad(\m2~input_o ),
	.cin(gnd),
	.combout(\f~0_combout ),
	.cout());
// synopsys translate_off
defparam \f~0 .lut_mask = 16'hDAD0;
defparam \f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \m0~input (
	.i(m0),
	.ibar(gnd),
	.o(\m0~input_o ));
// synopsys translate_off
defparam \m0~input .bus_hold = "false";
defparam \m0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_lcell_comb \f~1 (
// Equation(s):
// \f~1_combout  = (\s1~input_o  & (((\f~0_combout )))) # (!\s1~input_o  & ((\f~0_combout  & (\m1~input_o )) # (!\f~0_combout  & ((\m0~input_o )))))

	.dataa(\m1~input_o ),
	.datab(\s1~input_o ),
	.datac(\f~0_combout ),
	.datad(\m0~input_o ),
	.cin(gnd),
	.combout(\f~1_combout ),
	.cout());
// synopsys translate_off
defparam \f~1 .lut_mask = 16'hE3E0;
defparam \f~1 .sum_lutc_input = "datac";
// synopsys translate_on

assign f = \f~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
