<?xml version="1.0" encoding="UTF-8"?>
<module id="" HW_revision="" XML_version="1" description="">
	<register id="L4_IA_COMPONENT_L" acronym="L4_IA_COMPONENT_L" offset="0x000" width="32" description="COMPONENT register identifies the component to which this register block belongs. The register contains a component code and revision, which are used to identify the hardware of the component. The COMPONENT register is read-only.">
<bitfield id="CODE" width="16" begin="31" end="16" resetval="3808" description="Interconnect code" range="" rwaccess="R"></bitfield>
<bitfield id="REV" width="16" begin="15" end="0" resetval="3808" description="Component revision code" range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_IA_COMPONENT_H" acronym="L4_IA_COMPONENT_H" offset="0x004" width="32" description="COMPONENT register identifies the component to which this register block belongs. The register contains a component code and revision, which are used to identify the hardware of the component. The COMPONENT register is read-only.">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="VENDOR_CODE" width="16" begin="15" end="0" resetval="3808" description="Vendor revision code" range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_IA_CORE_L" acronym="L4_IA_CORE_L" offset="0x018" width="32" description="Provide information about the core initiator">
<bitfield id="CORE_CODE" width="16" begin="31" end="16" resetval="3808" description="Interconnect core code" range="" rwaccess="R"></bitfield>
<bitfield id="CORE_REV" width="16" begin="15" end="0" resetval="3808" description="Component revision code code" range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_IA_CORE_H" acronym="L4_IA_CORE_H" offset="0x01C" width="32" description="Provide information about the core initiator">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R"></bitfield>
<bitfield id="VENDOR_CODE" width="16" begin="15" end="0" resetval="3808" description="Vendor revision core code" range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_IA_AGENT_CONTROL_L" acronym="L4_IA_AGENT_CONTROL_L" offset="0x020" width="32" description="Enable error reporting on an initiator interface.The error reporting mechanism is enabled when the INBAND_ERROR_REP bit field is set to 1. The out-of-band OCP MError reporting mechanism is enabled when the MERROR_REP bit field is set to 1.">
<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="INBAND_ERROR_REP" width="1" begin="27" end="27" resetval="1" description="Setting this field to 1 reports on in-band errors using the INBAND_ERROR log bit of IA.AGENT_STATUS register." range="" rwaccess="R"></bitfield>
<bitfield id="Reserved" width="2" begin="26" end="25" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="MERROR_REP" width="1" begin="24" end="24" resetval="0" description="Enable MError reporting" range="" rwaccess="R"></bitfield>
<bitfield id="Reserved" width="24" begin="23" end="0" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_IA_AGENT_CONTROL_H" acronym="L4_IA_AGENT_CONTROL_H" offset="0x024" width="32" description="Enable error reporting on an initiator interface.">
<bitfield id="Reserved" width="32" begin="31" end="0" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_IA_AGENT_STATUS_L" acronym="L4_IA_AGENT_STATUS_L" offset="0x028" width="32" description="Stores status information for an initiator. The INBAND_ERROR and MERROR fields are read/write and are implemented as log bits.">
<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="INBAND_ERROR_REP" width="1" begin="27" end="27" resetval="0" description="0x0 No In-Band error present.0x1 In-Band error present." range="" rwaccess="R 1toClr"></bitfield>
<bitfield id="Reserved" width="2" begin="26" end="25" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="MERROR_REP" width="1" begin="24" end="24" resetval="0" description="0x0 No MError error present.0x1 MErorr error present." range="" rwaccess="R"></bitfield>
<bitfield id="Reserved" width="24" begin="23" end="0" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_IA_AGENT_STATUS_H" acronym="L4_IA_AGENT_STATUS_H" offset="0x02C" width="32" description="Stores status information for an initiator.">
<bitfield id="Reserved" width="32" begin="31" end="0" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_IA_ERROR_LOG_L" acronym="L4_IA_ERROR_LOG_L" offset="0x058" width="32" description="Log information about error conditions. The CODE field logs any protection violation or address hole errors detected by the initiator subsystem while decoding a request.">
<bitfield id="MULTI" width="1" begin="31" end="31" resetval="0" description="While the CODE field is not zero, the MULTI bit is asserted whenever an additional error is detected. Once set by hardware, the MULTI bit can only be cleared by writing a 1 to it while writing a value other than zero to the CODE field." range="" rwaccess="RW"></bitfield>
<bitfield id="Reserved" width="5" begin="30" end="26" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="CODE" width="2" begin="25" end="24" resetval="0" description="The error code of an initiator request.0x00: No errors0x01: Reserved0x10: Address hole0x11: Protection violationThe CODE field, once set by hardware, can only be cleared by writing a non-zero value to it, in conjunction with writing a 1 to the MULTI bit field." range="" rwaccess="RW"></bitfield>
<bitfield id="Reserved" width="24" begin="23" end="0" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
</register>
	<register id="L4_IA_ERROR_LOG_H" acronym="L4_IA_ERROR_LOG_H" offset="0x05C" width="32" description="Log information about error conditions.">
<bitfield id="Reserved" width="32" begin="31" end="0" resetval="0" description="Read returns 0." range="" rwaccess="R"></bitfield>
</register>
</module>
