TimeQuest Timing Analyzer report for FPGA_EP2C
Wed Apr 08 17:51:07 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst2|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'NOE'
 13. Slow Model Setup: 'NWE'
 14. Slow Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
 15. Slow Model Hold: 'NWE'
 16. Slow Model Hold: 'NOE'
 17. Slow Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
 18. Slow Model Hold: 'inst2|altpll_component|pll|clk[0]'
 19. Slow Model Recovery: 'NOE'
 20. Slow Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 21. Slow Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
 22. Slow Model Removal: 'NOE'
 23. Slow Model Minimum Pulse Width: 'NOE'
 24. Slow Model Minimum Pulse Width: 'NWE'
 25. Slow Model Minimum Pulse Width: 'NADV'
 26. Slow Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 27. Slow Model Minimum Pulse Width: 'inst2|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Fast Model Setup Summary
 36. Fast Model Hold Summary
 37. Fast Model Recovery Summary
 38. Fast Model Removal Summary
 39. Fast Model Minimum Pulse Width Summary
 40. Fast Model Setup: 'inst2|altpll_component|pll|clk[0]'
 41. Fast Model Setup: 'NWE'
 42. Fast Model Setup: 'NOE'
 43. Fast Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
 44. Fast Model Hold: 'NWE'
 45. Fast Model Hold: 'NOE'
 46. Fast Model Hold: 'inst2|altpll_component|pll|clk[0]'
 47. Fast Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
 48. Fast Model Recovery: 'NOE'
 49. Fast Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 50. Fast Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
 51. Fast Model Removal: 'NOE'
 52. Fast Model Minimum Pulse Width: 'NOE'
 53. Fast Model Minimum Pulse Width: 'NWE'
 54. Fast Model Minimum Pulse Width: 'NADV'
 55. Fast Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 56. Fast Model Minimum Pulse Width: 'inst2|altpll_component|pll|clk[0]'
 57. Fast Model Minimum Pulse Width: 'clk'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Progagation Delay
 70. Minimum Progagation Delay
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; FPGA_EP2C                                                          ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C5T144C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; clk                               ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { clk }                               ;
; inst2|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; clk    ; inst2|altpll_component|pll|inclk[0] ; { inst2|altpll_component|pll|clk[0] } ;
; NADV                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { NADV }                              ;
; NOE                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { NOE }                               ;
; NWE                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { NWE }                               ;
; SAVE_ADDR:inst|ADDR[0]            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { SAVE_ADDR:inst|ADDR[0] }            ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 107.84 MHz ; 107.84 MHz      ; inst2|altpll_component|pll|clk[0] ;                                                       ;
; 133.12 MHz ; 133.12 MHz      ; NOE                               ;                                                       ;
; 307.13 MHz ; 163.03 MHz      ; NWE                               ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst2|altpll_component|pll|clk[0] ; -8.618 ; -1178.682     ;
; NOE                               ; -7.342 ; -804.678      ;
; NWE                               ; -4.497 ; -170.836      ;
; SAVE_ADDR:inst|ADDR[0]            ; -0.799 ; -5.450        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; NWE                               ; -1.268 ; -23.678       ;
; NOE                               ; 0.112  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0]            ; 0.261  ; 0.000         ;
; inst2|altpll_component|pll|clk[0] ; 0.499  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Recovery Summary                     ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -1.839 ; -29.346       ;
; SAVE_ADDR:inst|ADDR[0] ; 1.006  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Removal Summary                      ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -1.946 ; -15.287       ;
; NOE                    ; 1.850  ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; NOE                               ; -2.567 ; -623.433      ;
; NWE                               ; -2.567 ; -177.779      ;
; NADV                              ; -1.941 ; -30.137       ;
; SAVE_ADDR:inst|ADDR[0]            ; 0.500  ; 0.000         ;
; inst2|altpll_component|pll|clk[0] ; 9.433  ; 0.000         ;
; clk                               ; 20.000 ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -8.618 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.992      ;
; -8.617 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.991      ;
; -8.563 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.937      ;
; -8.562 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.936      ;
; -8.513 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.887      ;
; -8.512 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.886      ;
; -8.213 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.674     ; 6.579      ;
; -8.212 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.674     ; 6.578      ;
; -8.166 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.540      ;
; -8.165 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.539      ;
; -8.163 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.674     ; 6.529      ;
; -8.162 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.674     ; 6.528      ;
; -8.137 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.511      ;
; -8.136 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.510      ;
; -8.098 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.661     ; 6.477      ;
; -8.097 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.661     ; 6.476      ;
; -8.030 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.661     ; 6.409      ;
; -8.029 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.661     ; 6.408      ;
; -8.028 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.402      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                               ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.401      ;
; -8.016 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                               ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.390      ;
; -7.973 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.347      ;
; -7.972 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                               ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.346      ;
; -7.961 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                               ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.335      ;
; -7.926 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.661     ; 6.305      ;
; -7.925 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.661     ; 6.304      ;
; -7.923 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.297      ;
; -7.922 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                               ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.296      ;
; -7.911 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                               ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.285      ;
; -7.894 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.268      ;
; -7.893 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.666     ; 6.267      ;
; -7.861 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.661     ; 6.240      ;
; -7.860 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.661     ; 6.239      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.524     ; 6.229      ;
; -7.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.504     ; 6.249      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.232      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.498     ; 6.252      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.513     ; 6.237      ;
; -7.796 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.493     ; 6.257      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.538     ; 6.207      ;
; -7.791 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.518     ; 6.227      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
; -7.776 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -2.501     ; 6.229      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NOE'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.342 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.893      ;
; -7.342 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.893      ;
; -7.328 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.879      ;
; -7.328 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.879      ;
; -7.073 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.624      ;
; -7.073 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.624      ;
; -7.016 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.567      ;
; -7.016 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.567      ;
; -6.987 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.538      ;
; -6.987 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.538      ;
; -6.981 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.532      ;
; -6.981 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.532      ;
; -6.830 ; SAVE_ADDR:inst|ADDR[7]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.381      ;
; -6.830 ; SAVE_ADDR:inst|ADDR[7]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.381      ;
; -6.807 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.358      ;
; -6.807 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.358      ;
; -6.767 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                                               ; NADV         ; NOE         ; 1.000        ; -0.488     ; 7.319      ;
; -6.753 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                                               ; NADV         ; NOE         ; 1.000        ; -0.488     ; 7.305      ;
; -6.741 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.292      ;
; -6.738 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.289      ;
; -6.729 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.280      ;
; -6.727 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.278      ;
; -6.724 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.275      ;
; -6.715 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.266      ;
; -6.688 ; SAVE_ADDR:inst|ADDR[15]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.239      ;
; -6.688 ; SAVE_ADDR:inst|ADDR[15]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.239      ;
; -6.668 ; SAVE_ADDR:inst|ADDR[1]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.219      ;
; -6.668 ; SAVE_ADDR:inst|ADDR[1]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.219      ;
; -6.667 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 7.224      ;
; -6.664 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 7.221      ;
; -6.653 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 7.210      ;
; -6.650 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 7.207      ;
; -6.647 ; SAVE_ADDR:inst|ADDR[5]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.198      ;
; -6.647 ; SAVE_ADDR:inst|ADDR[5]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.198      ;
; -6.602 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                                               ; NADV         ; NOE         ; 1.000        ; -0.475     ; 7.167      ;
; -6.588 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                                               ; NADV         ; NOE         ; 1.000        ; -0.475     ; 7.153      ;
; -6.512 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NOE          ; NOE         ; 1.000        ; -0.006     ; 7.546      ;
; -6.512 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NOE          ; NOE         ; 1.000        ; -0.006     ; 7.546      ;
; -6.498 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                                               ; NADV         ; NOE         ; 1.000        ; -0.488     ; 7.050      ;
; -6.472 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.023      ;
; -6.469 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.020      ;
; -6.460 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.011      ;
; -6.457 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NOE          ; NOE         ; 1.000        ; -0.006     ; 7.491      ;
; -6.457 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NOE          ; NOE         ; 1.000        ; -0.006     ; 7.491      ;
; -6.457 ; SAVE_ADDR:inst|ADDR[9]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.008      ;
; -6.457 ; SAVE_ADDR:inst|ADDR[9]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 7.008      ;
; -6.442 ; SAVE_ADDR:inst|ADDR[13]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.993      ;
; -6.442 ; SAVE_ADDR:inst|ADDR[13]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.993      ;
; -6.441 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                                               ; NADV         ; NOE         ; 1.000        ; -0.488     ; 6.993      ;
; -6.415 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.966      ;
; -6.412 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.963      ;
; -6.412 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                                               ; NADV         ; NOE         ; 1.000        ; -0.488     ; 6.964      ;
; -6.407 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NOE          ; NOE         ; 1.000        ; -0.006     ; 7.441      ;
; -6.407 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NOE          ; NOE         ; 1.000        ; -0.006     ; 7.441      ;
; -6.406 ; SAVE_ADDR:inst|ADDR[4]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.957      ;
; -6.406 ; SAVE_ADDR:inst|ADDR[4]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.957      ;
; -6.406 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                                               ; NADV         ; NOE         ; 1.000        ; -0.488     ; 6.958      ;
; -6.403 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.954      ;
; -6.398 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 6.955      ;
; -6.395 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 6.952      ;
; -6.393 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.944      ;
; -6.393 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.944      ;
; -6.386 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.937      ;
; -6.383 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.934      ;
; -6.380 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.931      ;
; -6.377 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.928      ;
; -6.374 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.925      ;
; -6.368 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.919      ;
; -6.341 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 6.898      ;
; -6.338 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 6.895      ;
; -6.333 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                                               ; NADV         ; NOE         ; 1.000        ; -0.475     ; 6.898      ;
; -6.312 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 6.869      ;
; -6.309 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 6.866      ;
; -6.306 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 6.863      ;
; -6.303 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                                               ; NADV         ; NOE         ; 1.000        ; -0.483     ; 6.860      ;
; -6.276 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                                               ; NADV         ; NOE         ; 1.000        ; -0.475     ; 6.841      ;
; -6.255 ; SAVE_ADDR:inst|ADDR[7]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                                               ; NADV         ; NOE         ; 1.000        ; -0.488     ; 6.807      ;
; -6.247 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                                               ; NADV         ; NOE         ; 1.000        ; -0.475     ; 6.812      ;
; -6.241 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                                               ; NADV         ; NOE         ; 1.000        ; -0.475     ; 6.806      ;
; -6.232 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                                               ; NADV         ; NOE         ; 1.000        ; -0.488     ; 6.784      ;
; -6.229 ; SAVE_ADDR:inst|ADDR[7]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.780      ;
; -6.226 ; SAVE_ADDR:inst|ADDR[7]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.777      ;
; -6.221 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1]                            ; NOE          ; NOE         ; 1.000        ; 0.107      ; 7.282      ;
; -6.219 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.770      ;
; -6.219 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.770      ;
; -6.217 ; SAVE_ADDR:inst|ADDR[7]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.768      ;
; -6.206 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                                              ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.757      ;
; -6.203 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                                               ; NADV         ; NOE         ; 1.000        ; -0.489     ; 6.754      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg11 ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg10 ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg9  ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg8  ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg7  ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg6  ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg5  ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg4  ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg3  ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg2  ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg1  ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
; -6.201 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg0  ; NADV         ; NOE         ; 1.000        ; -0.361     ; 6.794      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NWE'                                                                                                          ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -4.497 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.066      ;
; -4.497 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.066      ;
; -4.497 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.066      ;
; -4.497 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.066      ;
; -4.497 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.066      ;
; -4.497 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.066      ;
; -4.497 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.066      ;
; -4.497 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.066      ;
; -4.495 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 5.062      ;
; -4.495 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 5.062      ;
; -4.491 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.050      ;
; -4.491 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.050      ;
; -4.491 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.050      ;
; -4.485 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.044      ;
; -4.485 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.044      ;
; -4.485 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.044      ;
; -4.483 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.052      ;
; -4.483 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.052      ;
; -4.483 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.052      ;
; -4.483 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.052      ;
; -4.483 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.052      ;
; -4.483 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.052      ;
; -4.483 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.052      ;
; -4.483 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 5.052      ;
; -4.481 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 5.048      ;
; -4.481 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 5.048      ;
; -4.477 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.036      ;
; -4.477 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.036      ;
; -4.477 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.036      ;
; -4.471 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.030      ;
; -4.471 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.030      ;
; -4.471 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 5.030      ;
; -4.228 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.797      ;
; -4.228 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.797      ;
; -4.228 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.797      ;
; -4.228 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.797      ;
; -4.228 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.797      ;
; -4.228 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.797      ;
; -4.228 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.797      ;
; -4.228 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.797      ;
; -4.226 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 4.793      ;
; -4.226 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 4.793      ;
; -4.222 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.781      ;
; -4.222 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.781      ;
; -4.222 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.781      ;
; -4.216 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.775      ;
; -4.216 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.775      ;
; -4.216 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.775      ;
; -4.171 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.740      ;
; -4.171 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.740      ;
; -4.171 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.740      ;
; -4.171 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.740      ;
; -4.171 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.740      ;
; -4.171 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.740      ;
; -4.171 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.740      ;
; -4.171 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.740      ;
; -4.169 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 4.736      ;
; -4.169 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 4.736      ;
; -4.165 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.724      ;
; -4.165 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.724      ;
; -4.165 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.724      ;
; -4.159 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.718      ;
; -4.159 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.718      ;
; -4.159 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.718      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.474     ; 4.708      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.474     ; 4.708      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.474     ; 4.708      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.711      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.711      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.711      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.711      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.711      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.711      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.711      ;
; -4.142 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.711      ;
; -4.140 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 4.707      ;
; -4.140 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 4.707      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.705      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.705      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.705      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.705      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.705      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.705      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.705      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.471     ; 4.705      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.695      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.695      ;
; -4.136 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.695      ;
; -4.134 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 4.701      ;
; -4.134 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.473     ; 4.701      ;
; -4.130 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.689      ;
; -4.130 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.689      ;
; -4.130 ; SAVE_ADDR:inst|ADDR[14] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.689      ;
; -4.130 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst5|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.689      ;
; -4.130 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst5|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.689      ;
; -4.130 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst5|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.481     ; 4.689      ;
; -4.128 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.474     ; 4.694      ;
; -4.128 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.474     ; 4.694      ;
; -4.128 ; SAVE_ADDR:inst|ADDR[12] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.474     ; 4.694      ;
; -4.126 ; SAVE_ADDR:inst|ADDR[18] ; BUFF:inst5|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.474     ; 4.692      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.169      ; 2.048      ;
; -0.754 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.193      ; 2.040      ;
; -0.744 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.190      ; 2.015      ;
; -0.730 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.187      ; 1.998      ;
; -0.681 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.192      ; 2.015      ;
; -0.662 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.195      ; 1.999      ;
; -0.619 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 2.182      ; 1.943      ;
; -0.461 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.994      ; 1.760      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NWE'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -1.268 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.909      ; 2.212      ;
; -1.175 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.190      ;
; -1.175 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.190      ;
; -1.175 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.190      ;
; -0.826 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.748      ; 2.532      ;
; -0.826 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.748      ; 2.532      ;
; -0.826 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.748      ; 2.532      ;
; -0.822 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.756      ; 2.544      ;
; -0.822 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.756      ; 2.544      ;
; -0.820 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.758      ; 2.548      ;
; -0.820 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.758      ; 2.548      ;
; -0.820 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.758      ; 2.548      ;
; -0.820 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.758      ; 2.548      ;
; -0.820 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.758      ; 2.548      ;
; -0.820 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.758      ; 2.548      ;
; -0.820 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.758      ; 2.548      ;
; -0.820 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.758      ; 2.548      ;
; -0.768 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.909      ; 2.212      ;
; -0.675 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.190      ;
; -0.675 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.190      ;
; -0.675 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.190      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.580 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.755      ; 2.785      ;
; -0.326 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.748      ; 2.532      ;
; -0.326 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.748      ; 2.532      ;
; -0.326 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.748      ; 2.532      ;
; -0.322 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.756      ; 2.544      ;
; -0.322 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.756      ; 2.544      ;
; -0.320 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.758      ; 2.548      ;
; -0.320 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.758      ; 2.548      ;
; -0.320 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.758      ; 2.548      ;
; -0.320 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.758      ; 2.548      ;
; -0.320 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.758      ; 2.548      ;
; -0.320 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.758      ; 2.548      ;
; -0.320 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.758      ; 2.548      ;
; -0.320 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.758      ; 2.548      ;
; -0.221 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.748      ; 3.137      ;
; -0.221 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.748      ; 3.137      ;
; -0.221 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.748      ; 3.137      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; -0.080 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.755      ; 2.785      ;
; 0.279  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.748      ; 3.137      ;
; 0.279  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.748      ; 3.137      ;
; 0.279  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.748      ; 3.137      ;
; 2.246  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                   ; NWE         ; 0.000        ; -0.320     ; 2.193      ;
; 2.250  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                   ; NWE         ; 0.000        ; -0.320     ; 2.197      ;
; 2.255  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                   ; NWE         ; 0.000        ; -0.320     ; 2.202      ;
; 2.258  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                   ; NWE         ; 0.000        ; -0.320     ; 2.205      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.342  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.174      ;
; 2.568  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                   ; NWE         ; 0.000        ; -0.320     ; 2.515      ;
; 2.589  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                   ; NWE         ; 0.000        ; -0.320     ; 2.536      ;
; 2.624  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                   ; NWE         ; 0.000        ; -0.320     ; 2.571      ;
; 2.701  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.481     ; 2.526      ;
; 2.701  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.481     ; 2.526      ;
; 2.701  ; SAVE_ADDR:inst|ADDR[11]                                                                                                                   ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; -0.481     ; 2.526      ;
; 2.741  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.320     ; 2.688      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE                    ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE                    ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE                    ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE                    ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE                    ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE                    ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE                    ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE                    ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.944  ; SAVE_ADDR:inst|ADDR[10]                                                                                                                   ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.776      ;
; 2.944  ; SAVE_ADDR:inst|ADDR[10]                                                                                                                   ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; -0.474     ; 2.776      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                   ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.112 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.754      ; 3.476      ;
; 0.112 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.754      ; 3.476      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                                              ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                                              ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                                              ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 0.805      ;
; 0.546 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[1]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.740      ; 3.896      ;
; 0.561 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.741      ; 3.912      ;
; 0.561 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.741      ; 3.912      ;
; 0.561 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[3]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.741      ; 3.912      ;
; 0.561 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.741      ; 3.912      ;
; 0.561 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.741      ; 3.912      ;
; 0.561 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.741      ; 3.912      ;
; 0.575 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.842      ; 3.988      ;
; 0.578 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.838      ; 3.987      ;
; 0.612 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.754      ; 3.476      ;
; 0.612 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.754      ; 3.476      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.703 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.862      ; 4.136      ;
; 0.745 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe18a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[4]                            ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 1.051      ;
; 0.747 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5                                                    ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe18a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[9]                            ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 1.053      ;
; 0.770 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.754      ; 4.134      ;
; 0.889 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe18a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[10]                           ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 1.195      ;
; 0.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe18a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[7]                            ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 1.207      ;
; 0.915 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5                                                    ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 1.221      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[8]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.746      ; 4.281      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.746      ; 4.281      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.746      ; 4.281      ;
; 0.925 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.746      ; 4.281      ;
; 0.964 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.845      ; 4.380      ;
; 1.018 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.826      ; 4.415      ;
; 1.034 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe18a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[8]                            ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 1.340      ;
; 1.046 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[1]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.740      ; 3.896      ;
; 1.052 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]                                               ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 1.358      ;
; 1.055 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.842      ; 4.468      ;
; 1.056 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.828      ; 4.455      ;
; 1.057 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1                                              ; NOE                    ; NOE         ; 0.000        ; -0.001     ; 1.362      ;
; 1.061 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.741      ; 3.912      ;
; 1.061 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.741      ; 3.912      ;
; 1.061 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[3]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.741      ; 3.912      ;
; 1.061 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.741      ; 3.912      ;
; 1.061 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.741      ; 3.912      ;
; 1.061 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.741      ; 3.912      ;
; 1.064 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.483      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.072 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.865      ; 4.508      ;
; 1.075 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.842      ; 3.988      ;
; 1.078 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 2.838      ; 3.987      ;
; 1.119 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe18a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[11]                           ; NOE                    ; NOE         ; 0.000        ; 0.000      ; 1.425      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.145 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.848      ; 4.564      ;
; 1.149 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.846      ; 4.566      ;
; 1.149 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.846      ; 4.566      ;
; 1.149 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.846      ; 4.566      ;
; 1.149 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.846      ; 4.566      ;
; 1.149 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.846      ; 4.566      ;
; 1.149 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.846      ; 4.566      ;
; 1.149 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.846      ; 4.566      ;
; 1.149 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.846      ; 4.566      ;
; 1.149 ; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 2.846      ; 4.566      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.261 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.182      ; 1.943      ;
; 0.266 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.994      ; 1.760      ;
; 0.304 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.195      ; 1.999      ;
; 0.311 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.187      ; 1.998      ;
; 0.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.192      ; 2.015      ;
; 0.325 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.190      ; 2.015      ;
; 0.347 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.193      ; 2.040      ;
; 0.379 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 2.169      ; 2.048      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                  ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.737 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[8]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.043      ;
; 0.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[6]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.047      ;
; 0.746 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a3                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.748 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[4]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.891 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[9]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.197      ;
; 0.897 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[11]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.203      ;
; 0.898 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[12]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.204      ;
; 0.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[10]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.207      ;
; 0.902 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[3]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.208      ;
; 0.905 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[0]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.211      ;
; 0.906 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[1]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.212      ;
; 0.924 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.230      ;
; 0.936 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[6]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.242      ;
; 1.029 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[5]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.336      ;
; 1.091 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.399      ;
; 1.123 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[2]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.431      ;
; 1.155 ; phase_acc:inst3|acc[1]                                                                                                          ; phase_acc:inst3|acc[1]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.156 ; phase_acc:inst3|acc[2]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.156 ; phase_acc:inst3|acc[11]                                                                                                         ; phase_acc:inst3|acc[11]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.159 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[16]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.159 ; phase_acc:inst3|acc[17]                                                                                                         ; phase_acc:inst3|acc[17]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.161 ; phase_acc:inst3|acc[13]                                                                                                         ; phase_acc:inst3|acc[13]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.161 ; phase_acc:inst3|acc[15]                                                                                                         ; phase_acc:inst3|acc[15]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.161 ; phase_acc:inst3|acc[23]                                                                                                         ; phase_acc:inst3|acc[23]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.168 ; phase_acc:inst3|acc[25]                                                                                                         ; phase_acc:inst3|acc[25]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; phase_acc:inst3|acc[18]                                                                                                         ; phase_acc:inst3|acc[18]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; phase_acc:inst3|acc[27]                                                                                                         ; phase_acc:inst3|acc[27]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; phase_acc:inst3|acc[29]                                                                                                         ; phase_acc:inst3|acc[29]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.170 ; phase_acc:inst3|acc[14]                                                                                                         ; phase_acc:inst3|acc[14]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.476      ;
; 1.170 ; phase_acc:inst3|acc[20]                                                                                                         ; phase_acc:inst3|acc[20]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.476      ;
; 1.177 ; phase_acc:inst3|acc[31]                                                                                                         ; phase_acc:inst3|acc[31]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; phase_acc:inst3|acc[30]                                                                                                         ; phase_acc:inst3|acc[30]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.184 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.188 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[7]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.495      ;
; 1.196 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.502      ;
; 1.199 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a3                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.507      ;
; 1.199 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.203 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.509      ;
; 1.205 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.511      ;
; 1.208 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.210 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[5]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.528      ;
; 1.217 ; phase_acc:inst3|acc[3]                                                                                                          ; phase_acc:inst3|acc[3]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; phase_acc:inst3|acc[19]                                                                                                         ; phase_acc:inst3|acc[19]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; phase_acc:inst3|acc[5]                                                                                                          ; phase_acc:inst3|acc[5]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.218 ; phase_acc:inst3|acc[21]                                                                                                         ; phase_acc:inst3|acc[21]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.220 ; phase_acc:inst3|acc[8]                                                                                                          ; phase_acc:inst3|acc[8]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.220 ; phase_acc:inst3|acc[10]                                                                                                         ; phase_acc:inst3|acc[10]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; phase_acc:inst3|acc[6]                                                                                                          ; phase_acc:inst3|acc[6]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; phase_acc:inst3|acc[12]                                                                                                         ; phase_acc:inst3|acc[12]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; phase_acc:inst3|acc[22]                                                                                                         ; phase_acc:inst3|acc[22]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.224 ; phase_acc:inst3|acc[26]                                                                                                         ; phase_acc:inst3|acc[26]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.530      ;
; 1.224 ; phase_acc:inst3|acc[28]                                                                                                         ; phase_acc:inst3|acc[28]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.530      ;
; 1.225 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.234 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.542      ;
; 1.241 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.547      ;
; 1.242 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.548      ;
; 1.245 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.551      ;
; 1.246 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.552      ;
; 1.248 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.252 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.388 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.146      ; 1.801      ;
; 1.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.146      ; 1.814      ;
; 1.403 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.146      ; 1.816      ;
; 1.405 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.146      ; 1.818      ;
; 1.419 ; phase_acc:inst3|acc[7]                                                                                                          ; phase_acc:inst3|acc[7]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.725      ;
; 1.455 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.763      ;
; 1.471 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[1]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.787      ;
; 1.476 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[2]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.792      ;
; 1.480 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[9]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.802      ;
; 1.487 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[0]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.794      ;
; 1.491 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.799      ;
; 1.508 ; phase_acc:inst3|acc[4]                                                                                                          ; phase_acc:inst3|acc[4]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.814      ;
; 1.511 ; phase_acc:inst3|acc[9]                                                                                                          ; phase_acc:inst3|acc[9]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.817      ;
; 1.523 ; phase_acc:inst3|acc[0]                                                                                                          ; phase_acc:inst3|acc[0]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.829      ;
; 1.531 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.837      ;
; 1.534 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.842      ;
; 1.539 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.847      ;
; 1.540 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.846      ;
; 1.547 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.853      ;
; 1.548 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.553 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.859      ;
; 1.591 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.895      ;
; 1.595 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.899      ;
; 1.614 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[4]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.932      ;
; 1.630 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.938      ;
; 1.634 ; phase_acc:inst3|acc[2]                                                                                                          ; phase_acc:inst3|acc[3]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.940      ;
; 1.637 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[17]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NOE'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]  ; NOE          ; NOE         ; 0.500        ; -0.005     ; 2.374      ;
; -1.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]  ; NOE          ; NOE         ; 0.500        ; -0.005     ; 2.374      ;
; -1.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]  ; NOE          ; NOE         ; 0.500        ; -0.005     ; 2.374      ;
; -1.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]  ; NOE          ; NOE         ; 0.500        ; -0.005     ; 2.374      ;
; -1.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10] ; NOE          ; NOE         ; 0.500        ; -0.005     ; 2.374      ;
; -1.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11] ; NOE          ; NOE         ; 0.500        ; -0.005     ; 2.374      ;
; -1.839 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12] ; NOE          ; NOE         ; 0.500        ; -0.005     ; 2.374      ;
; -1.838 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]  ; NOE          ; NOE         ; 0.500        ; -0.004     ; 2.374      ;
; -1.838 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]  ; NOE          ; NOE         ; 0.500        ; 0.009      ; 2.387      ;
; -1.838 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]  ; NOE          ; NOE         ; 0.500        ; 0.009      ; 2.387      ;
; -1.421 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|p0addr                                    ; NOE          ; NOE         ; 0.500        ; 0.001      ; 1.962      ;
; -1.421 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]  ; NOE          ; NOE         ; 0.500        ; 0.001      ; 1.962      ;
; -1.421 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]  ; NOE          ; NOE         ; 0.500        ; 0.001      ; 1.962      ;
; -1.116 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1 ; NOE          ; NOE         ; 0.500        ; 0.000      ; 1.656      ;
; -1.116 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3 ; NOE          ; NOE         ; 0.500        ; 0.000      ; 1.656      ;
; -1.116 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0 ; NOE          ; NOE         ; 0.500        ; 0.000      ; 1.656      ;
; -1.116 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2 ; NOE          ; NOE         ; 0.500        ; 0.000      ; 1.656      ;
; -1.116 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5       ; NOE          ; NOE         ; 0.500        ; 0.000      ; 1.656      ;
; -1.116 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]  ; NOE          ; NOE         ; 0.500        ; 0.000      ; 1.656      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 1.006 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.022      ; 3.096      ;
; 1.020 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.035      ; 3.096      ;
; 1.021 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.035      ; 3.095      ;
; 1.029 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.035      ; 3.099      ;
; 1.038 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 4.822      ; 3.089      ;
; 1.074 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.020      ; 3.088      ;
; 1.077 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.021      ; 3.086      ;
; 1.088 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 5.034      ; 3.088      ;
; 1.506 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.022      ; 3.096      ;
; 1.520 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.035      ; 3.096      ;
; 1.521 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.035      ; 3.095      ;
; 1.529 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.035      ; 3.099      ;
; 1.538 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 4.822      ; 3.089      ;
; 1.574 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.020      ; 3.088      ;
; 1.577 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.021      ; 3.086      ;
; 1.588 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 5.034      ; 3.088      ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                  ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -1.946 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.034      ; 3.088      ;
; -1.940 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.035      ; 3.095      ;
; -1.939 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.035      ; 3.096      ;
; -1.936 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.035      ; 3.099      ;
; -1.935 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.021      ; 3.086      ;
; -1.932 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.020      ; 3.088      ;
; -1.926 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 5.022      ; 3.096      ;
; -1.733 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.822      ; 3.089      ;
; -1.446 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.034      ; 3.088      ;
; -1.440 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.035      ; 3.095      ;
; -1.439 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.035      ; 3.096      ;
; -1.436 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.035      ; 3.099      ;
; -1.435 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.021      ; 3.086      ;
; -1.432 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.020      ; 3.088      ;
; -1.426 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 5.022      ; 3.096      ;
; -1.233 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.822      ; 3.089      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NOE'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.850 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1 ; NOE          ; NOE         ; -0.500       ; 0.000      ; 1.656      ;
; 1.850 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3 ; NOE          ; NOE         ; -0.500       ; 0.000      ; 1.656      ;
; 1.850 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0 ; NOE          ; NOE         ; -0.500       ; 0.000      ; 1.656      ;
; 1.850 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2 ; NOE          ; NOE         ; -0.500       ; 0.000      ; 1.656      ;
; 1.850 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5       ; NOE          ; NOE         ; -0.500       ; 0.000      ; 1.656      ;
; 1.850 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]  ; NOE          ; NOE         ; -0.500       ; 0.000      ; 1.656      ;
; 2.155 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|p0addr                                    ; NOE          ; NOE         ; -0.500       ; 0.001      ; 1.962      ;
; 2.155 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]  ; NOE          ; NOE         ; -0.500       ; 0.001      ; 1.962      ;
; 2.155 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]  ; NOE          ; NOE         ; -0.500       ; 0.001      ; 1.962      ;
; 2.572 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]  ; NOE          ; NOE         ; -0.500       ; -0.004     ; 2.374      ;
; 2.572 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]  ; NOE          ; NOE         ; -0.500       ; 0.009      ; 2.387      ;
; 2.572 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]  ; NOE          ; NOE         ; -0.500       ; 0.009      ; 2.387      ;
; 2.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]  ; NOE          ; NOE         ; -0.500       ; -0.005     ; 2.374      ;
; 2.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]  ; NOE          ; NOE         ; -0.500       ; -0.005     ; 2.374      ;
; 2.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]  ; NOE          ; NOE         ; -0.500       ; -0.005     ; 2.374      ;
; 2.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]  ; NOE          ; NOE         ; -0.500       ; -0.005     ; 2.374      ;
; 2.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10] ; NOE          ; NOE         ; -0.500       ; -0.005     ; 2.374      ;
; 2.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11] ; NOE          ; NOE         ; -0.500       ; -0.005     ; 2.374      ;
; 2.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12] ; NOE          ; NOE         ; -0.500       ; -0.005     ; 2.374      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NOE'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7]                            ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7]                            ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NADV'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                                 ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|regout                     ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg8  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg9  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_datain_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_we_reg        ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg10 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg11 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg2  ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|pll|inclk[0] ;
; 37.059 ; 40.000       ; 2.941          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; A16             ; NADV       ; 4.449 ; 4.449 ; Rise       ; NADV                              ;
; A17             ; NADV       ; 4.590 ; 4.590 ; Rise       ; NADV                              ;
; A18             ; NADV       ; 4.082 ; 4.082 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; 5.401 ; 5.401 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; 4.468 ; 4.468 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; 4.687 ; 4.687 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; 4.236 ; 4.236 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; 4.456 ; 4.456 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; 5.341 ; 5.341 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; 4.969 ; 4.969 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; 4.855 ; 4.855 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; 4.974 ; 4.974 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; 5.039 ; 5.039 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; 5.065 ; 5.065 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; 5.401 ; 5.401 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; 4.930 ; 4.930 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; 4.887 ; 4.887 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; 5.015 ; 5.015 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; 5.133 ; 5.133 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; 4.921 ; 4.921 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; 6.002 ; 6.002 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; 4.758 ; 4.758 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; 5.321 ; 5.321 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; 4.947 ; 4.947 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; 5.119 ; 5.119 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; 6.002 ; 6.002 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; 5.664 ; 5.664 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; 5.674 ; 5.674 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; 5.635 ; 5.635 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; 5.501 ; 5.501 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; 5.537 ; 5.537 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; 5.701 ; 5.701 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; 5.289 ; 5.289 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; 5.432 ; 5.432 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; 5.474 ; 5.474 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; 5.980 ; 5.980 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; 5.396 ; 5.396 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; 7.921 ; 7.921 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; 7.417 ; 7.417 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; 7.159 ; 7.159 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; 7.649 ; 7.649 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; 7.469 ; 7.469 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; 7.903 ; 7.903 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; 7.462 ; 7.462 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; 7.486 ; 7.486 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; 7.921 ; 7.921 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; A16             ; NADV       ; -4.183 ; -4.183 ; Rise       ; NADV                              ;
; A17             ; NADV       ; -4.324 ; -4.324 ; Rise       ; NADV                              ;
; A18             ; NADV       ; -3.816 ; -3.816 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; -3.970 ; -3.970 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; -4.202 ; -4.202 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; -4.421 ; -4.421 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; -3.970 ; -3.970 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; -4.190 ; -4.190 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; -5.075 ; -5.075 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; -4.703 ; -4.703 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; -4.589 ; -4.589 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; -4.708 ; -4.708 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; -4.773 ; -4.773 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; -4.799 ; -4.799 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; -5.135 ; -5.135 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; -4.664 ; -4.664 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; -4.621 ; -4.621 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; -4.749 ; -4.749 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; -4.867 ; -4.867 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; -4.655 ; -4.655 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; -4.335 ; -4.335 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; -4.423 ; -4.423 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; -4.395 ; -4.395 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; -4.366 ; -4.366 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; -4.335 ; -4.335 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; -4.886 ; -4.886 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; -5.172 ; -5.172 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; -4.921 ; -4.921 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; -5.064 ; -5.064 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; -5.059 ; -5.059 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; -5.259 ; -5.259 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; -5.235 ; -5.235 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; -5.015 ; -5.015 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; -5.094 ; -5.094 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; -5.049 ; -5.049 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; -5.144 ; -5.144 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; -4.975 ; -4.975 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; -6.846 ; -6.846 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; -7.104 ; -7.104 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; -6.846 ; -6.846 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; -7.336 ; -7.336 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; -7.156 ; -7.156 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; -7.590 ; -7.590 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; -7.149 ; -7.149 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; -7.173 ; -7.173 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; -7.608 ; -7.608 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 11.905 ; 11.905 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 10.610 ; 10.610 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 10.589 ; 10.589 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 11.445 ; 11.445 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 11.905 ; 11.905 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 11.863 ; 11.863 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 11.830 ; 11.830 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 11.633 ; 11.633 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 11.332 ; 11.332 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 2.974  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 3.005  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 5.379  ; 5.379  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 4.649  ; 4.649  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 5.009  ; 5.009  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 5.326  ; 5.326  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 5.379  ; 5.379  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 5.344  ; 5.344  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 5.336  ; 5.336  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 5.275  ; 5.275  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 5.299  ; 5.299  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;        ; 2.974  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;        ; 3.005  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 10.589 ; 10.589 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 10.610 ; 10.610 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 10.589 ; 10.589 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 11.445 ; 11.445 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 11.905 ; 11.905 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 11.863 ; 11.863 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 11.830 ; 11.830 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 11.633 ; 11.633 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 11.332 ; 11.332 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 2.974  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 3.005  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 4.649  ; 4.649  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 4.649  ; 4.649  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 5.009  ; 5.009  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 5.326  ; 5.326  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 5.379  ; 5.379  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 5.344  ; 5.344  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 5.336  ; 5.336  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 5.275  ; 5.275  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 5.299  ; 5.299  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;        ; 2.974  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;        ; 3.005  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; J7_DIN     ; J1_DIN      ; 10.523 ;    ;    ; 10.523 ;
; J7_SCLK    ; J1_SCLk     ; 11.025 ;    ;    ; 11.025 ;
; J7_SYNC    ; J1_SYNC     ; 11.288 ;    ;    ; 11.288 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; J7_DIN     ; J1_DIN      ; 10.523 ;    ;    ; 10.523 ;
; J7_SCLK    ; J1_SCLk     ; 11.025 ;    ;    ; 11.025 ;
; J7_SYNC    ; J1_SYNC     ; 11.288 ;    ;    ; 11.288 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst2|altpll_component|pll|clk[0] ; -2.669 ; -384.321      ;
; NWE                               ; -1.457 ; -29.805       ;
; NOE                               ; -1.376 ; -131.636      ;
; SAVE_ADDR:inst|ADDR[0]            ; -0.258 ; -1.659        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; NWE                               ; -1.033 ; -23.713       ;
; NOE                               ; -0.504 ; -34.442       ;
; inst2|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0]            ; 0.786  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Recovery Summary                     ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -0.429 ; -6.408        ;
; SAVE_ADDR:inst|ADDR[0] ; 0.761  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Removal Summary                      ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.676 ; -5.296        ;
; NOE                    ; 1.088  ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; NOE                               ; -1.880 ; -451.420      ;
; NWE                               ; -1.880 ; -127.380      ;
; NADV                              ; -1.380 ; -20.380       ;
; SAVE_ADDR:inst|ADDR[0]            ; 0.500  ; 0.000         ;
; inst2|altpll_component|pll|clk[0] ; 10.373 ; 0.000         ;
; clk                               ; 20.000 ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -2.669 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.570     ; 2.131      ;
; -2.668 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.570     ; 2.130      ;
; -2.664 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.570     ; 2.126      ;
; -2.663 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.570     ; 2.125      ;
; -2.654 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.570     ; 2.116      ;
; -2.653 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.570     ; 2.115      ;
; -2.581 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.570     ; 2.043      ;
; -2.580 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.570     ; 2.042      ;
; -2.573 ; BUFF:inst5|DATA_OUT[0]                                                                                                          ; phase_acc:inst3|acc[31]                                                                                                                                   ; NWE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.559     ; 2.046      ;
; -2.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.579     ; 2.026      ;
; -2.572 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.579     ; 2.025      ;
; -2.562 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.579     ; 2.015      ;
; -2.561 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.579     ; 2.014      ;
; -2.538 ; BUFF:inst5|DATA_OUT[0]                                                                                                          ; phase_acc:inst3|acc[30]                                                                                                                                   ; NWE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.559     ; 2.011      ;
; -2.533 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.570     ; 1.995      ;
; -2.532 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.570     ; 1.994      ;
; -2.525 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.567     ; 1.990      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.480     ; 2.043      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.045      ;
; -2.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                              ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.567     ; 1.989      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.504     ; 2.017      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.019      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.484     ; 2.037      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.482     ; 2.039      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.490     ; 2.031      ;
; -2.522 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.488     ; 2.033      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.480     ; 2.038      ;
; -2.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.478     ; 2.040      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg11 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg10 ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg9  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg8  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg7  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg6  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg5  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg4  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg3  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg2  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg1  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
; -2.517 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~portb_address_reg0  ; NOE          ; inst2|altpll_component|pll|clk[0] ; 1.000        ; -1.502     ; 2.014      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NWE'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -0.625 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.723      ;
; -0.625 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.723      ;
; -0.625 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[11]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.723      ;
; -0.621 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.728      ;
; -0.621 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.728      ;
; -0.621 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.728      ;
; -0.621 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.728      ;
; -0.621 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.728      ;
; -0.621 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[10]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.728      ;
; -0.621 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[13]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.728      ;
; -0.621 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.728      ;
; -0.620 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst5|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.718      ;
; -0.620 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst5|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.718      ;
; -0.620 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst5|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.718      ;
; -0.618 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[12]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.073      ; 1.723      ;
; -0.618 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.073      ; 1.723      ;
; -0.605 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.703      ;
; -0.605 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.703      ;
; -0.605 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[11]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.703      ;
; -0.601 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.708      ;
; -0.601 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.708      ;
; -0.601 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.708      ;
; -0.601 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.708      ;
; -0.601 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.708      ;
; -0.601 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[10]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.708      ;
; -0.601 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[13]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.708      ;
; -0.601 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.708      ;
; -0.600 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst5|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.698      ;
; -0.600 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst5|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.698      ;
; -0.600 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst5|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.698      ;
; -0.598 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[12]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.073      ; 1.703      ;
; -0.598 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; BUFF:inst6|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.073      ; 1.703      ;
; -0.557 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.656      ;
; -0.557 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.656      ;
; -0.557 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[11]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.656      ;
; -0.553 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.661      ;
; -0.553 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.661      ;
; -0.553 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.661      ;
; -0.553 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.661      ;
; -0.553 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.661      ;
; -0.553 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[10]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.661      ;
; -0.553 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[13]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.661      ;
; -0.553 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.661      ;
; -0.552 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst5|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.651      ;
; -0.552 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst5|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.651      ;
; -0.552 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst5|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.651      ;
; -0.550 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[12]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.074      ; 1.656      ;
; -0.550 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; BUFF:inst6|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.074      ; 1.656      ;
; -0.544 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.643      ;
; -0.544 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.643      ;
; -0.544 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[11]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.643      ;
; -0.540 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.648      ;
; -0.540 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.648      ;
; -0.540 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.648      ;
; -0.540 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.648      ;
; -0.540 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.648      ;
; -0.540 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[10]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.648      ;
; -0.540 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[13]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.648      ;
; -0.540 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.076      ; 1.648      ;
; -0.539 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst5|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.638      ;
; -0.539 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst5|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.638      ;
; -0.539 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst5|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.067      ; 1.638      ;
; -0.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[12]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.074      ; 1.643      ;
; -0.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; BUFF:inst6|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.074      ; 1.643      ;
; -0.527 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.625      ;
; -0.527 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.625      ;
; -0.527 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[11]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.625      ;
; -0.523 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.630      ;
; -0.523 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.630      ;
; -0.523 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.630      ;
; -0.523 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.630      ;
; -0.523 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.630      ;
; -0.523 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[10]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.630      ;
; -0.523 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[13]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.630      ;
; -0.523 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.630      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.620      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[14]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.620      ;
; -0.522 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst5|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.620      ;
; -0.520 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[12]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.073      ; 1.625      ;
; -0.520 ; SAVE_ADDR:inst|ADDR[14]                                                                                                                   ; BUFF:inst6|DATA_OUT[15]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.073      ; 1.625      ;
; -0.519 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[0]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.617      ;
; -0.519 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[8]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.617      ;
; -0.519 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[11]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.066      ; 1.617      ;
; -0.517 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[1]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.072      ; 1.621      ;
; -0.517 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[6]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.072      ; 1.621      ;
; -0.517 ; SAVE_ADDR:inst|ADDR[12]                                                                                                                   ; BUFF:inst6|DATA_OUT[7]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.072      ; 1.621      ;
; -0.515 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[2]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.622      ;
; -0.515 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[3]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.622      ;
; -0.515 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[4]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.622      ;
; -0.515 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[5]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.622      ;
; -0.515 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[9]                                                                                                                    ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.622      ;
; -0.515 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; BUFF:inst6|DATA_OUT[10]                                                                                                                   ; NADV         ; NWE         ; 1.000        ; 0.075      ; 1.622      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NOE'                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.376 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.465      ;
; -1.376 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.465      ;
; -1.356 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.445      ;
; -1.356 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.445      ;
; -1.308 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.398      ;
; -1.308 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.398      ;
; -1.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.068      ; 2.373      ;
; -1.301 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.068      ; 2.368      ;
; -1.295 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.385      ;
; -1.295 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.385      ;
; -1.291 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.068      ; 2.358      ;
; -1.278 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.367      ;
; -1.278 ; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.367      ;
; -1.270 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.359      ;
; -1.270 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.359      ;
; -1.243 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.271      ;
; -1.243 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.271      ;
; -1.238 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.266      ;
; -1.238 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.266      ;
; -1.228 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.256      ;
; -1.228 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.256      ;
; -1.225 ; SAVE_ADDR:inst|ADDR[7]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.315      ;
; -1.225 ; SAVE_ADDR:inst|ADDR[7]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.315      ;
; -1.218 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.068      ; 2.285      ;
; -1.217 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.307      ;
; -1.217 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.307      ;
; -1.210 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.059      ; 2.268      ;
; -1.199 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.059      ; 2.257      ;
; -1.195 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; NOE          ; NOE         ; 1.000        ; 0.064      ; 2.258      ;
; -1.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; NOE          ; NOE         ; 1.000        ; 0.044      ; 2.237      ;
; -1.194 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.283      ;
; -1.192 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                    ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.281      ;
; -1.190 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NOE          ; NOE         ; 1.000        ; 0.058      ; 2.247      ;
; -1.190 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; NOE          ; NOE         ; 1.000        ; 0.064      ; 2.253      ;
; -1.189 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; NOE          ; NOE         ; 1.000        ; 0.044      ; 2.232      ;
; -1.187 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                    ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.276      ;
; -1.185 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NOE          ; NOE         ; 1.000        ; 0.058      ; 2.242      ;
; -1.183 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.273      ;
; -1.180 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; NOE          ; NOE         ; 1.000        ; 0.064      ; 2.243      ;
; -1.179 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; NOE          ; NOE         ; 1.000        ; 0.044      ; 2.222      ;
; -1.177 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                    ; NADV         ; NOE         ; 1.000        ; 0.059      ; 2.268      ;
; -1.175 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; NOE          ; NOE         ; 1.000        ; 0.058      ; 2.232      ;
; -1.174 ; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                    ; NADV         ; NOE         ; 1.000        ; 0.059      ; 2.265      ;
; -1.174 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.263      ;
; -1.172 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; NOE          ; NOE         ; 1.000        ; 0.043      ; 2.214      ;
; -1.172 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                    ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.261      ;
; -1.171 ; SAVE_ADDR:inst|ADDR[5]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.261      ;
; -1.171 ; SAVE_ADDR:inst|ADDR[5]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.261      ;
; -1.170 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.068      ; 2.237      ;
; -1.167 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; NOE          ; NOE         ; 1.000        ; 0.043      ; 2.209      ;
; -1.167 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                    ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.256      ;
; -1.163 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.253      ;
; -1.159 ; SAVE_ADDR:inst|ADDR[15]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.248      ;
; -1.159 ; SAVE_ADDR:inst|ADDR[15]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.248      ;
; -1.157 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; NOE          ; NOE         ; 1.000        ; 0.043      ; 2.199      ;
; -1.157 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                    ; NADV         ; NOE         ; 1.000        ; 0.059      ; 2.248      ;
; -1.155 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.183      ;
; -1.155 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.183      ;
; -1.155 ; SAVE_ADDR:inst|ADDR[1]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.244      ;
; -1.155 ; SAVE_ADDR:inst|ADDR[1]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.244      ;
; -1.154 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.071      ; 2.224      ;
; -1.154 ; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]                    ; NADV         ; NOE         ; 1.000        ; 0.059      ; 2.245      ;
; -1.147 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.068      ; 2.214      ;
; -1.147 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; -0.013     ; 2.166      ;
; -1.147 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; -0.013     ; 2.166      ;
; -1.146 ; SAVE_ADDR:inst|ADDR[4]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.236      ;
; -1.146 ; SAVE_ADDR:inst|ADDR[4]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.236      ;
; -1.142 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[8]                                                  ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.174      ;
; -1.142 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                 ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.174      ;
; -1.142 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.174      ;
; -1.142 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.174      ;
; -1.137 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.071      ; 2.207      ;
; -1.137 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[8]                                                  ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.169      ;
; -1.137 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                 ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.169      ;
; -1.137 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.169      ;
; -1.137 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.169      ;
; -1.136 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; -0.013     ; 2.155      ;
; -1.136 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; -0.013     ; 2.155      ;
; -1.132 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; NOE          ; NOE         ; 1.000        ; 0.064      ; 2.195      ;
; -1.131 ; SAVE_ADDR:inst|ADDR[13]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.220      ;
; -1.131 ; SAVE_ADDR:inst|ADDR[13]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.220      ;
; -1.127 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[8]                                                  ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.159      ;
; -1.127 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                 ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.159      ;
; -1.127 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                 ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.159      ;
; -1.127 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                 ; NOE          ; NOE         ; 1.000        ; 0.000      ; 2.159      ;
; -1.127 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; NOE          ; NOE         ; 1.000        ; 0.064      ; 2.190      ;
; -1.126 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.216      ;
; -1.124 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.214      ;
; -1.119 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.209      ;
; -1.117 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; NOE          ; NOE         ; 1.000        ; 0.064      ; 2.180      ;
; -1.116 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.205      ;
; -1.116 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NADV         ; NOE         ; 1.000        ; 0.057      ; 2.205      ;
; -1.115 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]                    ; NADV         ; NOE         ; 1.000        ; 0.059      ; 2.206      ;
; -1.113 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10]                   ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.203      ;
; -1.112 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; NOE          ; NOE         ; 1.000        ; 0.071      ; 2.182      ;
; -1.111 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]                    ; NADV         ; NOE         ; 1.000        ; 0.058      ; 2.201      ;
; -1.109 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]                    ; NADV         ; NOE         ; 1.000        ; 0.060      ; 2.201      ;
; -1.107 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11]                   ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.135      ;
; -1.107 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12]                   ; NOE          ; NOE         ; 1.000        ; -0.004     ; 2.135      ;
; -1.107 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe17|dffe19a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; NOE          ; NOE         ; 1.000        ; 0.064      ; 2.170      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.258 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.354      ; 0.709      ;
; -0.234 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.368      ; 0.704      ;
; -0.232 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.364      ; 0.694      ;
; -0.214 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.365      ; 0.677      ;
; -0.207 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.363      ; 0.681      ;
; -0.199 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.370      ; 0.680      ;
; -0.188 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.377      ; 0.676      ;
; -0.127 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.309      ; 0.595      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NWE'                                                                                                                                                                                                                                        ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                    ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -1.033 ; SAVE_ADDR:inst|ADDR[0]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.516      ; 0.762      ;
; -0.844 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 0.889      ;
; -0.844 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 0.889      ;
; -0.844 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 0.889      ;
; -0.743 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.441      ; 0.991      ;
; -0.743 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.441      ; 0.991      ;
; -0.740 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.443      ; 0.996      ;
; -0.740 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.443      ; 0.996      ;
; -0.740 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.443      ; 0.996      ;
; -0.740 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.443      ; 0.996      ;
; -0.740 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.443      ; 0.996      ;
; -0.740 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.443      ; 0.996      ;
; -0.740 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.443      ; 0.996      ;
; -0.740 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.443      ; 0.996      ;
; -0.736 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.434      ; 0.991      ;
; -0.736 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.434      ; 0.991      ;
; -0.736 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.434      ; 0.991      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.679 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.440      ; 1.054      ;
; -0.569 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.434      ; 1.158      ;
; -0.569 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.434      ; 1.158      ;
; -0.569 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.434      ; 1.158      ;
; -0.533 ; SAVE_ADDR:inst|ADDR[0]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.516      ; 0.762      ;
; -0.344 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 0.889      ;
; -0.344 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 0.889      ;
; -0.344 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 0.889      ;
; -0.243 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.441      ; 0.991      ;
; -0.243 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.441      ; 0.991      ;
; -0.240 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.443      ; 0.996      ;
; -0.240 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.443      ; 0.996      ;
; -0.240 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.443      ; 0.996      ;
; -0.240 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.443      ; 0.996      ;
; -0.240 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.443      ; 0.996      ;
; -0.240 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.443      ; 0.996      ;
; -0.240 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.443      ; 0.996      ;
; -0.240 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.443      ; 0.996      ;
; -0.236 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.434      ; 0.991      ;
; -0.236 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.434      ; 0.991      ;
; -0.236 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.434      ; 0.991      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.179 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.440      ; 1.054      ;
; -0.069 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.434      ; 1.158      ;
; -0.069 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.434      ; 1.158      ;
; -0.069 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.434      ; 1.158      ;
; 0.463  ; SAVE_ADDR:inst|ADDR[3]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 0.750      ;
; 0.465  ; SAVE_ADDR:inst|ADDR[7]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 0.752      ;
; 0.468  ; SAVE_ADDR:inst|ADDR[6]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 0.755      ;
; 0.470  ; SAVE_ADDR:inst|ADDR[4]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 0.757      ;
; 0.551  ; SAVE_ADDR:inst|ADDR[5]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 0.838      ;
; 0.561  ; SAVE_ADDR:inst|ADDR[2]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                   ; NWE         ; 0.000        ; 0.149      ; 0.848      ;
; 0.581  ; SAVE_ADDR:inst|ADDR[1]  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                   ; NWE         ; 0.000        ; 0.148      ; 0.867      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[15] ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.148      ; 0.945      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.659  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 0.883      ;
; 0.692  ; SAVE_ADDR:inst|ADDR[16] ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.148      ; 0.978      ;
; 0.769  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.066      ; 0.987      ;
; 0.769  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.066      ; 0.987      ;
; 0.769  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.066      ; 0.987      ;
; 0.814  ; SAVE_ADDR:inst|ADDR[18] ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.148      ; 1.100      ;
; 0.819  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 1.043      ;
; 0.819  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 1.043      ;
; 0.819  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[7]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 1.043      ;
; 0.828  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 1.052      ;
; 0.828  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[6]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 1.052      ;
; 0.828  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[7]                                                                                                                     ; NADV                   ; NWE         ; 0.000        ; 0.072      ; 1.052      ;
; 0.890  ; SAVE_ADDR:inst|ADDR[17] ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.148      ; 1.176      ;
; 0.920  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ; NADV                   ; NWE         ; 0.000        ; 0.073      ; 1.145      ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NOE'                                                                                                                                                                                                                                                      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                   ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -0.504 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[4]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.438      ; 1.227      ;
; -0.504 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[7]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.438      ; 1.227      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.463 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.507      ; 1.323      ;
; -0.430 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.438      ; 1.301      ;
; -0.381 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.489      ; 1.387      ;
; -0.378 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.485      ; 1.386      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.363 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a7~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.427      ;
; -0.349 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[1]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.425      ; 1.369      ;
; -0.344 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[2]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.426      ; 1.375      ;
; -0.344 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[5]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.426      ; 1.375      ;
; -0.344 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[3]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.426      ; 1.375      ;
; -0.344 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[0]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.426      ; 1.375      ;
; -0.344 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[6]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.426      ; 1.375      ;
; -0.344 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[9]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.426      ; 1.375      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.490      ; 1.462      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.301 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a6~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.491      ; 1.469      ;
; -0.265 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.493      ; 1.507      ;
; -0.236 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[8]                                                                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.429      ; 1.486      ;
; -0.236 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[11]                                                                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.429      ; 1.486      ;
; -0.236 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[10]                                                                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.429      ; 1.486      ;
; -0.236 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|rdptr_g[12]                                                                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.429      ; 1.486      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.231 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a4~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.503      ; 1.551      ;
; -0.225 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.472      ; 1.526      ;
; -0.207 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.487      ; 1.559      ;
; -0.203 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.473      ; 1.549      ;
; -0.202 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.493      ; 1.570      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.201 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.505      ; 1.583      ;
; -0.177 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.613      ;
; -0.177 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.613      ;
; -0.177 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.613      ;
; -0.177 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.613      ;
; -0.177 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.613      ;
; -0.177 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.613      ;
; -0.177 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a5~porta_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.511      ; 1.613      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                  ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[8]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[6]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.242 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a3                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[4]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.293 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.314 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[5]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.466      ;
; 0.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[9]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[11]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[12]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[3]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[10]                          ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[0]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[1]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.341 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[6]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.493      ;
; 0.342 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.495      ;
; 0.353 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[16]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.354 ; phase_acc:inst3|acc[2]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; phase_acc:inst3|acc[1]                                                                                                          ; phase_acc:inst3|acc[1]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; phase_acc:inst3|acc[11]                                                                                                         ; phase_acc:inst3|acc[11]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; phase_acc:inst3|acc[17]                                                                                                         ; phase_acc:inst3|acc[17]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; phase_acc:inst3|acc[18]                                                                                                         ; phase_acc:inst3|acc[18]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; phase_acc:inst3|acc[13]                                                                                                         ; phase_acc:inst3|acc[13]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst3|acc[14]                                                                                                         ; phase_acc:inst3|acc[14]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst3|acc[15]                                                                                                         ; phase_acc:inst3|acc[15]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst3|acc[20]                                                                                                         ; phase_acc:inst3|acc[20]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst3|acc[23]                                                                                                         ; phase_acc:inst3|acc[23]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; phase_acc:inst3|acc[25]                                                                                                         ; phase_acc:inst3|acc[25]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; phase_acc:inst3|acc[27]                                                                                                         ; phase_acc:inst3|acc[27]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; phase_acc:inst3|acc[29]                                                                                                         ; phase_acc:inst3|acc[29]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; phase_acc:inst3|acc[30]                                                                                                         ; phase_acc:inst3|acc[30]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; phase_acc:inst3|acc[31]                                                                                                         ; phase_acc:inst3|acc[31]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.369 ; phase_acc:inst3|acc[3]                                                                                                          ; phase_acc:inst3|acc[3]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst3|acc[8]                                                                                                          ; phase_acc:inst3|acc[8]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst3|acc[10]                                                                                                         ; phase_acc:inst3|acc[10]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst3|acc[19]                                                                                                         ; phase_acc:inst3|acc[19]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst3|acc[26]                                                                                                         ; phase_acc:inst3|acc[26]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst3|acc[28]                                                                                                         ; phase_acc:inst3|acc[28]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; phase_acc:inst3|acc[5]                                                                                                          ; phase_acc:inst3|acc[5]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; phase_acc:inst3|acc[6]                                                                                                          ; phase_acc:inst3|acc[6]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; phase_acc:inst3|acc[12]                                                                                                         ; phase_acc:inst3|acc[12]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; phase_acc:inst3|acc[21]                                                                                                         ; phase_acc:inst3|acc[21]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; phase_acc:inst3|acc[22]                                                                                                         ; phase_acc:inst3|acc[22]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.531      ;
; 0.378 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.382 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|parity11                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.389 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.541      ;
; 0.400 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[2]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.553      ;
; 0.402 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe21a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_e09:dffpipe20|dffe22a[7]                           ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.554      ;
; 0.404 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[5]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.568      ;
; 0.406 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[12]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a3                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.559      ;
; 0.419 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.624      ;
; 0.427 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.632      ;
; 0.428 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.633      ;
; 0.430 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7 ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.635      ;
; 0.434 ; phase_acc:inst3|acc[7]                                                                                                          ; phase_acc:inst3|acc[7]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.586      ;
; 0.446 ; phase_acc:inst3|acc[4]                                                                                                          ; phase_acc:inst3|acc[4]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.448 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[11]                    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.601      ;
; 0.449 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.602      ;
; 0.449 ; phase_acc:inst3|acc[9]                                                                                                          ; phase_acc:inst3|acc[9]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[1]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[1]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.615      ;
; 0.452 ; phase_acc:inst3|acc[0]                                                                                                          ; phase_acc:inst3|acc[0]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.604      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[2]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.616      ;
; 0.455 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a2                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.608      ;
; 0.458 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[7]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a1                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.611      ;
; 0.463 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[9]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 0.629      ;
; 0.465 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|sub_parity12a0                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.617      ;
; 0.469 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[5]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.621      ;
; 0.471 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[0]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|delayed_wrptr_g[0]                                                                    ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.622      ;
; 0.478 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[8]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.630      ;
; 0.481 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[9]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.633      ;
; 0.483 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[6]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[10]                                             ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.635      ;
; 0.484 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[3]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.635      ;
; 0.488 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[2]                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_f2c:wrptr_gp|counter13a[4]                                              ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.639      ;
; 0.491 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[17]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.492 ; phase_acc:inst3|acc[2]                                                                                                          ; phase_acc:inst3|acc[3]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.644      ;
; 0.493 ; phase_acc:inst3|acc[1]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                                                   ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; phase_acc:inst3|acc[11]                                                                                                         ; phase_acc:inst3|acc[12]                                                                                                                                  ; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.786 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.309      ; 0.595      ;
; 0.799 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.377      ; 0.676      ;
; 0.810 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.370      ; 0.680      ;
; 0.812 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.365      ; 0.677      ;
; 0.818 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.363      ; 0.681      ;
; 0.830 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.364      ; 0.694      ;
; 0.836 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.368      ; 0.704      ;
; 0.855 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.354      ; 0.709      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NOE'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]  ; NOE          ; NOE         ; 0.500        ; 0.000      ; 0.961      ;
; -0.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]  ; NOE          ; NOE         ; 0.500        ; -0.001     ; 0.960      ;
; -0.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]  ; NOE          ; NOE         ; 0.500        ; -0.001     ; 0.960      ;
; -0.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]  ; NOE          ; NOE         ; 0.500        ; -0.001     ; 0.960      ;
; -0.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]  ; NOE          ; NOE         ; 0.500        ; -0.001     ; 0.960      ;
; -0.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10] ; NOE          ; NOE         ; 0.500        ; -0.001     ; 0.960      ;
; -0.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11] ; NOE          ; NOE         ; 0.500        ; -0.001     ; 0.960      ;
; -0.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12] ; NOE          ; NOE         ; 0.500        ; -0.001     ; 0.960      ;
; -0.426 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]  ; NOE          ; NOE         ; 0.500        ; 0.012      ; 0.970      ;
; -0.426 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]  ; NOE          ; NOE         ; 0.500        ; 0.012      ; 0.970      ;
; -0.292 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|p0addr                                    ; NOE          ; NOE         ; 0.500        ; 0.001      ; 0.825      ;
; -0.292 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]  ; NOE          ; NOE         ; 0.500        ; 0.001      ; 0.825      ;
; -0.292 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]  ; NOE          ; NOE         ; 0.500        ; 0.001      ; 0.825      ;
; -0.208 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1 ; NOE          ; NOE         ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3 ; NOE          ; NOE         ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0 ; NOE          ; NOE         ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2 ; NOE          ; NOE         ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5       ; NOE          ; NOE         ; 0.500        ; 0.000      ; 0.740      ;
; -0.208 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]  ; NOE          ; NOE         ; 0.500        ; 0.000      ; 0.740      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.761 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.782      ; 1.180      ;
; 0.764 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.851      ; 1.184      ;
; 0.772 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.857      ; 1.187      ;
; 0.772 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.857      ; 1.183      ;
; 0.774 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.858      ; 1.182      ;
; 0.777 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.848      ; 1.182      ;
; 0.779 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.849      ; 1.181      ;
; 0.784 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.857      ; 1.184      ;
; 1.261 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.782      ; 1.180      ;
; 1.264 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.851      ; 1.184      ;
; 1.272 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.857      ; 1.187      ;
; 1.272 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.857      ; 1.183      ;
; 1.274 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.858      ; 1.182      ;
; 1.277 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.848      ; 1.182      ;
; 1.279 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.849      ; 1.181      ;
; 1.284 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.857      ; 1.184      ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                  ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.676 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.858      ; 1.182      ;
; -0.674 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.857      ; 1.183      ;
; -0.673 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.857      ; 1.184      ;
; -0.670 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.857      ; 1.187      ;
; -0.668 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.849      ; 1.181      ;
; -0.667 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.851      ; 1.184      ;
; -0.666 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.848      ; 1.182      ;
; -0.602 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.782      ; 1.180      ;
; -0.176 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.858      ; 1.182      ;
; -0.174 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.857      ; 1.183      ;
; -0.173 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.857      ; 1.184      ;
; -0.170 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.857      ; 1.187      ;
; -0.168 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.849      ; 1.181      ;
; -0.167 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.851      ; 1.184      ;
; -0.166 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.848      ; 1.182      ;
; -0.102 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.782      ; 1.180      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NOE'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.088 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a1 ; NOE          ; NOE         ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a3 ; NOE          ; NOE         ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0 ; NOE          ; NOE         ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a2 ; NOE          ; NOE         ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity5       ; NOE          ; NOE         ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[0]  ; NOE          ; NOE         ; -0.500       ; 0.000      ; 0.740      ;
; 1.172 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|p0addr                                    ; NOE          ; NOE         ; -0.500       ; 0.001      ; 0.825      ;
; 1.172 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[3]  ; NOE          ; NOE         ; -0.500       ; 0.001      ; 0.825      ;
; 1.172 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[4]  ; NOE          ; NOE         ; -0.500       ; 0.001      ; 0.825      ;
; 1.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[1]  ; NOE          ; NOE         ; -0.500       ; 0.012      ; 0.970      ;
; 1.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[2]  ; NOE          ; NOE         ; -0.500       ; 0.012      ; 0.970      ;
; 1.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[5]  ; NOE          ; NOE         ; -0.500       ; 0.000      ; 0.961      ;
; 1.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[6]  ; NOE          ; NOE         ; -0.500       ; -0.001     ; 0.960      ;
; 1.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[7]  ; NOE          ; NOE         ; -0.500       ; -0.001     ; 0.960      ;
; 1.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[8]  ; NOE          ; NOE         ; -0.500       ; -0.001     ; 0.960      ;
; 1.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[9]  ; NOE          ; NOE         ; -0.500       ; -0.001     ; 0.960      ;
; 1.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[10] ; NOE          ; NOE         ; -0.500       ; -0.001     ; 0.960      ;
; 1.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[11] ; NOE          ; NOE         ; -0.500       ; -0.001     ; 0.960      ;
; 1.309 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter7a[12] ; NOE          ; NOE         ; -0.500       ; -0.001     ; 0.960      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NOE'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[0]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[1]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[2]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[3]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[4]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[5]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[6]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7]                            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7]                            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~porta_address_reg3  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NADV'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                                 ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|dataa                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|regout                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|regout                     ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst2|altpll_component|pll|clk[0]'                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a1~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_datain_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a2~portb_we_reg        ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst2|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_qdf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a3~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altpll_component|pll|inclk[0] ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; A16             ; NADV       ; 2.240 ; 2.240 ; Rise       ; NADV                              ;
; A17             ; NADV       ; 2.317 ; 2.317 ; Rise       ; NADV                              ;
; A18             ; NADV       ; 2.132 ; 2.132 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; 2.654 ; 2.654 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; 2.372 ; 2.372 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; 2.409 ; 2.409 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; 2.274 ; 2.274 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; 2.364 ; 2.364 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; 2.626 ; 2.626 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; 2.512 ; 2.512 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; 2.458 ; 2.458 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; 2.557 ; 2.557 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; 2.546 ; 2.546 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; 2.560 ; 2.560 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; 2.654 ; 2.654 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; 2.482 ; 2.482 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; 2.446 ; 2.446 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; 2.463 ; 2.463 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; 2.502 ; 2.502 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; 2.465 ; 2.465 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; 2.565 ; 2.565 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; 2.197 ; 2.197 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; 2.422 ; 2.422 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; 2.302 ; 2.302 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; 2.301 ; 2.301 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; 2.565 ; 2.565 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; 2.453 ; 2.453 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; 2.481 ; 2.481 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; 2.436 ; 2.436 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; 2.466 ; 2.466 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; 2.484 ; 2.484 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; 2.486 ; 2.486 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; 2.379 ; 2.379 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; 2.448 ; 2.448 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; 2.385 ; 2.385 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; 2.547 ; 2.547 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; 2.396 ; 2.396 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; 3.845 ; 3.845 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; 3.708 ; 3.708 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; 3.575 ; 3.575 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; 3.771 ; 3.771 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; 3.690 ; 3.690 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; 3.841 ; 3.841 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; 3.679 ; 3.679 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; 3.705 ; 3.705 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; 3.845 ; 3.845 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; A16             ; NADV       ; -2.120 ; -2.120 ; Rise       ; NADV                              ;
; A17             ; NADV       ; -2.197 ; -2.197 ; Rise       ; NADV                              ;
; A18             ; NADV       ; -2.012 ; -2.012 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; -2.154 ; -2.154 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; -2.252 ; -2.252 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; -2.289 ; -2.289 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; -2.154 ; -2.154 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; -2.244 ; -2.244 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; -2.506 ; -2.506 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; -2.392 ; -2.392 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; -2.338 ; -2.338 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; -2.437 ; -2.437 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; -2.426 ; -2.426 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; -2.440 ; -2.440 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; -2.534 ; -2.534 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; -2.362 ; -2.362 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; -2.326 ; -2.326 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; -2.343 ; -2.343 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; -2.382 ; -2.382 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; -2.345 ; -2.345 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; -1.976 ; -1.976 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; -2.030 ; -2.030 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; -2.020 ; -2.020 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; -1.997 ; -1.997 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; -1.976 ; -1.976 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; -2.151 ; -2.151 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; -2.314 ; -2.314 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; -2.168 ; -2.168 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; -2.258 ; -2.258 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; -2.245 ; -2.245 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; -2.357 ; -2.357 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; -2.346 ; -2.346 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; -2.216 ; -2.216 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; -2.253 ; -2.253 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; -2.177 ; -2.177 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; -2.295 ; -2.295 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; -2.185 ; -2.185 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; -3.436 ; -3.436 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; -3.569 ; -3.569 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; -3.436 ; -3.436 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; -3.632 ; -3.632 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; -3.551 ; -3.551 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; -3.702 ; -3.702 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; -3.540 ; -3.540 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; -3.566 ; -3.566 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; -3.706 ; -3.706 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 4.543 ; 4.543 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 4.158 ; 4.158 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 4.158 ; 4.158 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 4.446 ; 4.446 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 4.541 ; 4.541 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 4.543 ; 4.543 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 4.533 ; 4.533 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 4.467 ; 4.467 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 4.420 ; 4.420 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 1.120 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 1.152 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 2.152 ; 2.152 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 1.927 ; 1.927 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 2.033 ; 2.033 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 2.124 ; 2.124 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 2.152 ; 2.152 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 2.142 ; 2.142 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 2.135 ; 2.135 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 2.057 ; 2.057 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 2.069 ; 2.069 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;       ; 1.120 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;       ; 1.152 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 4.158 ; 4.158 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 4.158 ; 4.158 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 4.158 ; 4.158 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 4.446 ; 4.446 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 4.541 ; 4.541 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 4.543 ; 4.543 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 4.533 ; 4.533 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 4.467 ; 4.467 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 4.420 ; 4.420 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 1.120 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 1.152 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 1.927 ; 1.927 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 1.927 ; 1.927 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 2.033 ; 2.033 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 2.124 ; 2.124 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 2.152 ; 2.152 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 2.142 ; 2.142 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 2.135 ; 2.135 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 2.057 ; 2.057 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 2.069 ; 2.069 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;       ; 1.120 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;       ; 1.152 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; J7_DIN     ; J1_DIN      ; 5.184 ;    ;    ; 5.184 ;
; J7_SCLK    ; J1_SCLk     ; 5.348 ;    ;    ; 5.348 ;
; J7_SYNC    ; J1_SYNC     ; 5.430 ;    ;    ; 5.430 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; J7_DIN     ; J1_DIN      ; 5.184 ;    ;    ; 5.184 ;
; J7_SCLK    ; J1_SCLk     ; 5.348 ;    ;    ; 5.348 ;
; J7_SYNC    ; J1_SYNC     ; 5.430 ;    ;    ; 5.430 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                   ; -8.618    ; -1.268  ; -1.839   ; -1.946  ; -2.567              ;
;  NADV                              ; N/A       ; N/A     ; N/A      ; N/A     ; -1.941              ;
;  NOE                               ; -7.342    ; -0.504  ; -1.839   ; 1.088   ; -2.567              ;
;  NWE                               ; -4.497    ; -1.268  ; N/A      ; N/A     ; -2.567              ;
;  SAVE_ADDR:inst|ADDR[0]            ; -0.799    ; 0.261   ; 0.761    ; -1.946  ; 0.500               ;
;  clk                               ; N/A       ; N/A     ; N/A      ; N/A     ; 20.000              ;
;  inst2|altpll_component|pll|clk[0] ; -8.618    ; 0.215   ; N/A      ; N/A     ; 9.433               ;
; Design-wide TNS                    ; -2159.646 ; -58.155 ; -29.346  ; -15.287 ; -831.349            ;
;  NADV                              ; N/A       ; N/A     ; N/A      ; N/A     ; -30.137             ;
;  NOE                               ; -804.678  ; -34.442 ; -29.346  ; 0.000   ; -623.433            ;
;  NWE                               ; -170.836  ; -23.713 ; N/A      ; N/A     ; -177.779            ;
;  SAVE_ADDR:inst|ADDR[0]            ; -5.450    ; 0.000   ; 0.000    ; -15.287 ; 0.000               ;
;  clk                               ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|pll|clk[0] ; -1178.682 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+-----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; A16             ; NADV       ; 4.449 ; 4.449 ; Rise       ; NADV                              ;
; A17             ; NADV       ; 4.590 ; 4.590 ; Rise       ; NADV                              ;
; A18             ; NADV       ; 4.082 ; 4.082 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; 5.401 ; 5.401 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; 4.468 ; 4.468 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; 4.687 ; 4.687 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; 4.236 ; 4.236 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; 4.456 ; 4.456 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; 5.341 ; 5.341 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; 4.969 ; 4.969 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; 4.855 ; 4.855 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; 4.974 ; 4.974 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; 5.039 ; 5.039 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; 5.065 ; 5.065 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; 5.401 ; 5.401 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; 4.930 ; 4.930 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; 4.887 ; 4.887 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; 5.015 ; 5.015 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; 5.133 ; 5.133 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; 4.921 ; 4.921 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; 6.002 ; 6.002 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; 4.758 ; 4.758 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; 5.321 ; 5.321 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; 4.947 ; 4.947 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; 5.119 ; 5.119 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; 6.002 ; 6.002 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; 5.664 ; 5.664 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; 5.674 ; 5.674 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; 5.635 ; 5.635 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; 5.501 ; 5.501 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; 5.537 ; 5.537 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; 5.701 ; 5.701 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; 5.289 ; 5.289 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; 5.432 ; 5.432 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; 5.474 ; 5.474 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; 5.980 ; 5.980 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; 5.396 ; 5.396 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; 7.921 ; 7.921 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; 7.417 ; 7.417 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; 7.159 ; 7.159 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; 7.649 ; 7.649 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; 7.469 ; 7.469 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; 7.903 ; 7.903 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; 7.462 ; 7.462 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; 7.486 ; 7.486 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; 7.921 ; 7.921 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; A16             ; NADV       ; -2.120 ; -2.120 ; Rise       ; NADV                              ;
; A17             ; NADV       ; -2.197 ; -2.197 ; Rise       ; NADV                              ;
; A18             ; NADV       ; -2.012 ; -2.012 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NADV       ; -2.154 ; -2.154 ; Rise       ; NADV                              ;
;  AD_IN[0]       ; NADV       ; -2.252 ; -2.252 ; Rise       ; NADV                              ;
;  AD_IN[1]       ; NADV       ; -2.289 ; -2.289 ; Rise       ; NADV                              ;
;  AD_IN[2]       ; NADV       ; -2.154 ; -2.154 ; Rise       ; NADV                              ;
;  AD_IN[3]       ; NADV       ; -2.244 ; -2.244 ; Rise       ; NADV                              ;
;  AD_IN[4]       ; NADV       ; -2.506 ; -2.506 ; Rise       ; NADV                              ;
;  AD_IN[5]       ; NADV       ; -2.392 ; -2.392 ; Rise       ; NADV                              ;
;  AD_IN[6]       ; NADV       ; -2.338 ; -2.338 ; Rise       ; NADV                              ;
;  AD_IN[7]       ; NADV       ; -2.437 ; -2.437 ; Rise       ; NADV                              ;
;  AD_IN[8]       ; NADV       ; -2.426 ; -2.426 ; Rise       ; NADV                              ;
;  AD_IN[9]       ; NADV       ; -2.440 ; -2.440 ; Rise       ; NADV                              ;
;  AD_IN[10]      ; NADV       ; -2.534 ; -2.534 ; Rise       ; NADV                              ;
;  AD_IN[11]      ; NADV       ; -2.362 ; -2.362 ; Rise       ; NADV                              ;
;  AD_IN[12]      ; NADV       ; -2.326 ; -2.326 ; Rise       ; NADV                              ;
;  AD_IN[13]      ; NADV       ; -2.343 ; -2.343 ; Rise       ; NADV                              ;
;  AD_IN[14]      ; NADV       ; -2.382 ; -2.382 ; Rise       ; NADV                              ;
;  AD_IN[15]      ; NADV       ; -2.345 ; -2.345 ; Rise       ; NADV                              ;
; AD_IN[*]        ; NWE        ; -1.976 ; -1.976 ; Rise       ; NWE                               ;
;  AD_IN[0]       ; NWE        ; -2.030 ; -2.030 ; Rise       ; NWE                               ;
;  AD_IN[1]       ; NWE        ; -2.020 ; -2.020 ; Rise       ; NWE                               ;
;  AD_IN[2]       ; NWE        ; -1.997 ; -1.997 ; Rise       ; NWE                               ;
;  AD_IN[3]       ; NWE        ; -1.976 ; -1.976 ; Rise       ; NWE                               ;
;  AD_IN[4]       ; NWE        ; -2.151 ; -2.151 ; Rise       ; NWE                               ;
;  AD_IN[5]       ; NWE        ; -2.314 ; -2.314 ; Rise       ; NWE                               ;
;  AD_IN[6]       ; NWE        ; -2.168 ; -2.168 ; Rise       ; NWE                               ;
;  AD_IN[7]       ; NWE        ; -2.258 ; -2.258 ; Rise       ; NWE                               ;
;  AD_IN[8]       ; NWE        ; -2.245 ; -2.245 ; Rise       ; NWE                               ;
;  AD_IN[9]       ; NWE        ; -2.357 ; -2.357 ; Rise       ; NWE                               ;
;  AD_IN[10]      ; NWE        ; -2.346 ; -2.346 ; Rise       ; NWE                               ;
;  AD_IN[11]      ; NWE        ; -2.216 ; -2.216 ; Rise       ; NWE                               ;
;  AD_IN[12]      ; NWE        ; -2.253 ; -2.253 ; Rise       ; NWE                               ;
;  AD_IN[13]      ; NWE        ; -2.177 ; -2.177 ; Rise       ; NWE                               ;
;  AD_IN[14]      ; NWE        ; -2.295 ; -2.295 ; Rise       ; NWE                               ;
;  AD_IN[15]      ; NWE        ; -2.185 ; -2.185 ; Rise       ; NWE                               ;
; ADS930_DATA[*]  ; clk        ; -3.436 ; -3.436 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[0] ; clk        ; -3.569 ; -3.569 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[1] ; clk        ; -3.436 ; -3.436 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[2] ; clk        ; -3.632 ; -3.632 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[3] ; clk        ; -3.551 ; -3.551 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[4] ; clk        ; -3.702 ; -3.702 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[5] ; clk        ; -3.540 ; -3.540 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[6] ; clk        ; -3.566 ; -3.566 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  ADS930_DATA[7] ; clk        ; -3.706 ; -3.706 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+--------+--------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 11.905 ; 11.905 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 10.610 ; 10.610 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 10.589 ; 10.589 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 11.445 ; 11.445 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 11.905 ; 11.905 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 11.863 ; 11.863 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 11.830 ; 11.830 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 11.633 ; 11.633 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 11.332 ; 11.332 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 2.974  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 3.005  ;        ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 5.379  ; 5.379  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 4.649  ; 4.649  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 5.009  ; 5.009  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 5.326  ; 5.326  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 5.379  ; 5.379  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 5.344  ; 5.344  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 5.336  ; 5.336  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 5.275  ; 5.275  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 5.299  ; 5.299  ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;        ; 2.974  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;        ; 3.005  ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+------------------------+-------+-------+------------+-----------------------------------+
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[0] ; 4.158 ; 4.158 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[0] ; 4.158 ; 4.158 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[0] ; 4.158 ; 4.158 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[0] ; 4.446 ; 4.446 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[0] ; 4.541 ; 4.541 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[0] ; 4.543 ; 4.543 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[0] ; 4.533 ; 4.533 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[0] ; 4.467 ; 4.467 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[0] ; 4.420 ; 4.420 ; Fall       ; SAVE_ADDR:inst|ADDR[0]            ;
; ADS930CLk  ; clk                    ; 1.120 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ; 1.152 ;       ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; output[*]  ; clk                    ; 1.927 ; 1.927 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[0] ; clk                    ; 1.927 ; 1.927 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[1] ; clk                    ; 2.033 ; 2.033 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[2] ; clk                    ; 2.124 ; 2.124 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[3] ; clk                    ; 2.152 ; 2.152 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[4] ; clk                    ; 2.142 ; 2.142 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[5] ; clk                    ; 2.135 ; 2.135 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[6] ; clk                    ; 2.057 ; 2.057 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
;  output[7] ; clk                    ; 2.069 ; 2.069 ; Rise       ; inst2|altpll_component|pll|clk[0] ;
; ADS930CLk  ; clk                    ;       ; 1.120 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
; adclk      ; clk                    ;       ; 1.152 ; Fall       ; inst2|altpll_component|pll|clk[0] ;
+------------+------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; J7_DIN     ; J1_DIN      ; 10.523 ;    ;    ; 10.523 ;
; J7_SCLK    ; J1_SCLk     ; 11.025 ;    ;    ; 11.025 ;
; J7_SYNC    ; J1_SYNC     ; 11.288 ;    ;    ; 11.288 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; J7_DIN     ; J1_DIN      ; 5.184 ;    ;    ; 5.184 ;
; J7_SCLK    ; J1_SCLk     ; 5.348 ;    ;    ; 5.348 ;
; J7_SYNC    ; J1_SYNC     ; 5.430 ;    ;    ; 5.430 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 4446     ; 0        ; 0        ; 0        ;
; NOE                               ; inst2|altpll_component|pll|clk[0] ; 3601     ; 0        ; 0        ; 0        ;
; NWE                               ; inst2|altpll_component|pll|clk[0] ; 528      ; 0        ; 0        ; 0        ;
; inst2|altpll_component|pll|clk[0] ; NOE                               ; 13       ; 0        ; 0        ; 0        ;
; NADV                              ; NOE                               ; 2430     ; 0        ; 0        ; 0        ;
; NOE                               ; NOE                               ; 3970     ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]            ; NOE                               ; 135      ; 135      ; 0        ; 0        ;
; NADV                              ; NWE                               ; 587      ; 0        ; 0        ; 0        ;
; NWE                               ; NWE                               ; 8        ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]            ; NWE                               ; 33       ; 33       ; 0        ; 0        ;
; NOE                               ; SAVE_ADDR:inst|ADDR[0]            ; 0        ; 0        ; 8        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|pll|clk[0] ; inst2|altpll_component|pll|clk[0] ; 4446     ; 0        ; 0        ; 0        ;
; NOE                               ; inst2|altpll_component|pll|clk[0] ; 3601     ; 0        ; 0        ; 0        ;
; NWE                               ; inst2|altpll_component|pll|clk[0] ; 528      ; 0        ; 0        ; 0        ;
; inst2|altpll_component|pll|clk[0] ; NOE                               ; 13       ; 0        ; 0        ; 0        ;
; NADV                              ; NOE                               ; 2430     ; 0        ; 0        ; 0        ;
; NOE                               ; NOE                               ; 3970     ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]            ; NOE                               ; 135      ; 135      ; 0        ; 0        ;
; NADV                              ; NWE                               ; 587      ; 0        ; 0        ; 0        ;
; NWE                               ; NWE                               ; 8        ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]            ; NWE                               ; 33       ; 33       ; 0        ; 0        ;
; NOE                               ; SAVE_ADDR:inst|ADDR[0]            ; 0        ; 0        ; 8        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; NOE                    ; 0        ; 19       ; 0        ; 0        ;
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; NOE                    ; 0        ; 19       ; 0        ; 0        ;
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 70    ; 70   ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 37    ; 37   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 08 17:51:05 2015
Info: Command: quartus_sta FPGA_EP2C -c FPGA_EP2C
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_qdf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe17|dffe18a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk clk
    Info (332110): create_generated_clock -source {inst2|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst2|altpll_component|pll|clk[0]} {inst2|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name NWE NWE
    Info (332105): create_clock -period 1.000 -name NOE NOE
    Info (332105): create_clock -period 1.000 -name NADV NADV
    Info (332105): create_clock -period 1.000 -name SAVE_ADDR:inst|ADDR[0] SAVE_ADDR:inst|ADDR[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.618
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.618     -1178.682 inst2|altpll_component|pll|clk[0] 
    Info (332119):    -7.342      -804.678 NOE 
    Info (332119):    -4.497      -170.836 NWE 
    Info (332119):    -0.799        -5.450 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case hold slack is -1.268
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.268       -23.678 NWE 
    Info (332119):     0.112         0.000 NOE 
    Info (332119):     0.261         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     0.499         0.000 inst2|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -1.839
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.839       -29.346 NOE 
    Info (332119):     1.006         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -1.946
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.946       -15.287 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     1.850         0.000 NOE 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -623.433 NOE 
    Info (332119):    -2.567      -177.779 NWE 
    Info (332119):    -1.941       -30.137 NADV 
    Info (332119):     0.500         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     9.433         0.000 inst2|altpll_component|pll|clk[0] 
    Info (332119):    20.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.669
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.669      -384.321 inst2|altpll_component|pll|clk[0] 
    Info (332119):    -1.457       -29.805 NWE 
    Info (332119):    -1.376      -131.636 NOE 
    Info (332119):    -0.258        -1.659 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case hold slack is -1.033
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.033       -23.713 NWE 
    Info (332119):    -0.504       -34.442 NOE 
    Info (332119):     0.215         0.000 inst2|altpll_component|pll|clk[0] 
    Info (332119):     0.786         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case recovery slack is -0.429
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.429        -6.408 NOE 
    Info (332119):     0.761         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.676
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.676        -5.296 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     1.088         0.000 NOE 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -451.420 NOE 
    Info (332119):    -1.880      -127.380 NWE 
    Info (332119):    -1.380       -20.380 NADV 
    Info (332119):     0.500         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):    10.373         0.000 inst2|altpll_component|pll|clk[0] 
    Info (332119):    20.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 439 megabytes
    Info: Processing ended: Wed Apr 08 17:51:07 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


