<stg><name>top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2</name>


<trans_list>

<trans id="247" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln218_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln218

]]></Node>
<StgValue><ssdm name="sext_ln218_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln218_cast = sext i62 %sext_ln218_read

]]></Node>
<StgValue><ssdm name="sext_ln218_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_3, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_6, i32 16, i32 16, i32 256, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i17 0, i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %store_ln218 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %store_ln219 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:2 %icmp_ln218 = icmp_eq  i17 %indvar_flatten_load, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:3 %add_ln218_1 = add i17 %indvar_flatten_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln218_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln218 = br i1 %icmp_ln218, void %for.inc11, void %for.body28.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc11:0 %j_load = load i9 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc11:1 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:3 %add_ln218 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln218"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:6 %icmp_ln219 = icmp_eq  i9 %j_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc11:7 %select_ln218 = select i1 %icmp_ln219, i9 0, i9 %j_load

]]></Node>
<StgValue><ssdm name="select_ln218"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc11:8 %select_ln218_1 = select i1 %icmp_ln219, i9 %add_ln218, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln218_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="19" op_0_bw="9">
<![CDATA[
for.inc11:9 %zext_ln218 = zext i9 %select_ln218_1

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc11:10 %mul_ln218 = mul i19 %zext_ln218, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln218"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="9">
<![CDATA[
for.inc11:13 %trunc_ln219 = trunc i9 %select_ln218

]]></Node>
<StgValue><ssdm name="trunc_ln219"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc11:15 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %select_ln218, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc11:16 %tmp_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln218, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc11:69 %switch_ln221 = switch i4 %trunc_ln219, void %arrayidx1028.0.0.01311.case.15, i4 0, void %arrayidx1028.0.0.01311.case.0, i4 1, void %arrayidx1028.0.0.01311.case.1, i4 2, void %arrayidx1028.0.0.01311.case.2, i4 3, void %arrayidx1028.0.0.01311.case.3, i4 4, void %arrayidx1028.0.0.01311.case.4, i4 5, void %arrayidx1028.0.0.01311.case.5, i4 6, void %arrayidx1028.0.0.01311.case.6, i4 7, void %arrayidx1028.0.0.01311.case.7, i4 8, void %arrayidx1028.0.0.01311.case.8, i4 9, void %arrayidx1028.0.0.01311.case.9, i4 10, void %arrayidx1028.0.0.01311.case.10, i4 11, void %arrayidx1028.0.0.01311.case.11, i4 12, void %arrayidx1028.0.0.01311.case.12, i4 13, void %arrayidx1028.0.0.01311.case.13, i4 14, void %arrayidx1028.0.0.01311.case.14

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_14.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_13.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_12.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_11.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_10.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_9.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_8.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_7.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_6.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_5.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_4.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_3.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_2.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_1.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_0.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="trunc_ln219" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_15.exit:0 %br_ln221 = br void %arrayidx1028.0.0.01311.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1028.0.0.01311.exit:0 %add_ln219 = add i9 %select_ln218, i9 1

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.exit:1 %store_ln218 = store i17 %add_ln218_1, i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.exit:2 %store_ln218 = store i9 %select_ln218_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.exit:3 %store_ln219 = store i9 %add_ln219, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.exit:4 %br_ln219 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="71" st_id="9" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="74" st_id="12" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc11:2 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln218_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc11:67 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="32">
<![CDATA[
for.inc11:68 %trunc_ln221 = trunc i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln221"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0">
<![CDATA[
for.body28.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc11:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_218_1_VITIS_LOOP_219_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc11:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc11:11 %urem_ln218 = urem i9 %select_ln218_1, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln218"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2">
<![CDATA[
for.inc11:12 %trunc_ln218 = trunc i2 %urem_ln218

]]></Node>
<StgValue><ssdm name="trunc_ln218"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc11:14 %specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln220"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc11:17 %tmp_355 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %tmp_cast, i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="11">
<![CDATA[
for.inc11:18 %zext_ln221 = zext i11 %tmp_355

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:19 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1890 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1890"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:20 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1891 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1891"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:21 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1892 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1892"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:22 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1893 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1893"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:23 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1894 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1894"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1895 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1895"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:25 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1896 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1896"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:26 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1897 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1897"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:27 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1898 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1898"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:28 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1899 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1899"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:29 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1900 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1900"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:30 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1901 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1901"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:31 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1902 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1902"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:32 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1903 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1903"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:33 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1904 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1904"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:34 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1905 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1905"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:35 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1906 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1906"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:36 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1907 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1907"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:37 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1908 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1908"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:38 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1909 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1909"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:39 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1910 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1910"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:40 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1911 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1911"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:41 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1912 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1912"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:42 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1913 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1913"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:43 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1914 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1914"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:44 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1915 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1915"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:45 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1916 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1916"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:46 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1917 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1917"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:47 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1918 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1918"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:48 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1919 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1919"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:49 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1920 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1920"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:50 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1921 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1921"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:51 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1922 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1922"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:52 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1923 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1923"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:53 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1924 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1924"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:54 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1925 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1925"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:55 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1926 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1926"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:56 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1927 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1927"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:57 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1928 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1928"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:58 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1929 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1929"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:59 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1930 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1930"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:60 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1931 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1931"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:61 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1932 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1932"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:62 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1933 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1933"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:63 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1934 = getelementptr i24 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1934"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:64 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_addr"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:65 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_addr"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:66 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_addr = getelementptr i24 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_addr"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.14:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_14.case.2, i2 0, void %arrayidx1028.0.0.01311_14.case.0, i2 1, void %arrayidx1028.0.0.01311_14.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-2"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_14.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1903

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-2"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_14.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_14.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-2"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_14.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1902

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-2"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_14.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_14.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-2"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_14.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1904

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-2"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_14.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_14.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.13:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_13.case.2, i2 0, void %arrayidx1028.0.0.01311_13.case.0, i2 1, void %arrayidx1028.0.0.01311_13.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-3"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_13.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1900

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-3"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_13.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_13.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-3"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_13.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1899

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-3"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_13.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_13.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-3"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_13.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1901

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-3"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_13.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_13.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.12:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_12.case.2, i2 0, void %arrayidx1028.0.0.01311_12.case.0, i2 1, void %arrayidx1028.0.0.01311_12.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-4"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_12.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-4"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_12.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_12.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-4"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_12.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-4"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_12.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_12.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-4"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_12.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_addr

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-4"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_12.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_12.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.11:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_11.case.2, i2 0, void %arrayidx1028.0.0.01311_11.case.0, i2 1, void %arrayidx1028.0.0.01311_11.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-5"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_11.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1897

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-5"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_11.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_11.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-5"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_11.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1896

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-5"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_11.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_11.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-5"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_11.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1898

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-5"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_11.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_11.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.10:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_10.case.2, i2 0, void %arrayidx1028.0.0.01311_10.case.0, i2 1, void %arrayidx1028.0.0.01311_10.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-6"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_10.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1894

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-6"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_10.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_10.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-6"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_10.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1893

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-6"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_10.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_10.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-6"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_10.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1895

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-6"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_10.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_10.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.9:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_9.case.2, i2 0, void %arrayidx1028.0.0.01311_9.case.0, i2 1, void %arrayidx1028.0.0.01311_9.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-7"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_9.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1933

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-7"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_9.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_9.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-7"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_9.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1932

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-7"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_9.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_9.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-7"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_9.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1934

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-7"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_9.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_9.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.8:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_8.case.2, i2 0, void %arrayidx1028.0.0.01311_8.case.0, i2 1, void %arrayidx1028.0.0.01311_8.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-8"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_8.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1930

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-8"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_8.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_8.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-8"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_8.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1929

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-8"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_8.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_8.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-8"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_8.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1931

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-8"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_8.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_8.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.7:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_7.case.2, i2 0, void %arrayidx1028.0.0.01311_7.case.0, i2 1, void %arrayidx1028.0.0.01311_7.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="7"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_7.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1927

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="7"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_7.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_7.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="7"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_7.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1926

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="7"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_7.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_7.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="7"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_7.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1928

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="7"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_7.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_7.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.6:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_6.case.2, i2 0, void %arrayidx1028.0.0.01311_6.case.0, i2 1, void %arrayidx1028.0.0.01311_6.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="6"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_6.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1924

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="6"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_6.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_6.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="6"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_6.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1923

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="6"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_6.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_6.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="6"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_6.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1925

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="6"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_6.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_6.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.5:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_5.case.2, i2 0, void %arrayidx1028.0.0.01311_5.case.0, i2 1, void %arrayidx1028.0.0.01311_5.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="5"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_5.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1921

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="5"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_5.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_5.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="5"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_5.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1920

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="5"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_5.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_5.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="5"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_5.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1922

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="5"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_5.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_5.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.4:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_4.case.2, i2 0, void %arrayidx1028.0.0.01311_4.case.0, i2 1, void %arrayidx1028.0.0.01311_4.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="4"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_4.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1918

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="4"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_4.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_4.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="4"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_4.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1917

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="4"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_4.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_4.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="4"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_4.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1919

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="4"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_4.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_4.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.3:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_3.case.2, i2 0, void %arrayidx1028.0.0.01311_3.case.0, i2 1, void %arrayidx1028.0.0.01311_3.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="3"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_3.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1915

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="3"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_3.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_3.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="3"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_3.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1914

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="3"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_3.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_3.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="3"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_3.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1916

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="3"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_3.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_3.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.2:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_2.case.2, i2 0, void %arrayidx1028.0.0.01311_2.case.0, i2 1, void %arrayidx1028.0.0.01311_2.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="2"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_2.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1912

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="2"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_2.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_2.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="2"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_2.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1911

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="2"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_2.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_2.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="2"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_2.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1913

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="2"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_2.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_2.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.1:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_1.case.2, i2 0, void %arrayidx1028.0.0.01311_1.case.0, i2 1, void %arrayidx1028.0.0.01311_1.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="1"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_1.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1909

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="1"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_1.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_1.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="1"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_1.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1908

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="1"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_1.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_1.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="1"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_1.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1910

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="1"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_1.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_1.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.0:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_0.case.2, i2 0, void %arrayidx1028.0.0.01311_0.case.0, i2 1, void %arrayidx1028.0.0.01311_0.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="0"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_0.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1891

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="0"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_0.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_0.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="0"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_0.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1890

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="0"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_0.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_0.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="0"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_0.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1892

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="0"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_0.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_0.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1028.0.0.01311.case.15:0 %switch_ln221 = switch i2 %trunc_ln218, void %arrayidx1028.0.0.01311_15.case.2, i2 0, void %arrayidx1028.0.0.01311_15.case.0, i2 1, void %arrayidx1028.0.0.01311_15.case.1

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-1"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_15.case.1:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1906

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-1"/>
<literal name="trunc_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_15.case.1:1 %br_ln221 = br void %arrayidx1028.0.0.01311_15.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-1"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_15.case.0:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1905

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-1"/>
<literal name="trunc_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_15.case.0:1 %br_ln221 = br void %arrayidx1028.0.0.01311_15.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-1"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx1028.0.0.01311_15.case.2:0 %store_ln221 = store i24 %trunc_ln221, i11 %p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1907

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln219" val="-1"/>
<literal name="trunc_ln218" val="!0"/>
<literal name="trunc_ln218" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1028.0.0.01311_15.case.2:1 %br_ln221 = br void %arrayidx1028.0.0.01311_15.exit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
