
can-rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000420c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  080043dc  080043dc  000053dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004590  08004590  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004590  08004590  00005590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004598  08004598  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004598  08004598  00005598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800459c  0800459c  0000559c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080045a0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  2000005c  080045fc  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  080045fc  000062e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bf9c  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a4  00000000  00000000  00012028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000970  00000000  00000000  000140d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000072f  00000000  00000000  00014a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021c17  00000000  00000000  0001516f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c048  00000000  00000000  00036d86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb35a  00000000  00000000  00042dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e128  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b58  00000000  00000000  0010e16c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00110cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080043c4 	.word	0x080043c4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	080043c4 	.word	0x080043c4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <canbusRxInit>:
 * @brief  CAN bus alımını başlatır ve filtreleme yapılandırmasını uygular.
 * @param  hcan: CAN kontrolörü için işaretçi.
 * @param  filtre: CAN filtreleme yapılandırma yapısı için işaretçi.
 * @retval None
 */
void canbusRxInit(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *filtre) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b098      	sub	sp, #96	@ 0x60
 80005b4:	af06      	add	r7, sp, #24
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	6039      	str	r1, [r7, #0]
    uint8_t debugMessage[60] = { 0 };
 80005ba:	2300      	movs	r3, #0
 80005bc:	60fb      	str	r3, [r7, #12]
 80005be:	f107 0310 	add.w	r3, r7, #16
 80005c2:	2238      	movs	r2, #56	@ 0x38
 80005c4:	2100      	movs	r1, #0
 80005c6:	4618      	mov	r0, r3
 80005c8:	f003 fa7c 	bl	8003ac4 <memset>

    if (HAL_CAN_Start(hcan) != HAL_OK) {
 80005cc:	6878      	ldr	r0, [r7, #4]
 80005ce:	f000 fe95 	bl	80012fc <HAL_CAN_Start>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d015      	beq.n	8000604 <canbusRxInit+0x54>
        sprintf((char*)debugMessage, "CANBUS START FAILED\r\n");
 80005d8:	f107 030c 	add.w	r3, r7, #12
 80005dc:	4922      	ldr	r1, [pc, #136]	@ (8000668 <canbusRxInit+0xb8>)
 80005de:	4618      	mov	r0, r3
 80005e0:	f003 fa50 	bl	8003a84 <siprintf>
        HAL_UART_Transmit(&huart1, debugMessage, strlen((char*)debugMessage), HAL_MAX_DELAY);
 80005e4:	f107 030c 	add.w	r3, r7, #12
 80005e8:	4618      	mov	r0, r3
 80005ea:	f7ff fe11 	bl	8000210 <strlen>
 80005ee:	4603      	mov	r3, r0
 80005f0:	b29a      	uxth	r2, r3
 80005f2:	f107 010c 	add.w	r1, r7, #12
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005fa:	481c      	ldr	r0, [pc, #112]	@ (800066c <canbusRxInit+0xbc>)
 80005fc:	f002 fe52 	bl	80032a4 <HAL_UART_Transmit>
        Error_Handler();
 8000600:	f000 fa5a 	bl	8000ab8 <Error_Handler>
    }

    canbusConfigFilter(hcan, filtre, CAN_ID_EXT, CAN_FILTERMODE_IDMASK, CAN_FILTERSCALE_32BIT, 0x00000000, 0x00000000, 0x00000000, 0x00000000);
 8000604:	2300      	movs	r3, #0
 8000606:	9304      	str	r3, [sp, #16]
 8000608:	2300      	movs	r3, #0
 800060a:	9303      	str	r3, [sp, #12]
 800060c:	2300      	movs	r3, #0
 800060e:	9302      	str	r3, [sp, #8]
 8000610:	2300      	movs	r3, #0
 8000612:	9301      	str	r3, [sp, #4]
 8000614:	2301      	movs	r3, #1
 8000616:	9300      	str	r3, [sp, #0]
 8000618:	2300      	movs	r3, #0
 800061a:	2204      	movs	r2, #4
 800061c:	6839      	ldr	r1, [r7, #0]
 800061e:	6878      	ldr	r0, [r7, #4]
 8000620:	f000 f828 	bl	8000674 <canbusConfigFilter>

    if(HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 8000624:	2102      	movs	r1, #2
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f000 ffce 	bl	80015c8 <HAL_CAN_ActivateNotification>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <canbusRxInit+0x86>
    	Error_Handler();
 8000632:	f000 fa41 	bl	8000ab8 <Error_Handler>
    }

    sprintf((char*)debugMessage, "CANBUS IS STARTED SUCCESSFULLY\r\n");
 8000636:	f107 030c 	add.w	r3, r7, #12
 800063a:	490d      	ldr	r1, [pc, #52]	@ (8000670 <canbusRxInit+0xc0>)
 800063c:	4618      	mov	r0, r3
 800063e:	f003 fa21 	bl	8003a84 <siprintf>
    HAL_UART_Transmit(&huart1, debugMessage, strlen((char*)debugMessage), HAL_MAX_DELAY);
 8000642:	f107 030c 	add.w	r3, r7, #12
 8000646:	4618      	mov	r0, r3
 8000648:	f7ff fde2 	bl	8000210 <strlen>
 800064c:	4603      	mov	r3, r0
 800064e:	b29a      	uxth	r2, r3
 8000650:	f107 010c 	add.w	r1, r7, #12
 8000654:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000658:	4804      	ldr	r0, [pc, #16]	@ (800066c <canbusRxInit+0xbc>)
 800065a:	f002 fe23 	bl	80032a4 <HAL_UART_Transmit>
}
 800065e:	bf00      	nop
 8000660:	3748      	adds	r7, #72	@ 0x48
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	080043dc 	.word	0x080043dc
 800066c:	200000a0 	.word	0x200000a0
 8000670:	080043f4 	.word	0x080043f4

08000674 <canbusConfigFilter>:
    uint32_t filterScale,
    uint32_t filterHigh,
    uint32_t filterLow,
    uint32_t maskHigh,
    uint32_t maskLow
) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	60f8      	str	r0, [r7, #12]
 800067c:	60b9      	str	r1, [r7, #8]
 800067e:	607a      	str	r2, [r7, #4]
 8000680:	603b      	str	r3, [r7, #0]
    filtre->FilterActivation = CAN_FILTER_ENABLE;
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	2201      	movs	r2, #1
 8000686:	621a      	str	r2, [r3, #32]
    filtre->FilterBank = 14;
 8000688:	68bb      	ldr	r3, [r7, #8]
 800068a:	220e      	movs	r2, #14
 800068c:	615a      	str	r2, [r3, #20]
    filtre->FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800068e:	68bb      	ldr	r3, [r7, #8]
 8000690:	2200      	movs	r2, #0
 8000692:	611a      	str	r2, [r3, #16]
    filtre->FilterMode = filterMode;
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	683a      	ldr	r2, [r7, #0]
 8000698:	619a      	str	r2, [r3, #24]
    filtre->FilterScale = filterScale;
 800069a:	68bb      	ldr	r3, [r7, #8]
 800069c:	69ba      	ldr	r2, [r7, #24]
 800069e:	61da      	str	r2, [r3, #28]

    if (filterScale == CAN_FILTERSCALE_16BIT) {
 80006a0:	69bb      	ldr	r3, [r7, #24]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d114      	bne.n	80006d0 <canbusConfigFilter+0x5c>
        // 16-bit ID/Maske ayarları
        filtre->FilterIdHigh = (filterHigh << 5) & 0xFFFF;
 80006a6:	69fb      	ldr	r3, [r7, #28]
 80006a8:	015b      	lsls	r3, r3, #5
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	601a      	str	r2, [r3, #0]
        filtre->FilterIdLow = (filterLow << 5) & 0xFFFF;
 80006b0:	6a3b      	ldr	r3, [r7, #32]
 80006b2:	015b      	lsls	r3, r3, #5
 80006b4:	b29a      	uxth	r2, r3
 80006b6:	68bb      	ldr	r3, [r7, #8]
 80006b8:	605a      	str	r2, [r3, #4]
        filtre->FilterMaskIdHigh = (maskHigh << 5) & 0xFFFF;
 80006ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006bc:	015b      	lsls	r3, r3, #5
 80006be:	b29a      	uxth	r2, r3
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	609a      	str	r2, [r3, #8]
        filtre->FilterMaskIdLow = (maskLow << 5) & 0xFFFF;
 80006c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006c6:	015b      	lsls	r3, r3, #5
 80006c8:	b29a      	uxth	r2, r3
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	e024      	b.n	800071a <canbusConfigFilter+0xa6>
    } else if (filterScale == CAN_FILTERSCALE_32BIT) {
 80006d0:	69bb      	ldr	r3, [r7, #24]
 80006d2:	2b01      	cmp	r3, #1
 80006d4:	d121      	bne.n	800071a <canbusConfigFilter+0xa6>
        // 32-bit ID/Maske ayarları
        filtre->FilterIdHigh = (filterHigh >> 13) & 0xFFFF;
 80006d6:	69fb      	ldr	r3, [r7, #28]
 80006d8:	0b5b      	lsrs	r3, r3, #13
 80006da:	b29a      	uxth	r2, r3
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	601a      	str	r2, [r3, #0]
        filtre->FilterIdLow = ((filterLow << 3) & 0xFFFF) | (idType == CAN_ID_EXT ? CAN_IDE_32 : 0);
 80006e0:	6a3b      	ldr	r3, [r7, #32]
 80006e2:	00db      	lsls	r3, r3, #3
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	687a      	ldr	r2, [r7, #4]
 80006e8:	2a04      	cmp	r2, #4
 80006ea:	d101      	bne.n	80006f0 <canbusConfigFilter+0x7c>
 80006ec:	2204      	movs	r2, #4
 80006ee:	e000      	b.n	80006f2 <canbusConfigFilter+0x7e>
 80006f0:	2200      	movs	r2, #0
 80006f2:	431a      	orrs	r2, r3
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	605a      	str	r2, [r3, #4]
        filtre->FilterMaskIdHigh = (maskHigh >> 13) & 0xFFFF;
 80006f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006fa:	0b5b      	lsrs	r3, r3, #13
 80006fc:	b29a      	uxth	r2, r3
 80006fe:	68bb      	ldr	r3, [r7, #8]
 8000700:	609a      	str	r2, [r3, #8]
        filtre->FilterMaskIdLow = ((maskLow << 3) & 0xFFFF) | (idType == CAN_ID_EXT ? CAN_IDE_32 : 0);
 8000702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000704:	00db      	lsls	r3, r3, #3
 8000706:	b29b      	uxth	r3, r3
 8000708:	687a      	ldr	r2, [r7, #4]
 800070a:	2a04      	cmp	r2, #4
 800070c:	d101      	bne.n	8000712 <canbusConfigFilter+0x9e>
 800070e:	2204      	movs	r2, #4
 8000710:	e000      	b.n	8000714 <canbusConfigFilter+0xa0>
 8000712:	2200      	movs	r2, #0
 8000714:	431a      	orrs	r2, r3
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	60da      	str	r2, [r3, #12]
    }

    // Filtreyi CAN kontrolörüne uygula
    if (HAL_CAN_ConfigFilter(hcan, filtre) != HAL_OK) {
 800071a:	68b9      	ldr	r1, [r7, #8]
 800071c:	68f8      	ldr	r0, [r7, #12]
 800071e:	f000 fd0d 	bl	800113c <HAL_CAN_ConfigFilter>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <canbusConfigFilter+0xb8>
        Error_Handler();
 8000728:	f000 f9c6 	bl	8000ab8 <Error_Handler>
    }
}
 800072c:	bf00      	nop
 800072e:	3710      	adds	r7, #16
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}

08000734 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000738:	f000 fb92 	bl	8000e60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800073c:	f000 f812 	bl	8000764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000740:	f000 f902 	bl	8000948 <MX_GPIO_Init>
  MX_DMA_Init();
 8000744:	f000 f8e0 	bl	8000908 <MX_DMA_Init>
  MX_CAN1_Init();
 8000748:	f000 f87e 	bl	8000848 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 800074c:	f000 f8b2 	bl	80008b4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  canbusRxInit(&hcan1, &configFilter);
 8000750:	4902      	ldr	r1, [pc, #8]	@ (800075c <main+0x28>)
 8000752:	4803      	ldr	r0, [pc, #12]	@ (8000760 <main+0x2c>)
 8000754:	f7ff ff2c 	bl	80005b0 <canbusRxInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <main+0x24>
 800075c:	20000148 	.word	0x20000148
 8000760:	20000078 	.word	0x20000078

08000764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b094      	sub	sp, #80	@ 0x50
 8000768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076a:	f107 031c 	add.w	r3, r7, #28
 800076e:	2234      	movs	r2, #52	@ 0x34
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f003 f9a6 	bl	8003ac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000778:	f107 0308 	add.w	r3, r7, #8
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000788:	2300      	movs	r3, #0
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	4b2c      	ldr	r3, [pc, #176]	@ (8000840 <SystemClock_Config+0xdc>)
 800078e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000790:	4a2b      	ldr	r2, [pc, #172]	@ (8000840 <SystemClock_Config+0xdc>)
 8000792:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000796:	6413      	str	r3, [r2, #64]	@ 0x40
 8000798:	4b29      	ldr	r3, [pc, #164]	@ (8000840 <SystemClock_Config+0xdc>)
 800079a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800079c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007a4:	2300      	movs	r3, #0
 80007a6:	603b      	str	r3, [r7, #0]
 80007a8:	4b26      	ldr	r3, [pc, #152]	@ (8000844 <SystemClock_Config+0xe0>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a25      	ldr	r2, [pc, #148]	@ (8000844 <SystemClock_Config+0xe0>)
 80007ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007b2:	6013      	str	r3, [r2, #0]
 80007b4:	4b23      	ldr	r3, [pc, #140]	@ (8000844 <SystemClock_Config+0xe0>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007bc:	603b      	str	r3, [r7, #0]
 80007be:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007c0:	2301      	movs	r3, #1
 80007c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007c8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ca:	2302      	movs	r3, #2
 80007cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007d4:	2304      	movs	r3, #4
 80007d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80007d8:	23b4      	movs	r3, #180	@ 0xb4
 80007da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007dc:	2302      	movs	r3, #2
 80007de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007e0:	2302      	movs	r3, #2
 80007e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007e4:	2302      	movs	r3, #2
 80007e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e8:	f107 031c 	add.w	r3, r7, #28
 80007ec:	4618      	mov	r0, r3
 80007ee:	f002 fa6b 	bl	8002cc8 <HAL_RCC_OscConfig>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007f8:	f000 f95e 	bl	8000ab8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007fc:	f001 feca 	bl	8002594 <HAL_PWREx_EnableOverDrive>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000806:	f000 f957 	bl	8000ab8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080a:	230f      	movs	r3, #15
 800080c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800080e:	2302      	movs	r3, #2
 8000810:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000812:	2300      	movs	r3, #0
 8000814:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000816:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800081a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800081c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000820:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000822:	f107 0308 	add.w	r3, r7, #8
 8000826:	2105      	movs	r1, #5
 8000828:	4618      	mov	r0, r3
 800082a:	f001 ff03 	bl	8002634 <HAL_RCC_ClockConfig>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000834:	f000 f940 	bl	8000ab8 <Error_Handler>
  }
}
 8000838:	bf00      	nop
 800083a:	3750      	adds	r7, #80	@ 0x50
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	40023800 	.word	0x40023800
 8000844:	40007000 	.word	0x40007000

08000848 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800084c:	4b17      	ldr	r3, [pc, #92]	@ (80008ac <MX_CAN1_Init+0x64>)
 800084e:	4a18      	ldr	r2, [pc, #96]	@ (80008b0 <MX_CAN1_Init+0x68>)
 8000850:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 8000852:	4b16      	ldr	r3, [pc, #88]	@ (80008ac <MX_CAN1_Init+0x64>)
 8000854:	2212      	movs	r2, #18
 8000856:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000858:	4b14      	ldr	r3, [pc, #80]	@ (80008ac <MX_CAN1_Init+0x64>)
 800085a:	2200      	movs	r2, #0
 800085c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800085e:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <MX_CAN1_Init+0x64>)
 8000860:	2200      	movs	r2, #0
 8000862:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8000864:	4b11      	ldr	r3, [pc, #68]	@ (80008ac <MX_CAN1_Init+0x64>)
 8000866:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800086a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_6TQ;
 800086c:	4b0f      	ldr	r3, [pc, #60]	@ (80008ac <MX_CAN1_Init+0x64>)
 800086e:	f44f 02a0 	mov.w	r2, #5242880	@ 0x500000
 8000872:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000874:	4b0d      	ldr	r3, [pc, #52]	@ (80008ac <MX_CAN1_Init+0x64>)
 8000876:	2200      	movs	r2, #0
 8000878:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800087a:	4b0c      	ldr	r3, [pc, #48]	@ (80008ac <MX_CAN1_Init+0x64>)
 800087c:	2200      	movs	r2, #0
 800087e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000880:	4b0a      	ldr	r3, [pc, #40]	@ (80008ac <MX_CAN1_Init+0x64>)
 8000882:	2200      	movs	r2, #0
 8000884:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000886:	4b09      	ldr	r3, [pc, #36]	@ (80008ac <MX_CAN1_Init+0x64>)
 8000888:	2200      	movs	r2, #0
 800088a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800088c:	4b07      	ldr	r3, [pc, #28]	@ (80008ac <MX_CAN1_Init+0x64>)
 800088e:	2200      	movs	r2, #0
 8000890:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000892:	4b06      	ldr	r3, [pc, #24]	@ (80008ac <MX_CAN1_Init+0x64>)
 8000894:	2200      	movs	r2, #0
 8000896:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000898:	4804      	ldr	r0, [pc, #16]	@ (80008ac <MX_CAN1_Init+0x64>)
 800089a:	f000 fb53 	bl	8000f44 <HAL_CAN_Init>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80008a4:	f000 f908 	bl	8000ab8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20000078 	.word	0x20000078
 80008b0:	40006400 	.word	0x40006400

080008b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008b8:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <MX_USART1_UART_Init+0x4c>)
 80008ba:	4a12      	ldr	r2, [pc, #72]	@ (8000904 <MX_USART1_UART_Init+0x50>)
 80008bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008be:	4b10      	ldr	r3, [pc, #64]	@ (8000900 <MX_USART1_UART_Init+0x4c>)
 80008c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000900 <MX_USART1_UART_Init+0x4c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000900 <MX_USART1_UART_Init+0x4c>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000900 <MX_USART1_UART_Init+0x4c>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008d8:	4b09      	ldr	r3, [pc, #36]	@ (8000900 <MX_USART1_UART_Init+0x4c>)
 80008da:	220c      	movs	r2, #12
 80008dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008de:	4b08      	ldr	r3, [pc, #32]	@ (8000900 <MX_USART1_UART_Init+0x4c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e4:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <MX_USART1_UART_Init+0x4c>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ea:	4805      	ldr	r0, [pc, #20]	@ (8000900 <MX_USART1_UART_Init+0x4c>)
 80008ec:	f002 fc8a 	bl	8003204 <HAL_UART_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008f6:	f000 f8df 	bl	8000ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	200000a0 	.word	0x200000a0
 8000904:	40011000 	.word	0x40011000

08000908 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	607b      	str	r3, [r7, #4]
 8000912:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <MX_DMA_Init+0x3c>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	4a0b      	ldr	r2, [pc, #44]	@ (8000944 <MX_DMA_Init+0x3c>)
 8000918:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800091c:	6313      	str	r3, [r2, #48]	@ 0x30
 800091e:	4b09      	ldr	r3, [pc, #36]	@ (8000944 <MX_DMA_Init+0x3c>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800092a:	2200      	movs	r2, #0
 800092c:	2100      	movs	r1, #0
 800092e:	2046      	movs	r0, #70	@ 0x46
 8000930:	f001 f97b 	bl	8001c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000934:	2046      	movs	r0, #70	@ 0x46
 8000936:	f001 f994 	bl	8001c62 <HAL_NVIC_EnableIRQ>

}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800

08000948 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <MX_GPIO_Init+0x4c>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	4a0f      	ldr	r2, [pc, #60]	@ (8000994 <MX_GPIO_Init+0x4c>)
 8000958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800095c:	6313      	str	r3, [r2, #48]	@ 0x30
 800095e:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <MX_GPIO_Init+0x4c>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	603b      	str	r3, [r7, #0]
 800096e:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <MX_GPIO_Init+0x4c>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000972:	4a08      	ldr	r2, [pc, #32]	@ (8000994 <MX_GPIO_Init+0x4c>)
 8000974:	f043 0301 	orr.w	r3, r3, #1
 8000978:	6313      	str	r3, [r2, #48]	@ 0x30
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <MX_GPIO_Init+0x4c>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	f003 0301 	and.w	r3, r3, #1
 8000982:	603b      	str	r3, [r7, #0]
 8000984:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800

08000998 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 8000998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800099a:	b0af      	sub	sp, #188	@ 0xbc
 800099c:	af08      	add	r7, sp, #32
 800099e:	60f8      	str	r0, [r7, #12]
    uint8_t buffer[128];
    uint32_t id;  // Mesaj ID'si
    int length;

    HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &rxHeader, rxData);
 80009a0:	4b40      	ldr	r3, [pc, #256]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009a2:	4a41      	ldr	r2, [pc, #260]	@ (8000aa8 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 80009a4:	2100      	movs	r1, #0
 80009a6:	68f8      	ldr	r0, [r7, #12]
 80009a8:	f000 fcec 	bl	8001384 <HAL_CAN_GetRxMessage>

    if (rxHeader.IDE == CAN_ID_EXT) {
 80009ac:	4b3e      	ldr	r3, [pc, #248]	@ (8000aa8 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	2b04      	cmp	r3, #4
 80009b2:	d12f      	bne.n	8000a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>
        id = rxHeader.ExtId;
 80009b4:	4b3c      	ldr	r3, [pc, #240]	@ (8000aa8 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        length = snprintf((char *)buffer, sizeof(buffer),
                           "Ext ID : 0x%08X, Data: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
                           id, rxData[0], rxData[1], rxData[2], rxData[3],
 80009bc:	4b39      	ldr	r3, [pc, #228]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009be:	781b      	ldrb	r3, [r3, #0]
        length = snprintf((char *)buffer, sizeof(buffer),
 80009c0:	461a      	mov	r2, r3
                           id, rxData[0], rxData[1], rxData[2], rxData[3],
 80009c2:	4b38      	ldr	r3, [pc, #224]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009c4:	785b      	ldrb	r3, [r3, #1]
        length = snprintf((char *)buffer, sizeof(buffer),
 80009c6:	4619      	mov	r1, r3
                           id, rxData[0], rxData[1], rxData[2], rxData[3],
 80009c8:	4b36      	ldr	r3, [pc, #216]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009ca:	789b      	ldrb	r3, [r3, #2]
        length = snprintf((char *)buffer, sizeof(buffer),
 80009cc:	461c      	mov	r4, r3
                           id, rxData[0], rxData[1], rxData[2], rxData[3],
 80009ce:	4b35      	ldr	r3, [pc, #212]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009d0:	78db      	ldrb	r3, [r3, #3]
        length = snprintf((char *)buffer, sizeof(buffer),
 80009d2:	461d      	mov	r5, r3
                           rxData[4], rxData[5], rxData[6], rxData[7]);
 80009d4:	4b33      	ldr	r3, [pc, #204]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009d6:	791b      	ldrb	r3, [r3, #4]
        length = snprintf((char *)buffer, sizeof(buffer),
 80009d8:	461e      	mov	r6, r3
                           rxData[4], rxData[5], rxData[6], rxData[7]);
 80009da:	4b32      	ldr	r3, [pc, #200]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009dc:	795b      	ldrb	r3, [r3, #5]
        length = snprintf((char *)buffer, sizeof(buffer),
 80009de:	60bb      	str	r3, [r7, #8]
                           rxData[4], rxData[5], rxData[6], rxData[7]);
 80009e0:	4b30      	ldr	r3, [pc, #192]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009e2:	799b      	ldrb	r3, [r3, #6]
        length = snprintf((char *)buffer, sizeof(buffer),
 80009e4:	607b      	str	r3, [r7, #4]
                           rxData[4], rxData[5], rxData[6], rxData[7]);
 80009e6:	4b2f      	ldr	r3, [pc, #188]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80009e8:	79db      	ldrb	r3, [r3, #7]
        length = snprintf((char *)buffer, sizeof(buffer),
 80009ea:	f107 0010 	add.w	r0, r7, #16
 80009ee:	9307      	str	r3, [sp, #28]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	9306      	str	r3, [sp, #24]
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	9305      	str	r3, [sp, #20]
 80009f8:	9604      	str	r6, [sp, #16]
 80009fa:	9503      	str	r5, [sp, #12]
 80009fc:	9402      	str	r4, [sp, #8]
 80009fe:	9101      	str	r1, [sp, #4]
 8000a00:	9200      	str	r2, [sp, #0]
 8000a02:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000a06:	4a29      	ldr	r2, [pc, #164]	@ (8000aac <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8000a08:	2180      	movs	r1, #128	@ 0x80
 8000a0a:	f003 f807 	bl	8003a1c <sniprintf>
 8000a0e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
 8000a12:	e02e      	b.n	8000a72 <HAL_CAN_RxFifo0MsgPendingCallback+0xda>
    }
    else
    {
        id = rxHeader.StdId;
 8000a14:	4b24      	ldr	r3, [pc, #144]	@ (8000aa8 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        length = snprintf((char *)buffer, sizeof(buffer),
                           "Std ID : 0x%03X, Data: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
                           id, rxData[0], rxData[1], rxData[2], rxData[3],
 8000a1c:	4b21      	ldr	r3, [pc, #132]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
        length = snprintf((char *)buffer, sizeof(buffer),
 8000a20:	461a      	mov	r2, r3
                           id, rxData[0], rxData[1], rxData[2], rxData[3],
 8000a22:	4b20      	ldr	r3, [pc, #128]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000a24:	785b      	ldrb	r3, [r3, #1]
        length = snprintf((char *)buffer, sizeof(buffer),
 8000a26:	4619      	mov	r1, r3
                           id, rxData[0], rxData[1], rxData[2], rxData[3],
 8000a28:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000a2a:	789b      	ldrb	r3, [r3, #2]
        length = snprintf((char *)buffer, sizeof(buffer),
 8000a2c:	461c      	mov	r4, r3
                           id, rxData[0], rxData[1], rxData[2], rxData[3],
 8000a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000a30:	78db      	ldrb	r3, [r3, #3]
        length = snprintf((char *)buffer, sizeof(buffer),
 8000a32:	461d      	mov	r5, r3
                           rxData[4], rxData[5], rxData[6], rxData[7]);
 8000a34:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000a36:	791b      	ldrb	r3, [r3, #4]
        length = snprintf((char *)buffer, sizeof(buffer),
 8000a38:	461e      	mov	r6, r3
                           rxData[4], rxData[5], rxData[6], rxData[7]);
 8000a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000a3c:	795b      	ldrb	r3, [r3, #5]
        length = snprintf((char *)buffer, sizeof(buffer),
 8000a3e:	60bb      	str	r3, [r7, #8]
                           rxData[4], rxData[5], rxData[6], rxData[7]);
 8000a40:	4b18      	ldr	r3, [pc, #96]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000a42:	799b      	ldrb	r3, [r3, #6]
        length = snprintf((char *)buffer, sizeof(buffer),
 8000a44:	607b      	str	r3, [r7, #4]
                           rxData[4], rxData[5], rxData[6], rxData[7]);
 8000a46:	4b17      	ldr	r3, [pc, #92]	@ (8000aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8000a48:	79db      	ldrb	r3, [r3, #7]
        length = snprintf((char *)buffer, sizeof(buffer),
 8000a4a:	f107 0010 	add.w	r0, r7, #16
 8000a4e:	9307      	str	r3, [sp, #28]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	9306      	str	r3, [sp, #24]
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	9305      	str	r3, [sp, #20]
 8000a58:	9604      	str	r6, [sp, #16]
 8000a5a:	9503      	str	r5, [sp, #12]
 8000a5c:	9402      	str	r4, [sp, #8]
 8000a5e:	9101      	str	r1, [sp, #4]
 8000a60:	9200      	str	r2, [sp, #0]
 8000a62:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000a66:	4a12      	ldr	r2, [pc, #72]	@ (8000ab0 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 8000a68:	2180      	movs	r1, #128	@ 0x80
 8000a6a:	f002 ffd7 	bl	8003a1c <sniprintf>
 8000a6e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    }

    if (length > 0) {
 8000a72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	dd09      	ble.n	8000a8e <HAL_CAN_RxFifo0MsgPendingCallback+0xf6>
        HAL_UART_Transmit(&huart1, (uint8_t*)buffer, length, 10000);
 8000a7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000a7e:	b29a      	uxth	r2, r3
 8000a80:	f107 0110 	add.w	r1, r7, #16
 8000a84:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000a88:	480a      	ldr	r0, [pc, #40]	@ (8000ab4 <HAL_CAN_RxFifo0MsgPendingCallback+0x11c>)
 8000a8a:	f002 fc0b 	bl	80032a4 <HAL_UART_Transmit>
    }

    memset(buffer, 0, sizeof(buffer));
 8000a8e:	f107 0310 	add.w	r3, r7, #16
 8000a92:	2280      	movs	r2, #128	@ 0x80
 8000a94:	2100      	movs	r1, #0
 8000a96:	4618      	mov	r0, r3
 8000a98:	f003 f814 	bl	8003ac4 <memset>
}
 8000a9c:	bf00      	nop
 8000a9e:	379c      	adds	r7, #156	@ 0x9c
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aa4:	2000018c 	.word	0x2000018c
 8000aa8:	20000170 	.word	0x20000170
 8000aac:	080044b4 	.word	0x080044b4
 8000ab0:	080044f8 	.word	0x080044f8
 8000ab4:	200000a0 	.word	0x200000a0

08000ab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000abc:	b672      	cpsid	i
}
 8000abe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <Error_Handler+0x8>

08000ac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	4b10      	ldr	r3, [pc, #64]	@ (8000b10 <HAL_MspInit+0x4c>)
 8000ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad2:	4a0f      	ldr	r2, [pc, #60]	@ (8000b10 <HAL_MspInit+0x4c>)
 8000ad4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ad8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ada:	4b0d      	ldr	r3, [pc, #52]	@ (8000b10 <HAL_MspInit+0x4c>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ade:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	603b      	str	r3, [r7, #0]
 8000aea:	4b09      	ldr	r3, [pc, #36]	@ (8000b10 <HAL_MspInit+0x4c>)
 8000aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aee:	4a08      	ldr	r2, [pc, #32]	@ (8000b10 <HAL_MspInit+0x4c>)
 8000af0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000af4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000af6:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <HAL_MspInit+0x4c>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b02:	bf00      	nop
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	40023800 	.word	0x40023800

08000b14 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08a      	sub	sp, #40	@ 0x28
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1c:	f107 0314 	add.w	r3, r7, #20
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a25      	ldr	r2, [pc, #148]	@ (8000bc8 <HAL_CAN_MspInit+0xb4>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d144      	bne.n	8000bc0 <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	613b      	str	r3, [r7, #16]
 8000b3a:	4b24      	ldr	r3, [pc, #144]	@ (8000bcc <HAL_CAN_MspInit+0xb8>)
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3e:	4a23      	ldr	r2, [pc, #140]	@ (8000bcc <HAL_CAN_MspInit+0xb8>)
 8000b40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b44:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b46:	4b21      	ldr	r3, [pc, #132]	@ (8000bcc <HAL_CAN_MspInit+0xb8>)
 8000b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	4b1d      	ldr	r3, [pc, #116]	@ (8000bcc <HAL_CAN_MspInit+0xb8>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bcc <HAL_CAN_MspInit+0xb8>)
 8000b5c:	f043 0301 	orr.w	r3, r3, #1
 8000b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b62:	4b1a      	ldr	r3, [pc, #104]	@ (8000bcc <HAL_CAN_MspInit+0xb8>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b66:	f003 0301 	and.w	r3, r3, #1
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000b6e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000b72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b74:	2302      	movs	r3, #2
 8000b76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7c:	2303      	movs	r3, #3
 8000b7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000b80:	2309      	movs	r3, #9
 8000b82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b84:	f107 0314 	add.w	r3, r7, #20
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4811      	ldr	r0, [pc, #68]	@ (8000bd0 <HAL_CAN_MspInit+0xbc>)
 8000b8c:	f001 fb6e 	bl	800226c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2100      	movs	r1, #0
 8000b94:	2014      	movs	r0, #20
 8000b96:	f001 f848 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000b9a:	2014      	movs	r0, #20
 8000b9c:	f001 f861 	bl	8001c62 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	2015      	movs	r0, #21
 8000ba6:	f001 f840 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000baa:	2015      	movs	r0, #21
 8000bac:	f001 f859 	bl	8001c62 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	2016      	movs	r0, #22
 8000bb6:	f001 f838 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000bba:	2016      	movs	r0, #22
 8000bbc:	f001 f851 	bl	8001c62 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000bc0:	bf00      	nop
 8000bc2:	3728      	adds	r7, #40	@ 0x28
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40006400 	.word	0x40006400
 8000bcc:	40023800 	.word	0x40023800
 8000bd0:	40020000 	.word	0x40020000

08000bd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	@ 0x28
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a31      	ldr	r2, [pc, #196]	@ (8000cb8 <HAL_UART_MspInit+0xe4>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d15b      	bne.n	8000cae <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	613b      	str	r3, [r7, #16]
 8000bfa:	4b30      	ldr	r3, [pc, #192]	@ (8000cbc <HAL_UART_MspInit+0xe8>)
 8000bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bfe:	4a2f      	ldr	r2, [pc, #188]	@ (8000cbc <HAL_UART_MspInit+0xe8>)
 8000c00:	f043 0310 	orr.w	r3, r3, #16
 8000c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c06:	4b2d      	ldr	r3, [pc, #180]	@ (8000cbc <HAL_UART_MspInit+0xe8>)
 8000c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c0a:	f003 0310 	and.w	r3, r3, #16
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	4b29      	ldr	r3, [pc, #164]	@ (8000cbc <HAL_UART_MspInit+0xe8>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	4a28      	ldr	r2, [pc, #160]	@ (8000cbc <HAL_UART_MspInit+0xe8>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c22:	4b26      	ldr	r3, [pc, #152]	@ (8000cbc <HAL_UART_MspInit+0xe8>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c2e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c34:	2302      	movs	r3, #2
 8000c36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c40:	2307      	movs	r3, #7
 8000c42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c44:	f107 0314 	add.w	r3, r7, #20
 8000c48:	4619      	mov	r1, r3
 8000c4a:	481d      	ldr	r0, [pc, #116]	@ (8000cc0 <HAL_UART_MspInit+0xec>)
 8000c4c:	f001 fb0e 	bl	800226c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8000c50:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c52:	4a1d      	ldr	r2, [pc, #116]	@ (8000cc8 <HAL_UART_MspInit+0xf4>)
 8000c54:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8000c56:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c58:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000c5c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c5e:	4b19      	ldr	r3, [pc, #100]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c60:	2240      	movs	r2, #64	@ 0x40
 8000c62:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c64:	4b17      	ldr	r3, [pc, #92]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c6a:	4b16      	ldr	r3, [pc, #88]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c70:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c72:	4b14      	ldr	r3, [pc, #80]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c78:	4b12      	ldr	r3, [pc, #72]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8000c7e:	4b11      	ldr	r3, [pc, #68]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c84:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c86:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000c92:	480c      	ldr	r0, [pc, #48]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000c94:	f001 f800 	bl	8001c98 <HAL_DMA_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8000c9e:	f7ff ff0b 	bl	8000ab8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4a07      	ldr	r2, [pc, #28]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000ca6:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ca8:	4a06      	ldr	r2, [pc, #24]	@ (8000cc4 <HAL_UART_MspInit+0xf0>)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000cae:	bf00      	nop
 8000cb0:	3728      	adds	r7, #40	@ 0x28
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40011000 	.word	0x40011000
 8000cbc:	40023800 	.word	0x40023800
 8000cc0:	40020000 	.word	0x40020000
 8000cc4:	200000e8 	.word	0x200000e8
 8000cc8:	400264b8 	.word	0x400264b8

08000ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <NMI_Handler+0x4>

08000cd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <HardFault_Handler+0x4>

08000cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <MemManage_Handler+0x4>

08000ce4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ce8:	bf00      	nop
 8000cea:	e7fd      	b.n	8000ce8 <BusFault_Handler+0x4>

08000cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <UsageFault_Handler+0x4>

08000cf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr

08000d02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d02:	b480      	push	{r7}
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d22:	f000 f8ef 	bl	8000f04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
	...

08000d2c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d30:	4802      	ldr	r0, [pc, #8]	@ (8000d3c <CAN1_RX0_IRQHandler+0x10>)
 8000d32:	f000 fc6f 	bl	8001614 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000078 	.word	0x20000078

08000d40 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d44:	4802      	ldr	r0, [pc, #8]	@ (8000d50 <CAN1_RX1_IRQHandler+0x10>)
 8000d46:	f000 fc65 	bl	8001614 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000d4a:	bf00      	nop
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000078 	.word	0x20000078

08000d54 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d58:	4802      	ldr	r0, [pc, #8]	@ (8000d64 <CAN1_SCE_IRQHandler+0x10>)
 8000d5a:	f000 fc5b 	bl	8001614 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000078 	.word	0x20000078

08000d68 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000d6c:	4802      	ldr	r0, [pc, #8]	@ (8000d78 <DMA2_Stream7_IRQHandler+0x10>)
 8000d6e:	f001 f841 	bl	8001df4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	200000e8 	.word	0x200000e8

08000d7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d84:	4a14      	ldr	r2, [pc, #80]	@ (8000dd8 <_sbrk+0x5c>)
 8000d86:	4b15      	ldr	r3, [pc, #84]	@ (8000ddc <_sbrk+0x60>)
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d90:	4b13      	ldr	r3, [pc, #76]	@ (8000de0 <_sbrk+0x64>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d102      	bne.n	8000d9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d98:	4b11      	ldr	r3, [pc, #68]	@ (8000de0 <_sbrk+0x64>)
 8000d9a:	4a12      	ldr	r2, [pc, #72]	@ (8000de4 <_sbrk+0x68>)
 8000d9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d9e:	4b10      	ldr	r3, [pc, #64]	@ (8000de0 <_sbrk+0x64>)
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4413      	add	r3, r2
 8000da6:	693a      	ldr	r2, [r7, #16]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d207      	bcs.n	8000dbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dac:	f002 fe92 	bl	8003ad4 <__errno>
 8000db0:	4603      	mov	r3, r0
 8000db2:	220c      	movs	r2, #12
 8000db4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000db6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dba:	e009      	b.n	8000dd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dbc:	4b08      	ldr	r3, [pc, #32]	@ (8000de0 <_sbrk+0x64>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dc2:	4b07      	ldr	r3, [pc, #28]	@ (8000de0 <_sbrk+0x64>)
 8000dc4:	681a      	ldr	r2, [r3, #0]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4413      	add	r3, r2
 8000dca:	4a05      	ldr	r2, [pc, #20]	@ (8000de0 <_sbrk+0x64>)
 8000dcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dce:	68fb      	ldr	r3, [r7, #12]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3718      	adds	r7, #24
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20020000 	.word	0x20020000
 8000ddc:	00000400 	.word	0x00000400
 8000de0:	20000194 	.word	0x20000194
 8000de4:	200002e8 	.word	0x200002e8

08000de8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dec:	4b06      	ldr	r3, [pc, #24]	@ (8000e08 <SystemInit+0x20>)
 8000dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000df2:	4a05      	ldr	r2, [pc, #20]	@ (8000e08 <SystemInit+0x20>)
 8000df4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000df8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e44 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e10:	f7ff ffea 	bl	8000de8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e14:	480c      	ldr	r0, [pc, #48]	@ (8000e48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e16:	490d      	ldr	r1, [pc, #52]	@ (8000e4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e18:	4a0d      	ldr	r2, [pc, #52]	@ (8000e50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e1c:	e002      	b.n	8000e24 <LoopCopyDataInit>

08000e1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e22:	3304      	adds	r3, #4

08000e24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e28:	d3f9      	bcc.n	8000e1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e2c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e30:	e001      	b.n	8000e36 <LoopFillZerobss>

08000e32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e34:	3204      	adds	r2, #4

08000e36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e38:	d3fb      	bcc.n	8000e32 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e3a:	f002 fe51 	bl	8003ae0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e3e:	f7ff fc79 	bl	8000734 <main>
  bx  lr    
 8000e42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e4c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e50:	080045a0 	.word	0x080045a0
  ldr r2, =_sbss
 8000e54:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e58:	200002e4 	.word	0x200002e4

08000e5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e5c:	e7fe      	b.n	8000e5c <ADC_IRQHandler>
	...

08000e60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e64:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <HAL_Init+0x40>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea0 <HAL_Init+0x40>)
 8000e6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e70:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea0 <HAL_Init+0x40>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea0 <HAL_Init+0x40>)
 8000e76:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <HAL_Init+0x40>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a07      	ldr	r2, [pc, #28]	@ (8000ea0 <HAL_Init+0x40>)
 8000e82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e88:	2003      	movs	r0, #3
 8000e8a:	f000 fec3 	bl	8001c14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e8e:	200f      	movs	r0, #15
 8000e90:	f000 f808 	bl	8000ea4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e94:	f7ff fe16 	bl	8000ac4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40023c00 	.word	0x40023c00

08000ea4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eac:	4b12      	ldr	r3, [pc, #72]	@ (8000ef8 <HAL_InitTick+0x54>)
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4b12      	ldr	r3, [pc, #72]	@ (8000efc <HAL_InitTick+0x58>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f000 fedb 	bl	8001c7e <HAL_SYSTICK_Config>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e00e      	b.n	8000ef0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b0f      	cmp	r3, #15
 8000ed6:	d80a      	bhi.n	8000eee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	6879      	ldr	r1, [r7, #4]
 8000edc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ee0:	f000 fea3 	bl	8001c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee4:	4a06      	ldr	r2, [pc, #24]	@ (8000f00 <HAL_InitTick+0x5c>)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eea:	2300      	movs	r3, #0
 8000eec:	e000      	b.n	8000ef0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000000 	.word	0x20000000
 8000efc:	20000008 	.word	0x20000008
 8000f00:	20000004 	.word	0x20000004

08000f04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f08:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <HAL_IncTick+0x20>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <HAL_IncTick+0x24>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4413      	add	r3, r2
 8000f14:	4a04      	ldr	r2, [pc, #16]	@ (8000f28 <HAL_IncTick+0x24>)
 8000f16:	6013      	str	r3, [r2, #0]
}
 8000f18:	bf00      	nop
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	20000008 	.word	0x20000008
 8000f28:	20000198 	.word	0x20000198

08000f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f30:	4b03      	ldr	r3, [pc, #12]	@ (8000f40 <HAL_GetTick+0x14>)
 8000f32:	681b      	ldr	r3, [r3, #0]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	20000198 	.word	0x20000198

08000f44 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d101      	bne.n	8000f56 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e0ed      	b.n	8001132 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d102      	bne.n	8000f68 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f7ff fdd6 	bl	8000b14 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f042 0201 	orr.w	r2, r2, #1
 8000f76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f78:	f7ff ffd8 	bl	8000f2c <HAL_GetTick>
 8000f7c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f7e:	e012      	b.n	8000fa6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f80:	f7ff ffd4 	bl	8000f2c <HAL_GetTick>
 8000f84:	4602      	mov	r2, r0
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	2b0a      	cmp	r3, #10
 8000f8c:	d90b      	bls.n	8000fa6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f92:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2205      	movs	r2, #5
 8000f9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e0c5      	b.n	8001132 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f003 0301 	and.w	r3, r3, #1
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d0e5      	beq.n	8000f80 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f022 0202 	bic.w	r2, r2, #2
 8000fc2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fc4:	f7ff ffb2 	bl	8000f2c <HAL_GetTick>
 8000fc8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fca:	e012      	b.n	8000ff2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fcc:	f7ff ffae 	bl	8000f2c <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b0a      	cmp	r3, #10
 8000fd8:	d90b      	bls.n	8000ff2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fde:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2205      	movs	r2, #5
 8000fea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e09f      	b.n	8001132 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f003 0302 	and.w	r3, r3, #2
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d1e5      	bne.n	8000fcc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	7e1b      	ldrb	r3, [r3, #24]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d108      	bne.n	800101a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	e007      	b.n	800102a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001028:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	7e5b      	ldrb	r3, [r3, #25]
 800102e:	2b01      	cmp	r3, #1
 8001030:	d108      	bne.n	8001044 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	e007      	b.n	8001054 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001052:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	7e9b      	ldrb	r3, [r3, #26]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d108      	bne.n	800106e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f042 0220 	orr.w	r2, r2, #32
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	e007      	b.n	800107e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f022 0220 	bic.w	r2, r2, #32
 800107c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	7edb      	ldrb	r3, [r3, #27]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d108      	bne.n	8001098 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f022 0210 	bic.w	r2, r2, #16
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	e007      	b.n	80010a8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f042 0210 	orr.w	r2, r2, #16
 80010a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	7f1b      	ldrb	r3, [r3, #28]
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d108      	bne.n	80010c2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f042 0208 	orr.w	r2, r2, #8
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	e007      	b.n	80010d2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f022 0208 	bic.w	r2, r2, #8
 80010d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	7f5b      	ldrb	r3, [r3, #29]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d108      	bne.n	80010ec <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f042 0204 	orr.w	r2, r2, #4
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	e007      	b.n	80010fc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f022 0204 	bic.w	r2, r2, #4
 80010fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	431a      	orrs	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	691b      	ldr	r3, [r3, #16]
 800110a:	431a      	orrs	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	ea42 0103 	orr.w	r1, r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	1e5a      	subs	r2, r3, #1
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	430a      	orrs	r2, r1
 8001120:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2200      	movs	r2, #0
 8001126:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2201      	movs	r2, #1
 800112c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001130:	2300      	movs	r3, #0
}
 8001132:	4618      	mov	r0, r3
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800113c:	b480      	push	{r7}
 800113e:	b087      	sub	sp, #28
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001152:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001154:	7cfb      	ldrb	r3, [r7, #19]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d003      	beq.n	8001162 <HAL_CAN_ConfigFilter+0x26>
 800115a:	7cfb      	ldrb	r3, [r7, #19]
 800115c:	2b02      	cmp	r3, #2
 800115e:	f040 80be 	bne.w	80012de <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001162:	4b65      	ldr	r3, [pc, #404]	@ (80012f8 <HAL_CAN_ConfigFilter+0x1bc>)
 8001164:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800116c:	f043 0201 	orr.w	r2, r3, #1
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800117c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001190:	021b      	lsls	r3, r3, #8
 8001192:	431a      	orrs	r2, r3
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	f003 031f 	and.w	r3, r3, #31
 80011a2:	2201      	movs	r2, #1
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	43db      	mvns	r3, r3
 80011b4:	401a      	ands	r2, r3
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	69db      	ldr	r3, [r3, #28]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d123      	bne.n	800120c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	43db      	mvns	r3, r3
 80011ce:	401a      	ands	r2, r3
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011e2:	683a      	ldr	r2, [r7, #0]
 80011e4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80011e6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	3248      	adds	r2, #72	@ 0x48
 80011ec:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001200:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001202:	6979      	ldr	r1, [r7, #20]
 8001204:	3348      	adds	r3, #72	@ 0x48
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	440b      	add	r3, r1
 800120a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	69db      	ldr	r3, [r3, #28]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d122      	bne.n	800125a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	431a      	orrs	r2, r3
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001234:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	3248      	adds	r2, #72	@ 0x48
 800123a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800124e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001250:	6979      	ldr	r1, [r7, #20]
 8001252:	3348      	adds	r3, #72	@ 0x48
 8001254:	00db      	lsls	r3, r3, #3
 8001256:	440b      	add	r3, r1
 8001258:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	699b      	ldr	r3, [r3, #24]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d109      	bne.n	8001276 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	43db      	mvns	r3, r3
 800126c:	401a      	ands	r2, r3
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001274:	e007      	b.n	8001286 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	431a      	orrs	r2, r3
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	691b      	ldr	r3, [r3, #16]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d109      	bne.n	80012a2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	43db      	mvns	r3, r3
 8001298:	401a      	ands	r2, r3
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80012a0:	e007      	b.n	80012b2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	431a      	orrs	r2, r3
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	6a1b      	ldr	r3, [r3, #32]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d107      	bne.n	80012ca <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	431a      	orrs	r2, r3
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80012d0:	f023 0201 	bic.w	r2, r3, #1
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80012da:	2300      	movs	r3, #0
 80012dc:	e006      	b.n	80012ec <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012e2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
  }
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	371c      	adds	r7, #28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	40006400 	.word	0x40006400

080012fc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f893 3020 	ldrb.w	r3, [r3, #32]
 800130a:	b2db      	uxtb	r3, r3
 800130c:	2b01      	cmp	r3, #1
 800130e:	d12e      	bne.n	800136e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2202      	movs	r2, #2
 8001314:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f022 0201 	bic.w	r2, r2, #1
 8001326:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001328:	f7ff fe00 	bl	8000f2c <HAL_GetTick>
 800132c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800132e:	e012      	b.n	8001356 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001330:	f7ff fdfc 	bl	8000f2c <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	2b0a      	cmp	r3, #10
 800133c:	d90b      	bls.n	8001356 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001342:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2205      	movs	r2, #5
 800134e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e012      	b.n	800137c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f003 0301 	and.w	r3, r3, #1
 8001360:	2b00      	cmp	r3, #0
 8001362:	d1e5      	bne.n	8001330 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800136a:	2300      	movs	r3, #0
 800136c:	e006      	b.n	800137c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001372:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
  }
}
 800137c:	4618      	mov	r0, r3
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001384:	b480      	push	{r7}
 8001386:	b087      	sub	sp, #28
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	607a      	str	r2, [r7, #4]
 8001390:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001398:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800139a:	7dfb      	ldrb	r3, [r7, #23]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d003      	beq.n	80013a8 <HAL_CAN_GetRxMessage+0x24>
 80013a0:	7dfb      	ldrb	r3, [r7, #23]
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	f040 8103 	bne.w	80015ae <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d10e      	bne.n	80013cc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	f003 0303 	and.w	r3, r3, #3
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d116      	bne.n	80013ea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013c0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e0f7      	b.n	80015bc <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	691b      	ldr	r3, [r3, #16]
 80013d2:	f003 0303 	and.w	r3, r3, #3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d107      	bne.n	80013ea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e0e8      	b.n	80015bc <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	331b      	adds	r3, #27
 80013f2:	011b      	lsls	r3, r3, #4
 80013f4:	4413      	add	r3, r2
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0204 	and.w	r2, r3, #4
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d10c      	bne.n	8001422 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	331b      	adds	r3, #27
 8001410:	011b      	lsls	r3, r3, #4
 8001412:	4413      	add	r3, r2
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	0d5b      	lsrs	r3, r3, #21
 8001418:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	e00b      	b.n	800143a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	331b      	adds	r3, #27
 800142a:	011b      	lsls	r3, r3, #4
 800142c:	4413      	add	r3, r2
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	08db      	lsrs	r3, r3, #3
 8001432:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	331b      	adds	r3, #27
 8001442:	011b      	lsls	r3, r3, #4
 8001444:	4413      	add	r3, r2
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0202 	and.w	r2, r3, #2
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	331b      	adds	r3, #27
 8001458:	011b      	lsls	r3, r3, #4
 800145a:	4413      	add	r3, r2
 800145c:	3304      	adds	r3, #4
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 0308 	and.w	r3, r3, #8
 8001464:	2b00      	cmp	r3, #0
 8001466:	d003      	beq.n	8001470 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2208      	movs	r2, #8
 800146c:	611a      	str	r2, [r3, #16]
 800146e:	e00b      	b.n	8001488 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	331b      	adds	r3, #27
 8001478:	011b      	lsls	r3, r3, #4
 800147a:	4413      	add	r3, r2
 800147c:	3304      	adds	r3, #4
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 020f 	and.w	r2, r3, #15
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	331b      	adds	r3, #27
 8001490:	011b      	lsls	r3, r3, #4
 8001492:	4413      	add	r3, r2
 8001494:	3304      	adds	r3, #4
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	0a1b      	lsrs	r3, r3, #8
 800149a:	b2da      	uxtb	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	331b      	adds	r3, #27
 80014a8:	011b      	lsls	r3, r3, #4
 80014aa:	4413      	add	r3, r2
 80014ac:	3304      	adds	r3, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	0c1b      	lsrs	r3, r3, #16
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	011b      	lsls	r3, r3, #4
 80014c0:	4413      	add	r3, r2
 80014c2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	b2da      	uxtb	r2, r3
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	011b      	lsls	r3, r3, #4
 80014d6:	4413      	add	r3, r2
 80014d8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	0a1a      	lsrs	r2, r3, #8
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	3301      	adds	r3, #1
 80014e4:	b2d2      	uxtb	r2, r2
 80014e6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	011b      	lsls	r3, r3, #4
 80014f0:	4413      	add	r3, r2
 80014f2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	0c1a      	lsrs	r2, r3, #16
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	3302      	adds	r3, #2
 80014fe:	b2d2      	uxtb	r2, r2
 8001500:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	011b      	lsls	r3, r3, #4
 800150a:	4413      	add	r3, r2
 800150c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	0e1a      	lsrs	r2, r3, #24
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	3303      	adds	r3, #3
 8001518:	b2d2      	uxtb	r2, r2
 800151a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	011b      	lsls	r3, r3, #4
 8001524:	4413      	add	r3, r2
 8001526:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	3304      	adds	r3, #4
 8001530:	b2d2      	uxtb	r2, r2
 8001532:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	011b      	lsls	r3, r3, #4
 800153c:	4413      	add	r3, r2
 800153e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	0a1a      	lsrs	r2, r3, #8
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	3305      	adds	r3, #5
 800154a:	b2d2      	uxtb	r2, r2
 800154c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	011b      	lsls	r3, r3, #4
 8001556:	4413      	add	r3, r2
 8001558:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	0c1a      	lsrs	r2, r3, #16
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	3306      	adds	r3, #6
 8001564:	b2d2      	uxtb	r2, r2
 8001566:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	011b      	lsls	r3, r3, #4
 8001570:	4413      	add	r3, r2
 8001572:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	0e1a      	lsrs	r2, r3, #24
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	3307      	adds	r3, #7
 800157e:	b2d2      	uxtb	r2, r2
 8001580:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d108      	bne.n	800159a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	68da      	ldr	r2, [r3, #12]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f042 0220 	orr.w	r2, r2, #32
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	e007      	b.n	80015aa <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	691a      	ldr	r2, [r3, #16]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f042 0220 	orr.w	r2, r2, #32
 80015a8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80015aa:	2300      	movs	r3, #0
 80015ac:	e006      	b.n	80015bc <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
  }
}
 80015bc:	4618      	mov	r0, r3
 80015be:	371c      	adds	r7, #28
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015d8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d002      	beq.n	80015e6 <HAL_CAN_ActivateNotification+0x1e>
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d109      	bne.n	80015fa <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6959      	ldr	r1, [r3, #20]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	430a      	orrs	r2, r1
 80015f4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80015f6:	2300      	movs	r3, #0
 80015f8:	e006      	b.n	8001608 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015fe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
  }
}
 8001608:	4618      	mov	r0, r3
 800160a:	3714      	adds	r7, #20
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b08a      	sub	sp, #40	@ 0x28
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800161c:	2300      	movs	r3, #0
 800161e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	695b      	ldr	r3, [r3, #20]
 8001626:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	691b      	ldr	r3, [r3, #16]
 8001646:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001650:	6a3b      	ldr	r3, [r7, #32]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	2b00      	cmp	r3, #0
 8001658:	d07c      	beq.n	8001754 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	f003 0301 	and.w	r3, r3, #1
 8001660:	2b00      	cmp	r3, #0
 8001662:	d023      	beq.n	80016ac <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2201      	movs	r2, #1
 800166a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f000 f983 	bl	8001982 <HAL_CAN_TxMailbox0CompleteCallback>
 800167c:	e016      	b.n	80016ac <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	2b00      	cmp	r3, #0
 8001686:	d004      	beq.n	8001692 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001690:	e00c      	b.n	80016ac <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	f003 0308 	and.w	r3, r3, #8
 8001698:	2b00      	cmp	r3, #0
 800169a:	d004      	beq.n	80016a6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800169c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80016a4:	e002      	b.n	80016ac <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f000 f989 	bl	80019be <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d024      	beq.n	8001700 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016be:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d003      	beq.n	80016d2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f000 f963 	bl	8001996 <HAL_CAN_TxMailbox1CompleteCallback>
 80016d0:	e016      	b.n	8001700 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d004      	beq.n	80016e6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80016dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80016e4:	e00c      	b.n	8001700 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d004      	beq.n	80016fa <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80016f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80016f8:	e002      	b.n	8001700 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f000 f969 	bl	80019d2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d024      	beq.n	8001754 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001712:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f000 f943 	bl	80019aa <HAL_CAN_TxMailbox2CompleteCallback>
 8001724:	e016      	b.n	8001754 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800172c:	2b00      	cmp	r3, #0
 800172e:	d004      	beq.n	800173a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001732:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001736:	627b      	str	r3, [r7, #36]	@ 0x24
 8001738:	e00c      	b.n	8001754 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d004      	beq.n	800174e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001746:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
 800174c:	e002      	b.n	8001754 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f000 f949 	bl	80019e6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001754:	6a3b      	ldr	r3, [r7, #32]
 8001756:	f003 0308 	and.w	r3, r3, #8
 800175a:	2b00      	cmp	r3, #0
 800175c:	d00c      	beq.n	8001778 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	f003 0310 	and.w	r3, r3, #16
 8001764:	2b00      	cmp	r3, #0
 8001766:	d007      	beq.n	8001778 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800176e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2210      	movs	r2, #16
 8001776:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001778:	6a3b      	ldr	r3, [r7, #32]
 800177a:	f003 0304 	and.w	r3, r3, #4
 800177e:	2b00      	cmp	r3, #0
 8001780:	d00b      	beq.n	800179a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	f003 0308 	and.w	r3, r3, #8
 8001788:	2b00      	cmp	r3, #0
 800178a:	d006      	beq.n	800179a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2208      	movs	r2, #8
 8001792:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f000 f930 	bl	80019fa <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800179a:	6a3b      	ldr	r3, [r7, #32]
 800179c:	f003 0302 	and.w	r3, r3, #2
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d009      	beq.n	80017b8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	f003 0303 	and.w	r3, r3, #3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d002      	beq.n	80017b8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff f8f0 	bl	8000998 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80017b8:	6a3b      	ldr	r3, [r7, #32]
 80017ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d00c      	beq.n	80017dc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	f003 0310 	and.w	r3, r3, #16
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d007      	beq.n	80017dc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80017cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017d2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2210      	movs	r2, #16
 80017da:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80017dc:	6a3b      	ldr	r3, [r7, #32]
 80017de:	f003 0320 	and.w	r3, r3, #32
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d00b      	beq.n	80017fe <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	f003 0308 	and.w	r3, r3, #8
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d006      	beq.n	80017fe <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2208      	movs	r2, #8
 80017f6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f912 	bl	8001a22 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80017fe:	6a3b      	ldr	r3, [r7, #32]
 8001800:	f003 0310 	and.w	r3, r3, #16
 8001804:	2b00      	cmp	r3, #0
 8001806:	d009      	beq.n	800181c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	691b      	ldr	r3, [r3, #16]
 800180e:	f003 0303 	and.w	r3, r3, #3
 8001812:	2b00      	cmp	r3, #0
 8001814:	d002      	beq.n	800181c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f000 f8f9 	bl	8001a0e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800181c:	6a3b      	ldr	r3, [r7, #32]
 800181e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d00b      	beq.n	800183e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	f003 0310 	and.w	r3, r3, #16
 800182c:	2b00      	cmp	r3, #0
 800182e:	d006      	beq.n	800183e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2210      	movs	r2, #16
 8001836:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f000 f8fc 	bl	8001a36 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800183e:	6a3b      	ldr	r3, [r7, #32]
 8001840:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d00b      	beq.n	8001860 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	f003 0308 	and.w	r3, r3, #8
 800184e:	2b00      	cmp	r3, #0
 8001850:	d006      	beq.n	8001860 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2208      	movs	r2, #8
 8001858:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f000 f8f5 	bl	8001a4a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001860:	6a3b      	ldr	r3, [r7, #32]
 8001862:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d07b      	beq.n	8001962 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	2b00      	cmp	r3, #0
 8001872:	d072      	beq.n	800195a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001874:	6a3b      	ldr	r3, [r7, #32]
 8001876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800187a:	2b00      	cmp	r3, #0
 800187c:	d008      	beq.n	8001890 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001884:	2b00      	cmp	r3, #0
 8001886:	d003      	beq.n	8001890 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188a:	f043 0301 	orr.w	r3, r3, #1
 800188e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001890:	6a3b      	ldr	r3, [r7, #32]
 8001892:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001896:	2b00      	cmp	r3, #0
 8001898:	d008      	beq.n	80018ac <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d003      	beq.n	80018ac <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80018a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a6:	f043 0302 	orr.w	r3, r3, #2
 80018aa:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80018ac:	6a3b      	ldr	r3, [r7, #32]
 80018ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d008      	beq.n	80018c8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80018c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c2:	f043 0304 	orr.w	r3, r3, #4
 80018c6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80018c8:	6a3b      	ldr	r3, [r7, #32]
 80018ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d043      	beq.n	800195a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d03e      	beq.n	800195a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80018e2:	2b60      	cmp	r3, #96	@ 0x60
 80018e4:	d02b      	beq.n	800193e <HAL_CAN_IRQHandler+0x32a>
 80018e6:	2b60      	cmp	r3, #96	@ 0x60
 80018e8:	d82e      	bhi.n	8001948 <HAL_CAN_IRQHandler+0x334>
 80018ea:	2b50      	cmp	r3, #80	@ 0x50
 80018ec:	d022      	beq.n	8001934 <HAL_CAN_IRQHandler+0x320>
 80018ee:	2b50      	cmp	r3, #80	@ 0x50
 80018f0:	d82a      	bhi.n	8001948 <HAL_CAN_IRQHandler+0x334>
 80018f2:	2b40      	cmp	r3, #64	@ 0x40
 80018f4:	d019      	beq.n	800192a <HAL_CAN_IRQHandler+0x316>
 80018f6:	2b40      	cmp	r3, #64	@ 0x40
 80018f8:	d826      	bhi.n	8001948 <HAL_CAN_IRQHandler+0x334>
 80018fa:	2b30      	cmp	r3, #48	@ 0x30
 80018fc:	d010      	beq.n	8001920 <HAL_CAN_IRQHandler+0x30c>
 80018fe:	2b30      	cmp	r3, #48	@ 0x30
 8001900:	d822      	bhi.n	8001948 <HAL_CAN_IRQHandler+0x334>
 8001902:	2b10      	cmp	r3, #16
 8001904:	d002      	beq.n	800190c <HAL_CAN_IRQHandler+0x2f8>
 8001906:	2b20      	cmp	r3, #32
 8001908:	d005      	beq.n	8001916 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800190a:	e01d      	b.n	8001948 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800190c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190e:	f043 0308 	orr.w	r3, r3, #8
 8001912:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001914:	e019      	b.n	800194a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001918:	f043 0310 	orr.w	r3, r3, #16
 800191c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800191e:	e014      	b.n	800194a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001922:	f043 0320 	orr.w	r3, r3, #32
 8001926:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001928:	e00f      	b.n	800194a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800192a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001930:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001932:	e00a      	b.n	800194a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800193a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800193c:	e005      	b.n	800194a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001940:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001944:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001946:	e000      	b.n	800194a <HAL_CAN_IRQHandler+0x336>
            break;
 8001948:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	699a      	ldr	r2, [r3, #24]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001958:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2204      	movs	r2, #4
 8001960:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001964:	2b00      	cmp	r3, #0
 8001966:	d008      	beq.n	800197a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800196c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196e:	431a      	orrs	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 f872 	bl	8001a5e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800197a:	bf00      	nop
 800197c:	3728      	adds	r7, #40	@ 0x28
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001996:	b480      	push	{r7}
 8001998:	b083      	sub	sp, #12
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b083      	sub	sp, #12
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr

080019fa <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b083      	sub	sp, #12
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001a02:	bf00      	nop
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b083      	sub	sp, #12
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b083      	sub	sp, #12
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b083      	sub	sp, #12
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001a3e:	bf00      	nop
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	b083      	sub	sp, #12
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
	...

08001a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a84:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a90:	4013      	ands	r3, r2
 8001a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001aa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa6:	4a04      	ldr	r2, [pc, #16]	@ (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	60d3      	str	r3, [r2, #12]
}
 8001aac:	bf00      	nop
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac0:	4b04      	ldr	r3, [pc, #16]	@ (8001ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	f003 0307 	and.w	r3, r3, #7
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db0b      	blt.n	8001b02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	f003 021f 	and.w	r2, r3, #31
 8001af0:	4907      	ldr	r1, [pc, #28]	@ (8001b10 <__NVIC_EnableIRQ+0x38>)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	095b      	lsrs	r3, r3, #5
 8001af8:	2001      	movs	r0, #1
 8001afa:	fa00 f202 	lsl.w	r2, r0, r2
 8001afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000e100 	.word	0xe000e100

08001b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	db0a      	blt.n	8001b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	490c      	ldr	r1, [pc, #48]	@ (8001b60 <__NVIC_SetPriority+0x4c>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	0112      	lsls	r2, r2, #4
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	440b      	add	r3, r1
 8001b38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3c:	e00a      	b.n	8001b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4908      	ldr	r1, [pc, #32]	@ (8001b64 <__NVIC_SetPriority+0x50>)
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	f003 030f 	and.w	r3, r3, #15
 8001b4a:	3b04      	subs	r3, #4
 8001b4c:	0112      	lsls	r2, r2, #4
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	440b      	add	r3, r1
 8001b52:	761a      	strb	r2, [r3, #24]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000e100 	.word	0xe000e100
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	@ 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43da      	mvns	r2, r3
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	401a      	ands	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bba:	43d9      	mvns	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	4313      	orrs	r3, r2
         );
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3724      	adds	r7, #36	@ 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
	...

08001bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001be0:	d301      	bcc.n	8001be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00f      	b.n	8001c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c10 <SysTick_Config+0x40>)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bee:	210f      	movs	r1, #15
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bf4:	f7ff ff8e 	bl	8001b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf8:	4b05      	ldr	r3, [pc, #20]	@ (8001c10 <SysTick_Config+0x40>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfe:	4b04      	ldr	r3, [pc, #16]	@ (8001c10 <SysTick_Config+0x40>)
 8001c00:	2207      	movs	r2, #7
 8001c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	e000e010 	.word	0xe000e010

08001c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff ff29 	bl	8001a74 <__NVIC_SetPriorityGrouping>
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b086      	sub	sp, #24
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	4603      	mov	r3, r0
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
 8001c36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c3c:	f7ff ff3e 	bl	8001abc <__NVIC_GetPriorityGrouping>
 8001c40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	6978      	ldr	r0, [r7, #20]
 8001c48:	f7ff ff8e 	bl	8001b68 <NVIC_EncodePriority>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c52:	4611      	mov	r1, r2
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff ff5d 	bl	8001b14 <__NVIC_SetPriority>
}
 8001c5a:	bf00      	nop
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	4603      	mov	r3, r0
 8001c6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff31 	bl	8001ad8 <__NVIC_EnableIRQ>
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f7ff ffa2 	bl	8001bd0 <SysTick_Config>
 8001c8c:	4603      	mov	r3, r0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ca4:	f7ff f942 	bl	8000f2c <HAL_GetTick>
 8001ca8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d101      	bne.n	8001cb4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e099      	b.n	8001de8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2202      	movs	r2, #2
 8001cb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 0201 	bic.w	r2, r2, #1
 8001cd2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cd4:	e00f      	b.n	8001cf6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cd6:	f7ff f929 	bl	8000f2c <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b05      	cmp	r3, #5
 8001ce2:	d908      	bls.n	8001cf6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2220      	movs	r2, #32
 8001ce8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2203      	movs	r2, #3
 8001cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e078      	b.n	8001de8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d1e8      	bne.n	8001cd6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	4b38      	ldr	r3, [pc, #224]	@ (8001df0 <HAL_DMA_Init+0x158>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685a      	ldr	r2, [r3, #4]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4c:	2b04      	cmp	r3, #4
 8001d4e:	d107      	bne.n	8001d60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	697a      	ldr	r2, [r7, #20]
 8001d66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	f023 0307 	bic.w	r3, r3, #7
 8001d76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	d117      	bne.n	8001dba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d00e      	beq.n	8001dba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f000 f9e9 	bl	8002174 <DMA_CheckFifoParam>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d008      	beq.n	8001dba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2240      	movs	r2, #64	@ 0x40
 8001dac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2201      	movs	r2, #1
 8001db2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001db6:	2301      	movs	r3, #1
 8001db8:	e016      	b.n	8001de8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	697a      	ldr	r2, [r7, #20]
 8001dc0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f9a0 	bl	8002108 <DMA_CalcBaseAndBitshift>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd0:	223f      	movs	r2, #63	@ 0x3f
 8001dd2:	409a      	lsls	r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2201      	movs	r2, #1
 8001de2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3718      	adds	r7, #24
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	f010803f 	.word	0xf010803f

08001df4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e00:	4b8e      	ldr	r3, [pc, #568]	@ (800203c <HAL_DMA_IRQHandler+0x248>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a8e      	ldr	r2, [pc, #568]	@ (8002040 <HAL_DMA_IRQHandler+0x24c>)
 8001e06:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0a:	0a9b      	lsrs	r3, r3, #10
 8001e0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e1e:	2208      	movs	r2, #8
 8001e20:	409a      	lsls	r2, r3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	4013      	ands	r3, r2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d01a      	beq.n	8001e60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0304 	and.w	r3, r3, #4
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d013      	beq.n	8001e60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 0204 	bic.w	r2, r2, #4
 8001e46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e4c:	2208      	movs	r2, #8
 8001e4e:	409a      	lsls	r2, r3
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e58:	f043 0201 	orr.w	r2, r3, #1
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e64:	2201      	movs	r2, #1
 8001e66:	409a      	lsls	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d012      	beq.n	8001e96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d00b      	beq.n	8001e96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e82:	2201      	movs	r2, #1
 8001e84:	409a      	lsls	r2, r3
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e8e:	f043 0202 	orr.w	r2, r3, #2
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e9a:	2204      	movs	r2, #4
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d012      	beq.n	8001ecc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0302 	and.w	r3, r3, #2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d00b      	beq.n	8001ecc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eb8:	2204      	movs	r2, #4
 8001eba:	409a      	lsls	r2, r3
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec4:	f043 0204 	orr.w	r2, r3, #4
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ed0:	2210      	movs	r2, #16
 8001ed2:	409a      	lsls	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d043      	beq.n	8001f64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0308 	and.w	r3, r3, #8
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d03c      	beq.n	8001f64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eee:	2210      	movs	r2, #16
 8001ef0:	409a      	lsls	r2, r3
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d018      	beq.n	8001f36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d108      	bne.n	8001f24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d024      	beq.n	8001f64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	4798      	blx	r3
 8001f22:	e01f      	b.n	8001f64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d01b      	beq.n	8001f64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	4798      	blx	r3
 8001f34:	e016      	b.n	8001f64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d107      	bne.n	8001f54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0208 	bic.w	r2, r2, #8
 8001f52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f68:	2220      	movs	r2, #32
 8001f6a:	409a      	lsls	r2, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 808f 	beq.w	8002094 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0310 	and.w	r3, r3, #16
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f000 8087 	beq.w	8002094 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f8a:	2220      	movs	r2, #32
 8001f8c:	409a      	lsls	r2, r3
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b05      	cmp	r3, #5
 8001f9c:	d136      	bne.n	800200c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 0216 	bic.w	r2, r2, #22
 8001fac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	695a      	ldr	r2, [r3, #20]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fbc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d103      	bne.n	8001fce <HAL_DMA_IRQHandler+0x1da>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d007      	beq.n	8001fde <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 0208 	bic.w	r2, r2, #8
 8001fdc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fe2:	223f      	movs	r2, #63	@ 0x3f
 8001fe4:	409a      	lsls	r2, r3
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d07e      	beq.n	8002100 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	4798      	blx	r3
        }
        return;
 800200a:	e079      	b.n	8002100 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d01d      	beq.n	8002056 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d10d      	bne.n	8002044 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202c:	2b00      	cmp	r3, #0
 800202e:	d031      	beq.n	8002094 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	4798      	blx	r3
 8002038:	e02c      	b.n	8002094 <HAL_DMA_IRQHandler+0x2a0>
 800203a:	bf00      	nop
 800203c:	20000000 	.word	0x20000000
 8002040:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002048:	2b00      	cmp	r3, #0
 800204a:	d023      	beq.n	8002094 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	4798      	blx	r3
 8002054:	e01e      	b.n	8002094 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002060:	2b00      	cmp	r3, #0
 8002062:	d10f      	bne.n	8002084 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0210 	bic.w	r2, r2, #16
 8002072:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002088:	2b00      	cmp	r3, #0
 800208a:	d003      	beq.n	8002094 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002098:	2b00      	cmp	r3, #0
 800209a:	d032      	beq.n	8002102 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d022      	beq.n	80020ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2205      	movs	r2, #5
 80020ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f022 0201 	bic.w	r2, r2, #1
 80020be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	3301      	adds	r3, #1
 80020c4:	60bb      	str	r3, [r7, #8]
 80020c6:	697a      	ldr	r2, [r7, #20]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d307      	bcc.n	80020dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f2      	bne.n	80020c0 <HAL_DMA_IRQHandler+0x2cc>
 80020da:	e000      	b.n	80020de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80020dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2201      	movs	r2, #1
 80020e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d005      	beq.n	8002102 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	4798      	blx	r3
 80020fe:	e000      	b.n	8002102 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002100:	bf00      	nop
    }
  }
}
 8002102:	3718      	adds	r7, #24
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	b2db      	uxtb	r3, r3
 8002116:	3b10      	subs	r3, #16
 8002118:	4a14      	ldr	r2, [pc, #80]	@ (800216c <DMA_CalcBaseAndBitshift+0x64>)
 800211a:	fba2 2303 	umull	r2, r3, r2, r3
 800211e:	091b      	lsrs	r3, r3, #4
 8002120:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002122:	4a13      	ldr	r2, [pc, #76]	@ (8002170 <DMA_CalcBaseAndBitshift+0x68>)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	4413      	add	r3, r2
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	461a      	mov	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2b03      	cmp	r3, #3
 8002134:	d909      	bls.n	800214a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800213e:	f023 0303 	bic.w	r3, r3, #3
 8002142:	1d1a      	adds	r2, r3, #4
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	659a      	str	r2, [r3, #88]	@ 0x58
 8002148:	e007      	b.n	800215a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002152:	f023 0303 	bic.w	r3, r3, #3
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800215e:	4618      	mov	r0, r3
 8002160:	3714      	adds	r7, #20
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	aaaaaaab 	.word	0xaaaaaaab
 8002170:	08004554 	.word	0x08004554

08002174 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800217c:	2300      	movs	r3, #0
 800217e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002184:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d11f      	bne.n	80021ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2b03      	cmp	r3, #3
 8002192:	d856      	bhi.n	8002242 <DMA_CheckFifoParam+0xce>
 8002194:	a201      	add	r2, pc, #4	@ (adr r2, 800219c <DMA_CheckFifoParam+0x28>)
 8002196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219a:	bf00      	nop
 800219c:	080021ad 	.word	0x080021ad
 80021a0:	080021bf 	.word	0x080021bf
 80021a4:	080021ad 	.word	0x080021ad
 80021a8:	08002243 	.word	0x08002243
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d046      	beq.n	8002246 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021bc:	e043      	b.n	8002246 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021c6:	d140      	bne.n	800224a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021cc:	e03d      	b.n	800224a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	699b      	ldr	r3, [r3, #24]
 80021d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021d6:	d121      	bne.n	800221c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	2b03      	cmp	r3, #3
 80021dc:	d837      	bhi.n	800224e <DMA_CheckFifoParam+0xda>
 80021de:	a201      	add	r2, pc, #4	@ (adr r2, 80021e4 <DMA_CheckFifoParam+0x70>)
 80021e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e4:	080021f5 	.word	0x080021f5
 80021e8:	080021fb 	.word	0x080021fb
 80021ec:	080021f5 	.word	0x080021f5
 80021f0:	0800220d 	.word	0x0800220d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	73fb      	strb	r3, [r7, #15]
      break;
 80021f8:	e030      	b.n	800225c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d025      	beq.n	8002252 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800220a:	e022      	b.n	8002252 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002210:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002214:	d11f      	bne.n	8002256 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800221a:	e01c      	b.n	8002256 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	2b02      	cmp	r3, #2
 8002220:	d903      	bls.n	800222a <DMA_CheckFifoParam+0xb6>
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	2b03      	cmp	r3, #3
 8002226:	d003      	beq.n	8002230 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002228:	e018      	b.n	800225c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	73fb      	strb	r3, [r7, #15]
      break;
 800222e:	e015      	b.n	800225c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002234:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d00e      	beq.n	800225a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	73fb      	strb	r3, [r7, #15]
      break;
 8002240:	e00b      	b.n	800225a <DMA_CheckFifoParam+0xe6>
      break;
 8002242:	bf00      	nop
 8002244:	e00a      	b.n	800225c <DMA_CheckFifoParam+0xe8>
      break;
 8002246:	bf00      	nop
 8002248:	e008      	b.n	800225c <DMA_CheckFifoParam+0xe8>
      break;
 800224a:	bf00      	nop
 800224c:	e006      	b.n	800225c <DMA_CheckFifoParam+0xe8>
      break;
 800224e:	bf00      	nop
 8002250:	e004      	b.n	800225c <DMA_CheckFifoParam+0xe8>
      break;
 8002252:	bf00      	nop
 8002254:	e002      	b.n	800225c <DMA_CheckFifoParam+0xe8>
      break;   
 8002256:	bf00      	nop
 8002258:	e000      	b.n	800225c <DMA_CheckFifoParam+0xe8>
      break;
 800225a:	bf00      	nop
    }
  } 
  
  return status; 
 800225c:	7bfb      	ldrb	r3, [r7, #15]
}
 800225e:	4618      	mov	r0, r3
 8002260:	3714      	adds	r7, #20
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop

0800226c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800226c:	b480      	push	{r7}
 800226e:	b089      	sub	sp, #36	@ 0x24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002276:	2300      	movs	r3, #0
 8002278:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800227e:	2300      	movs	r3, #0
 8002280:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002282:	2300      	movs	r3, #0
 8002284:	61fb      	str	r3, [r7, #28]
 8002286:	e165      	b.n	8002554 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002288:	2201      	movs	r2, #1
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	697a      	ldr	r2, [r7, #20]
 8002298:	4013      	ands	r3, r2
 800229a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	f040 8154 	bne.w	800254e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d005      	beq.n	80022be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d130      	bne.n	8002320 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	2203      	movs	r2, #3
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022f4:	2201      	movs	r2, #1
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	4013      	ands	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	091b      	lsrs	r3, r3, #4
 800230a:	f003 0201 	and.w	r2, r3, #1
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f003 0303 	and.w	r3, r3, #3
 8002328:	2b03      	cmp	r3, #3
 800232a:	d017      	beq.n	800235c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	2203      	movs	r2, #3
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	43db      	mvns	r3, r3
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	4013      	ands	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4313      	orrs	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f003 0303 	and.w	r3, r3, #3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d123      	bne.n	80023b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	08da      	lsrs	r2, r3, #3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	3208      	adds	r2, #8
 8002370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002374:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	f003 0307 	and.w	r3, r3, #7
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	220f      	movs	r2, #15
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	691a      	ldr	r2, [r3, #16]
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	08da      	lsrs	r2, r3, #3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	3208      	adds	r2, #8
 80023aa:	69b9      	ldr	r1, [r7, #24]
 80023ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	2203      	movs	r2, #3
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4013      	ands	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f003 0203 	and.w	r2, r3, #3
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	4313      	orrs	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 80ae 	beq.w	800254e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	4b5d      	ldr	r3, [pc, #372]	@ (800256c <HAL_GPIO_Init+0x300>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fa:	4a5c      	ldr	r2, [pc, #368]	@ (800256c <HAL_GPIO_Init+0x300>)
 80023fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002400:	6453      	str	r3, [r2, #68]	@ 0x44
 8002402:	4b5a      	ldr	r3, [pc, #360]	@ (800256c <HAL_GPIO_Init+0x300>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002406:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800240a:	60fb      	str	r3, [r7, #12]
 800240c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800240e:	4a58      	ldr	r2, [pc, #352]	@ (8002570 <HAL_GPIO_Init+0x304>)
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	089b      	lsrs	r3, r3, #2
 8002414:	3302      	adds	r3, #2
 8002416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	220f      	movs	r2, #15
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	43db      	mvns	r3, r3
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4013      	ands	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a4f      	ldr	r2, [pc, #316]	@ (8002574 <HAL_GPIO_Init+0x308>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d025      	beq.n	8002486 <HAL_GPIO_Init+0x21a>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a4e      	ldr	r2, [pc, #312]	@ (8002578 <HAL_GPIO_Init+0x30c>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d01f      	beq.n	8002482 <HAL_GPIO_Init+0x216>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a4d      	ldr	r2, [pc, #308]	@ (800257c <HAL_GPIO_Init+0x310>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d019      	beq.n	800247e <HAL_GPIO_Init+0x212>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a4c      	ldr	r2, [pc, #304]	@ (8002580 <HAL_GPIO_Init+0x314>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d013      	beq.n	800247a <HAL_GPIO_Init+0x20e>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a4b      	ldr	r2, [pc, #300]	@ (8002584 <HAL_GPIO_Init+0x318>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d00d      	beq.n	8002476 <HAL_GPIO_Init+0x20a>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a4a      	ldr	r2, [pc, #296]	@ (8002588 <HAL_GPIO_Init+0x31c>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d007      	beq.n	8002472 <HAL_GPIO_Init+0x206>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a49      	ldr	r2, [pc, #292]	@ (800258c <HAL_GPIO_Init+0x320>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d101      	bne.n	800246e <HAL_GPIO_Init+0x202>
 800246a:	2306      	movs	r3, #6
 800246c:	e00c      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 800246e:	2307      	movs	r3, #7
 8002470:	e00a      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 8002472:	2305      	movs	r3, #5
 8002474:	e008      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 8002476:	2304      	movs	r3, #4
 8002478:	e006      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 800247a:	2303      	movs	r3, #3
 800247c:	e004      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 800247e:	2302      	movs	r3, #2
 8002480:	e002      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 8002482:	2301      	movs	r3, #1
 8002484:	e000      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 8002486:	2300      	movs	r3, #0
 8002488:	69fa      	ldr	r2, [r7, #28]
 800248a:	f002 0203 	and.w	r2, r2, #3
 800248e:	0092      	lsls	r2, r2, #2
 8002490:	4093      	lsls	r3, r2
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002498:	4935      	ldr	r1, [pc, #212]	@ (8002570 <HAL_GPIO_Init+0x304>)
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	089b      	lsrs	r3, r3, #2
 800249e:	3302      	adds	r3, #2
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024a6:	4b3a      	ldr	r3, [pc, #232]	@ (8002590 <HAL_GPIO_Init+0x324>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	43db      	mvns	r3, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4013      	ands	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024ca:	4a31      	ldr	r2, [pc, #196]	@ (8002590 <HAL_GPIO_Init+0x324>)
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024d0:	4b2f      	ldr	r3, [pc, #188]	@ (8002590 <HAL_GPIO_Init+0x324>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024f4:	4a26      	ldr	r2, [pc, #152]	@ (8002590 <HAL_GPIO_Init+0x324>)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024fa:	4b25      	ldr	r3, [pc, #148]	@ (8002590 <HAL_GPIO_Init+0x324>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	43db      	mvns	r3, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4013      	ands	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800251e:	4a1c      	ldr	r2, [pc, #112]	@ (8002590 <HAL_GPIO_Init+0x324>)
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002524:	4b1a      	ldr	r3, [pc, #104]	@ (8002590 <HAL_GPIO_Init+0x324>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	43db      	mvns	r3, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002548:	4a11      	ldr	r2, [pc, #68]	@ (8002590 <HAL_GPIO_Init+0x324>)
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3301      	adds	r3, #1
 8002552:	61fb      	str	r3, [r7, #28]
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	2b0f      	cmp	r3, #15
 8002558:	f67f ae96 	bls.w	8002288 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800255c:	bf00      	nop
 800255e:	bf00      	nop
 8002560:	3724      	adds	r7, #36	@ 0x24
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800
 8002570:	40013800 	.word	0x40013800
 8002574:	40020000 	.word	0x40020000
 8002578:	40020400 	.word	0x40020400
 800257c:	40020800 	.word	0x40020800
 8002580:	40020c00 	.word	0x40020c00
 8002584:	40021000 	.word	0x40021000
 8002588:	40021400 	.word	0x40021400
 800258c:	40021800 	.word	0x40021800
 8002590:	40013c00 	.word	0x40013c00

08002594 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800259a:	2300      	movs	r3, #0
 800259c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	603b      	str	r3, [r7, #0]
 80025a2:	4b20      	ldr	r3, [pc, #128]	@ (8002624 <HAL_PWREx_EnableOverDrive+0x90>)
 80025a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002624 <HAL_PWREx_EnableOverDrive+0x90>)
 80025a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002624 <HAL_PWREx_EnableOverDrive+0x90>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025b6:	603b      	str	r3, [r7, #0]
 80025b8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80025ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002628 <HAL_PWREx_EnableOverDrive+0x94>)
 80025bc:	2201      	movs	r2, #1
 80025be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025c0:	f7fe fcb4 	bl	8000f2c <HAL_GetTick>
 80025c4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80025c6:	e009      	b.n	80025dc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80025c8:	f7fe fcb0 	bl	8000f2c <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80025d6:	d901      	bls.n	80025dc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e01f      	b.n	800261c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80025dc:	4b13      	ldr	r3, [pc, #76]	@ (800262c <HAL_PWREx_EnableOverDrive+0x98>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025e8:	d1ee      	bne.n	80025c8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80025ea:	4b11      	ldr	r3, [pc, #68]	@ (8002630 <HAL_PWREx_EnableOverDrive+0x9c>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025f0:	f7fe fc9c 	bl	8000f2c <HAL_GetTick>
 80025f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80025f6:	e009      	b.n	800260c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80025f8:	f7fe fc98 	bl	8000f2c <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002606:	d901      	bls.n	800260c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e007      	b.n	800261c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800260c:	4b07      	ldr	r3, [pc, #28]	@ (800262c <HAL_PWREx_EnableOverDrive+0x98>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002614:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002618:	d1ee      	bne.n	80025f8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800261a:	2300      	movs	r3, #0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40023800 	.word	0x40023800
 8002628:	420e0040 	.word	0x420e0040
 800262c:	40007000 	.word	0x40007000
 8002630:	420e0044 	.word	0x420e0044

08002634 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e0cc      	b.n	80027e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002648:	4b68      	ldr	r3, [pc, #416]	@ (80027ec <HAL_RCC_ClockConfig+0x1b8>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 030f 	and.w	r3, r3, #15
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	429a      	cmp	r2, r3
 8002654:	d90c      	bls.n	8002670 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002656:	4b65      	ldr	r3, [pc, #404]	@ (80027ec <HAL_RCC_ClockConfig+0x1b8>)
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	b2d2      	uxtb	r2, r2
 800265c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800265e:	4b63      	ldr	r3, [pc, #396]	@ (80027ec <HAL_RCC_ClockConfig+0x1b8>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	429a      	cmp	r2, r3
 800266a:	d001      	beq.n	8002670 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e0b8      	b.n	80027e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0302 	and.w	r3, r3, #2
 8002678:	2b00      	cmp	r3, #0
 800267a:	d020      	beq.n	80026be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	2b00      	cmp	r3, #0
 8002686:	d005      	beq.n	8002694 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002688:	4b59      	ldr	r3, [pc, #356]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	4a58      	ldr	r2, [pc, #352]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 800268e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002692:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0308 	and.w	r3, r3, #8
 800269c:	2b00      	cmp	r3, #0
 800269e:	d005      	beq.n	80026ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026a0:	4b53      	ldr	r3, [pc, #332]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	4a52      	ldr	r2, [pc, #328]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 80026a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80026aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026ac:	4b50      	ldr	r3, [pc, #320]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	494d      	ldr	r1, [pc, #308]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d044      	beq.n	8002754 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d107      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026d2:	4b47      	ldr	r3, [pc, #284]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d119      	bne.n	8002712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e07f      	b.n	80027e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d003      	beq.n	80026f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026ee:	2b03      	cmp	r3, #3
 80026f0:	d107      	bne.n	8002702 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f2:	4b3f      	ldr	r3, [pc, #252]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d109      	bne.n	8002712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e06f      	b.n	80027e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002702:	4b3b      	ldr	r3, [pc, #236]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e067      	b.n	80027e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002712:	4b37      	ldr	r3, [pc, #220]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f023 0203 	bic.w	r2, r3, #3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	4934      	ldr	r1, [pc, #208]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002720:	4313      	orrs	r3, r2
 8002722:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002724:	f7fe fc02 	bl	8000f2c <HAL_GetTick>
 8002728:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800272a:	e00a      	b.n	8002742 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800272c:	f7fe fbfe 	bl	8000f2c <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800273a:	4293      	cmp	r3, r2
 800273c:	d901      	bls.n	8002742 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e04f      	b.n	80027e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002742:	4b2b      	ldr	r3, [pc, #172]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f003 020c 	and.w	r2, r3, #12
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	429a      	cmp	r2, r3
 8002752:	d1eb      	bne.n	800272c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002754:	4b25      	ldr	r3, [pc, #148]	@ (80027ec <HAL_RCC_ClockConfig+0x1b8>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 030f 	and.w	r3, r3, #15
 800275c:	683a      	ldr	r2, [r7, #0]
 800275e:	429a      	cmp	r2, r3
 8002760:	d20c      	bcs.n	800277c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002762:	4b22      	ldr	r3, [pc, #136]	@ (80027ec <HAL_RCC_ClockConfig+0x1b8>)
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	b2d2      	uxtb	r2, r2
 8002768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800276a:	4b20      	ldr	r3, [pc, #128]	@ (80027ec <HAL_RCC_ClockConfig+0x1b8>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 030f 	and.w	r3, r3, #15
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d001      	beq.n	800277c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e032      	b.n	80027e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0304 	and.w	r3, r3, #4
 8002784:	2b00      	cmp	r3, #0
 8002786:	d008      	beq.n	800279a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002788:	4b19      	ldr	r3, [pc, #100]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	4916      	ldr	r1, [pc, #88]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002796:	4313      	orrs	r3, r2
 8002798:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0308 	and.w	r3, r3, #8
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d009      	beq.n	80027ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027a6:	4b12      	ldr	r3, [pc, #72]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	00db      	lsls	r3, r3, #3
 80027b4:	490e      	ldr	r1, [pc, #56]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027ba:	f000 f855 	bl	8002868 <HAL_RCC_GetSysClockFreq>
 80027be:	4602      	mov	r2, r0
 80027c0:	4b0b      	ldr	r3, [pc, #44]	@ (80027f0 <HAL_RCC_ClockConfig+0x1bc>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	091b      	lsrs	r3, r3, #4
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	490a      	ldr	r1, [pc, #40]	@ (80027f4 <HAL_RCC_ClockConfig+0x1c0>)
 80027cc:	5ccb      	ldrb	r3, [r1, r3]
 80027ce:	fa22 f303 	lsr.w	r3, r2, r3
 80027d2:	4a09      	ldr	r2, [pc, #36]	@ (80027f8 <HAL_RCC_ClockConfig+0x1c4>)
 80027d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80027d6:	4b09      	ldr	r3, [pc, #36]	@ (80027fc <HAL_RCC_ClockConfig+0x1c8>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7fe fb62 	bl	8000ea4 <HAL_InitTick>

  return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	40023c00 	.word	0x40023c00
 80027f0:	40023800 	.word	0x40023800
 80027f4:	0800453c 	.word	0x0800453c
 80027f8:	20000000 	.word	0x20000000
 80027fc:	20000004 	.word	0x20000004

08002800 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002804:	4b03      	ldr	r3, [pc, #12]	@ (8002814 <HAL_RCC_GetHCLKFreq+0x14>)
 8002806:	681b      	ldr	r3, [r3, #0]
}
 8002808:	4618      	mov	r0, r3
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	20000000 	.word	0x20000000

08002818 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800281c:	f7ff fff0 	bl	8002800 <HAL_RCC_GetHCLKFreq>
 8002820:	4602      	mov	r2, r0
 8002822:	4b05      	ldr	r3, [pc, #20]	@ (8002838 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	0a9b      	lsrs	r3, r3, #10
 8002828:	f003 0307 	and.w	r3, r3, #7
 800282c:	4903      	ldr	r1, [pc, #12]	@ (800283c <HAL_RCC_GetPCLK1Freq+0x24>)
 800282e:	5ccb      	ldrb	r3, [r1, r3]
 8002830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002834:	4618      	mov	r0, r3
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40023800 	.word	0x40023800
 800283c:	0800454c 	.word	0x0800454c

08002840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002844:	f7ff ffdc 	bl	8002800 <HAL_RCC_GetHCLKFreq>
 8002848:	4602      	mov	r2, r0
 800284a:	4b05      	ldr	r3, [pc, #20]	@ (8002860 <HAL_RCC_GetPCLK2Freq+0x20>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	0b5b      	lsrs	r3, r3, #13
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	4903      	ldr	r1, [pc, #12]	@ (8002864 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002856:	5ccb      	ldrb	r3, [r1, r3]
 8002858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800285c:	4618      	mov	r0, r3
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40023800 	.word	0x40023800
 8002864:	0800454c 	.word	0x0800454c

08002868 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002868:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800286c:	b0ae      	sub	sp, #184	@ 0xb8
 800286e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002870:	2300      	movs	r3, #0
 8002872:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002876:	2300      	movs	r3, #0
 8002878:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800287c:	2300      	movs	r3, #0
 800287e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002882:	2300      	movs	r3, #0
 8002884:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800288e:	4bcb      	ldr	r3, [pc, #812]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f003 030c 	and.w	r3, r3, #12
 8002896:	2b0c      	cmp	r3, #12
 8002898:	f200 8206 	bhi.w	8002ca8 <HAL_RCC_GetSysClockFreq+0x440>
 800289c:	a201      	add	r2, pc, #4	@ (adr r2, 80028a4 <HAL_RCC_GetSysClockFreq+0x3c>)
 800289e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028a2:	bf00      	nop
 80028a4:	080028d9 	.word	0x080028d9
 80028a8:	08002ca9 	.word	0x08002ca9
 80028ac:	08002ca9 	.word	0x08002ca9
 80028b0:	08002ca9 	.word	0x08002ca9
 80028b4:	080028e1 	.word	0x080028e1
 80028b8:	08002ca9 	.word	0x08002ca9
 80028bc:	08002ca9 	.word	0x08002ca9
 80028c0:	08002ca9 	.word	0x08002ca9
 80028c4:	080028e9 	.word	0x080028e9
 80028c8:	08002ca9 	.word	0x08002ca9
 80028cc:	08002ca9 	.word	0x08002ca9
 80028d0:	08002ca9 	.word	0x08002ca9
 80028d4:	08002ad9 	.word	0x08002ad9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028d8:	4bb9      	ldr	r3, [pc, #740]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x358>)
 80028da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80028de:	e1e7      	b.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028e0:	4bb8      	ldr	r3, [pc, #736]	@ (8002bc4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80028e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80028e6:	e1e3      	b.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028e8:	4bb4      	ldr	r3, [pc, #720]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x354>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028f4:	4bb1      	ldr	r3, [pc, #708]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x354>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d071      	beq.n	80029e4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002900:	4bae      	ldr	r3, [pc, #696]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	099b      	lsrs	r3, r3, #6
 8002906:	2200      	movs	r2, #0
 8002908:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800290c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002910:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002918:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800291c:	2300      	movs	r3, #0
 800291e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002922:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002926:	4622      	mov	r2, r4
 8002928:	462b      	mov	r3, r5
 800292a:	f04f 0000 	mov.w	r0, #0
 800292e:	f04f 0100 	mov.w	r1, #0
 8002932:	0159      	lsls	r1, r3, #5
 8002934:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002938:	0150      	lsls	r0, r2, #5
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	4621      	mov	r1, r4
 8002940:	1a51      	subs	r1, r2, r1
 8002942:	6439      	str	r1, [r7, #64]	@ 0x40
 8002944:	4629      	mov	r1, r5
 8002946:	eb63 0301 	sbc.w	r3, r3, r1
 800294a:	647b      	str	r3, [r7, #68]	@ 0x44
 800294c:	f04f 0200 	mov.w	r2, #0
 8002950:	f04f 0300 	mov.w	r3, #0
 8002954:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002958:	4649      	mov	r1, r9
 800295a:	018b      	lsls	r3, r1, #6
 800295c:	4641      	mov	r1, r8
 800295e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002962:	4641      	mov	r1, r8
 8002964:	018a      	lsls	r2, r1, #6
 8002966:	4641      	mov	r1, r8
 8002968:	1a51      	subs	r1, r2, r1
 800296a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800296c:	4649      	mov	r1, r9
 800296e:	eb63 0301 	sbc.w	r3, r3, r1
 8002972:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002974:	f04f 0200 	mov.w	r2, #0
 8002978:	f04f 0300 	mov.w	r3, #0
 800297c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002980:	4649      	mov	r1, r9
 8002982:	00cb      	lsls	r3, r1, #3
 8002984:	4641      	mov	r1, r8
 8002986:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800298a:	4641      	mov	r1, r8
 800298c:	00ca      	lsls	r2, r1, #3
 800298e:	4610      	mov	r0, r2
 8002990:	4619      	mov	r1, r3
 8002992:	4603      	mov	r3, r0
 8002994:	4622      	mov	r2, r4
 8002996:	189b      	adds	r3, r3, r2
 8002998:	633b      	str	r3, [r7, #48]	@ 0x30
 800299a:	462b      	mov	r3, r5
 800299c:	460a      	mov	r2, r1
 800299e:	eb42 0303 	adc.w	r3, r2, r3
 80029a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80029a4:	f04f 0200 	mov.w	r2, #0
 80029a8:	f04f 0300 	mov.w	r3, #0
 80029ac:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80029b0:	4629      	mov	r1, r5
 80029b2:	024b      	lsls	r3, r1, #9
 80029b4:	4621      	mov	r1, r4
 80029b6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80029ba:	4621      	mov	r1, r4
 80029bc:	024a      	lsls	r2, r1, #9
 80029be:	4610      	mov	r0, r2
 80029c0:	4619      	mov	r1, r3
 80029c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029c6:	2200      	movs	r2, #0
 80029c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80029cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80029d0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80029d4:	f7fd fc74 	bl	80002c0 <__aeabi_uldivmod>
 80029d8:	4602      	mov	r2, r0
 80029da:	460b      	mov	r3, r1
 80029dc:	4613      	mov	r3, r2
 80029de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80029e2:	e067      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029e4:	4b75      	ldr	r3, [pc, #468]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x354>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	099b      	lsrs	r3, r3, #6
 80029ea:	2200      	movs	r2, #0
 80029ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80029f0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80029f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80029f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80029fe:	2300      	movs	r3, #0
 8002a00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002a02:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002a06:	4622      	mov	r2, r4
 8002a08:	462b      	mov	r3, r5
 8002a0a:	f04f 0000 	mov.w	r0, #0
 8002a0e:	f04f 0100 	mov.w	r1, #0
 8002a12:	0159      	lsls	r1, r3, #5
 8002a14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a18:	0150      	lsls	r0, r2, #5
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	4621      	mov	r1, r4
 8002a20:	1a51      	subs	r1, r2, r1
 8002a22:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002a24:	4629      	mov	r1, r5
 8002a26:	eb63 0301 	sbc.w	r3, r3, r1
 8002a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a2c:	f04f 0200 	mov.w	r2, #0
 8002a30:	f04f 0300 	mov.w	r3, #0
 8002a34:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002a38:	4649      	mov	r1, r9
 8002a3a:	018b      	lsls	r3, r1, #6
 8002a3c:	4641      	mov	r1, r8
 8002a3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a42:	4641      	mov	r1, r8
 8002a44:	018a      	lsls	r2, r1, #6
 8002a46:	4641      	mov	r1, r8
 8002a48:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a4c:	4649      	mov	r1, r9
 8002a4e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a52:	f04f 0200 	mov.w	r2, #0
 8002a56:	f04f 0300 	mov.w	r3, #0
 8002a5a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002a5e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002a62:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a66:	4692      	mov	sl, r2
 8002a68:	469b      	mov	fp, r3
 8002a6a:	4623      	mov	r3, r4
 8002a6c:	eb1a 0303 	adds.w	r3, sl, r3
 8002a70:	623b      	str	r3, [r7, #32]
 8002a72:	462b      	mov	r3, r5
 8002a74:	eb4b 0303 	adc.w	r3, fp, r3
 8002a78:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a7a:	f04f 0200 	mov.w	r2, #0
 8002a7e:	f04f 0300 	mov.w	r3, #0
 8002a82:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002a86:	4629      	mov	r1, r5
 8002a88:	028b      	lsls	r3, r1, #10
 8002a8a:	4621      	mov	r1, r4
 8002a8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a90:	4621      	mov	r1, r4
 8002a92:	028a      	lsls	r2, r1, #10
 8002a94:	4610      	mov	r0, r2
 8002a96:	4619      	mov	r1, r3
 8002a98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002aa0:	677a      	str	r2, [r7, #116]	@ 0x74
 8002aa2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002aa6:	f7fd fc0b 	bl	80002c0 <__aeabi_uldivmod>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	460b      	mov	r3, r1
 8002aae:	4613      	mov	r3, r2
 8002ab0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ab4:	4b41      	ldr	r3, [pc, #260]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	0c1b      	lsrs	r3, r3, #16
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	3301      	adds	r3, #1
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002ac6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002aca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ad6:	e0eb      	b.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ad8:	4b38      	ldr	r3, [pc, #224]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ae0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ae4:	4b35      	ldr	r3, [pc, #212]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d06b      	beq.n	8002bc8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002af0:	4b32      	ldr	r3, [pc, #200]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x354>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	099b      	lsrs	r3, r3, #6
 8002af6:	2200      	movs	r2, #0
 8002af8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002afa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002afc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002afe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b02:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b04:	2300      	movs	r3, #0
 8002b06:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b08:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002b0c:	4622      	mov	r2, r4
 8002b0e:	462b      	mov	r3, r5
 8002b10:	f04f 0000 	mov.w	r0, #0
 8002b14:	f04f 0100 	mov.w	r1, #0
 8002b18:	0159      	lsls	r1, r3, #5
 8002b1a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b1e:	0150      	lsls	r0, r2, #5
 8002b20:	4602      	mov	r2, r0
 8002b22:	460b      	mov	r3, r1
 8002b24:	4621      	mov	r1, r4
 8002b26:	1a51      	subs	r1, r2, r1
 8002b28:	61b9      	str	r1, [r7, #24]
 8002b2a:	4629      	mov	r1, r5
 8002b2c:	eb63 0301 	sbc.w	r3, r3, r1
 8002b30:	61fb      	str	r3, [r7, #28]
 8002b32:	f04f 0200 	mov.w	r2, #0
 8002b36:	f04f 0300 	mov.w	r3, #0
 8002b3a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002b3e:	4659      	mov	r1, fp
 8002b40:	018b      	lsls	r3, r1, #6
 8002b42:	4651      	mov	r1, sl
 8002b44:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b48:	4651      	mov	r1, sl
 8002b4a:	018a      	lsls	r2, r1, #6
 8002b4c:	4651      	mov	r1, sl
 8002b4e:	ebb2 0801 	subs.w	r8, r2, r1
 8002b52:	4659      	mov	r1, fp
 8002b54:	eb63 0901 	sbc.w	r9, r3, r1
 8002b58:	f04f 0200 	mov.w	r2, #0
 8002b5c:	f04f 0300 	mov.w	r3, #0
 8002b60:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b64:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b68:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b6c:	4690      	mov	r8, r2
 8002b6e:	4699      	mov	r9, r3
 8002b70:	4623      	mov	r3, r4
 8002b72:	eb18 0303 	adds.w	r3, r8, r3
 8002b76:	613b      	str	r3, [r7, #16]
 8002b78:	462b      	mov	r3, r5
 8002b7a:	eb49 0303 	adc.w	r3, r9, r3
 8002b7e:	617b      	str	r3, [r7, #20]
 8002b80:	f04f 0200 	mov.w	r2, #0
 8002b84:	f04f 0300 	mov.w	r3, #0
 8002b88:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002b8c:	4629      	mov	r1, r5
 8002b8e:	024b      	lsls	r3, r1, #9
 8002b90:	4621      	mov	r1, r4
 8002b92:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b96:	4621      	mov	r1, r4
 8002b98:	024a      	lsls	r2, r1, #9
 8002b9a:	4610      	mov	r0, r2
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002ba6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002ba8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002bac:	f7fd fb88 	bl	80002c0 <__aeabi_uldivmod>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bba:	e065      	b.n	8002c88 <HAL_RCC_GetSysClockFreq+0x420>
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	00f42400 	.word	0x00f42400
 8002bc4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bc8:	4b3d      	ldr	r3, [pc, #244]	@ (8002cc0 <HAL_RCC_GetSysClockFreq+0x458>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	099b      	lsrs	r3, r3, #6
 8002bce:	2200      	movs	r2, #0
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002bd8:	653b      	str	r3, [r7, #80]	@ 0x50
 8002bda:	2300      	movs	r3, #0
 8002bdc:	657b      	str	r3, [r7, #84]	@ 0x54
 8002bde:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002be2:	4642      	mov	r2, r8
 8002be4:	464b      	mov	r3, r9
 8002be6:	f04f 0000 	mov.w	r0, #0
 8002bea:	f04f 0100 	mov.w	r1, #0
 8002bee:	0159      	lsls	r1, r3, #5
 8002bf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bf4:	0150      	lsls	r0, r2, #5
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	4641      	mov	r1, r8
 8002bfc:	1a51      	subs	r1, r2, r1
 8002bfe:	60b9      	str	r1, [r7, #8]
 8002c00:	4649      	mov	r1, r9
 8002c02:	eb63 0301 	sbc.w	r3, r3, r1
 8002c06:	60fb      	str	r3, [r7, #12]
 8002c08:	f04f 0200 	mov.w	r2, #0
 8002c0c:	f04f 0300 	mov.w	r3, #0
 8002c10:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002c14:	4659      	mov	r1, fp
 8002c16:	018b      	lsls	r3, r1, #6
 8002c18:	4651      	mov	r1, sl
 8002c1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c1e:	4651      	mov	r1, sl
 8002c20:	018a      	lsls	r2, r1, #6
 8002c22:	4651      	mov	r1, sl
 8002c24:	1a54      	subs	r4, r2, r1
 8002c26:	4659      	mov	r1, fp
 8002c28:	eb63 0501 	sbc.w	r5, r3, r1
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	f04f 0300 	mov.w	r3, #0
 8002c34:	00eb      	lsls	r3, r5, #3
 8002c36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c3a:	00e2      	lsls	r2, r4, #3
 8002c3c:	4614      	mov	r4, r2
 8002c3e:	461d      	mov	r5, r3
 8002c40:	4643      	mov	r3, r8
 8002c42:	18e3      	adds	r3, r4, r3
 8002c44:	603b      	str	r3, [r7, #0]
 8002c46:	464b      	mov	r3, r9
 8002c48:	eb45 0303 	adc.w	r3, r5, r3
 8002c4c:	607b      	str	r3, [r7, #4]
 8002c4e:	f04f 0200 	mov.w	r2, #0
 8002c52:	f04f 0300 	mov.w	r3, #0
 8002c56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c5a:	4629      	mov	r1, r5
 8002c5c:	028b      	lsls	r3, r1, #10
 8002c5e:	4621      	mov	r1, r4
 8002c60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c64:	4621      	mov	r1, r4
 8002c66:	028a      	lsls	r2, r1, #10
 8002c68:	4610      	mov	r0, r2
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c70:	2200      	movs	r2, #0
 8002c72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c74:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002c76:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c7a:	f7fd fb21 	bl	80002c0 <__aeabi_uldivmod>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	460b      	mov	r3, r1
 8002c82:	4613      	mov	r3, r2
 8002c84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002c88:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc0 <HAL_RCC_GetSysClockFreq+0x458>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	0f1b      	lsrs	r3, r3, #28
 8002c8e:	f003 0307 	and.w	r3, r3, #7
 8002c92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002c96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ca6:	e003      	b.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ca8:	4b06      	ldr	r3, [pc, #24]	@ (8002cc4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002caa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002cae:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	37b8      	adds	r7, #184	@ 0xb8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40023800 	.word	0x40023800
 8002cc4:	00f42400 	.word	0x00f42400

08002cc8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e28d      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f000 8083 	beq.w	8002dee <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ce8:	4b94      	ldr	r3, [pc, #592]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f003 030c 	and.w	r3, r3, #12
 8002cf0:	2b04      	cmp	r3, #4
 8002cf2:	d019      	beq.n	8002d28 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002cf4:	4b91      	ldr	r3, [pc, #580]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f003 030c 	and.w	r3, r3, #12
        || \
 8002cfc:	2b08      	cmp	r3, #8
 8002cfe:	d106      	bne.n	8002d0e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002d00:	4b8e      	ldr	r3, [pc, #568]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d0c:	d00c      	beq.n	8002d28 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d0e:	4b8b      	ldr	r3, [pc, #556]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002d16:	2b0c      	cmp	r3, #12
 8002d18:	d112      	bne.n	8002d40 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d1a:	4b88      	ldr	r3, [pc, #544]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d26:	d10b      	bne.n	8002d40 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d28:	4b84      	ldr	r3, [pc, #528]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d05b      	beq.n	8002dec <HAL_RCC_OscConfig+0x124>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d157      	bne.n	8002dec <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e25a      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d48:	d106      	bne.n	8002d58 <HAL_RCC_OscConfig+0x90>
 8002d4a:	4b7c      	ldr	r3, [pc, #496]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a7b      	ldr	r2, [pc, #492]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d54:	6013      	str	r3, [r2, #0]
 8002d56:	e01d      	b.n	8002d94 <HAL_RCC_OscConfig+0xcc>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d60:	d10c      	bne.n	8002d7c <HAL_RCC_OscConfig+0xb4>
 8002d62:	4b76      	ldr	r3, [pc, #472]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a75      	ldr	r2, [pc, #468]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d6c:	6013      	str	r3, [r2, #0]
 8002d6e:	4b73      	ldr	r3, [pc, #460]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a72      	ldr	r2, [pc, #456]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d78:	6013      	str	r3, [r2, #0]
 8002d7a:	e00b      	b.n	8002d94 <HAL_RCC_OscConfig+0xcc>
 8002d7c:	4b6f      	ldr	r3, [pc, #444]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a6e      	ldr	r2, [pc, #440]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d86:	6013      	str	r3, [r2, #0]
 8002d88:	4b6c      	ldr	r3, [pc, #432]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a6b      	ldr	r2, [pc, #428]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002d8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d013      	beq.n	8002dc4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d9c:	f7fe f8c6 	bl	8000f2c <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002da4:	f7fe f8c2 	bl	8000f2c <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b64      	cmp	r3, #100	@ 0x64
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e21f      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002db6:	4b61      	ldr	r3, [pc, #388]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d0f0      	beq.n	8002da4 <HAL_RCC_OscConfig+0xdc>
 8002dc2:	e014      	b.n	8002dee <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc4:	f7fe f8b2 	bl	8000f2c <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dcc:	f7fe f8ae 	bl	8000f2c <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b64      	cmp	r3, #100	@ 0x64
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e20b      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dde:	4b57      	ldr	r3, [pc, #348]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1f0      	bne.n	8002dcc <HAL_RCC_OscConfig+0x104>
 8002dea:	e000      	b.n	8002dee <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d06f      	beq.n	8002eda <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002dfa:	4b50      	ldr	r3, [pc, #320]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 030c 	and.w	r3, r3, #12
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d017      	beq.n	8002e36 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e06:	4b4d      	ldr	r3, [pc, #308]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e0e:	2b08      	cmp	r3, #8
 8002e10:	d105      	bne.n	8002e1e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e12:	4b4a      	ldr	r3, [pc, #296]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00b      	beq.n	8002e36 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e1e:	4b47      	ldr	r3, [pc, #284]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e26:	2b0c      	cmp	r3, #12
 8002e28:	d11c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e2a:	4b44      	ldr	r3, [pc, #272]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d116      	bne.n	8002e64 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e36:	4b41      	ldr	r3, [pc, #260]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d005      	beq.n	8002e4e <HAL_RCC_OscConfig+0x186>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d001      	beq.n	8002e4e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e1d3      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e4e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	4937      	ldr	r1, [pc, #220]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e62:	e03a      	b.n	8002eda <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d020      	beq.n	8002eae <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e6c:	4b34      	ldr	r3, [pc, #208]	@ (8002f40 <HAL_RCC_OscConfig+0x278>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e72:	f7fe f85b 	bl	8000f2c <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e78:	e008      	b.n	8002e8c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e7a:	f7fe f857 	bl	8000f2c <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e1b4      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e8c:	4b2b      	ldr	r3, [pc, #172]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0f0      	beq.n	8002e7a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e98:	4b28      	ldr	r3, [pc, #160]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	00db      	lsls	r3, r3, #3
 8002ea6:	4925      	ldr	r1, [pc, #148]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	600b      	str	r3, [r1, #0]
 8002eac:	e015      	b.n	8002eda <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eae:	4b24      	ldr	r3, [pc, #144]	@ (8002f40 <HAL_RCC_OscConfig+0x278>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb4:	f7fe f83a 	bl	8000f2c <HAL_GetTick>
 8002eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eba:	e008      	b.n	8002ece <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ebc:	f7fe f836 	bl	8000f2c <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e193      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ece:	4b1b      	ldr	r3, [pc, #108]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1f0      	bne.n	8002ebc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0308 	and.w	r3, r3, #8
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d036      	beq.n	8002f54 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d016      	beq.n	8002f1c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eee:	4b15      	ldr	r3, [pc, #84]	@ (8002f44 <HAL_RCC_OscConfig+0x27c>)
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ef4:	f7fe f81a 	bl	8000f2c <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002efc:	f7fe f816 	bl	8000f2c <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e173      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f3c <HAL_RCC_OscConfig+0x274>)
 8002f10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0f0      	beq.n	8002efc <HAL_RCC_OscConfig+0x234>
 8002f1a:	e01b      	b.n	8002f54 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f1c:	4b09      	ldr	r3, [pc, #36]	@ (8002f44 <HAL_RCC_OscConfig+0x27c>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f22:	f7fe f803 	bl	8000f2c <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f28:	e00e      	b.n	8002f48 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f2a:	f7fd ffff 	bl	8000f2c <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d907      	bls.n	8002f48 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e15c      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	42470000 	.word	0x42470000
 8002f44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f48:	4b8a      	ldr	r3, [pc, #552]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8002f4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d1ea      	bne.n	8002f2a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0304 	and.w	r3, r3, #4
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f000 8097 	beq.w	8003090 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f62:	2300      	movs	r3, #0
 8002f64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f66:	4b83      	ldr	r3, [pc, #524]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d10f      	bne.n	8002f92 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f72:	2300      	movs	r3, #0
 8002f74:	60bb      	str	r3, [r7, #8]
 8002f76:	4b7f      	ldr	r3, [pc, #508]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8002f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7a:	4a7e      	ldr	r2, [pc, #504]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8002f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f82:	4b7c      	ldr	r3, [pc, #496]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8002f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f8a:	60bb      	str	r3, [r7, #8]
 8002f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f92:	4b79      	ldr	r3, [pc, #484]	@ (8003178 <HAL_RCC_OscConfig+0x4b0>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d118      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f9e:	4b76      	ldr	r3, [pc, #472]	@ (8003178 <HAL_RCC_OscConfig+0x4b0>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a75      	ldr	r2, [pc, #468]	@ (8003178 <HAL_RCC_OscConfig+0x4b0>)
 8002fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002faa:	f7fd ffbf 	bl	8000f2c <HAL_GetTick>
 8002fae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fb2:	f7fd ffbb 	bl	8000f2c <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e118      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc4:	4b6c      	ldr	r3, [pc, #432]	@ (8003178 <HAL_RCC_OscConfig+0x4b0>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0f0      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d106      	bne.n	8002fe6 <HAL_RCC_OscConfig+0x31e>
 8002fd8:	4b66      	ldr	r3, [pc, #408]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8002fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fdc:	4a65      	ldr	r2, [pc, #404]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8002fde:	f043 0301 	orr.w	r3, r3, #1
 8002fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fe4:	e01c      	b.n	8003020 <HAL_RCC_OscConfig+0x358>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	2b05      	cmp	r3, #5
 8002fec:	d10c      	bne.n	8003008 <HAL_RCC_OscConfig+0x340>
 8002fee:	4b61      	ldr	r3, [pc, #388]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8002ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ff2:	4a60      	ldr	r2, [pc, #384]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8002ff4:	f043 0304 	orr.w	r3, r3, #4
 8002ff8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ffa:	4b5e      	ldr	r3, [pc, #376]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8002ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ffe:	4a5d      	ldr	r2, [pc, #372]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8003000:	f043 0301 	orr.w	r3, r3, #1
 8003004:	6713      	str	r3, [r2, #112]	@ 0x70
 8003006:	e00b      	b.n	8003020 <HAL_RCC_OscConfig+0x358>
 8003008:	4b5a      	ldr	r3, [pc, #360]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 800300a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800300c:	4a59      	ldr	r2, [pc, #356]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 800300e:	f023 0301 	bic.w	r3, r3, #1
 8003012:	6713      	str	r3, [r2, #112]	@ 0x70
 8003014:	4b57      	ldr	r3, [pc, #348]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8003016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003018:	4a56      	ldr	r2, [pc, #344]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 800301a:	f023 0304 	bic.w	r3, r3, #4
 800301e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d015      	beq.n	8003054 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003028:	f7fd ff80 	bl	8000f2c <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800302e:	e00a      	b.n	8003046 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003030:	f7fd ff7c 	bl	8000f2c <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800303e:	4293      	cmp	r3, r2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e0d7      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003046:	4b4b      	ldr	r3, [pc, #300]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8003048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0ee      	beq.n	8003030 <HAL_RCC_OscConfig+0x368>
 8003052:	e014      	b.n	800307e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003054:	f7fd ff6a 	bl	8000f2c <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800305a:	e00a      	b.n	8003072 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800305c:	f7fd ff66 	bl	8000f2c <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800306a:	4293      	cmp	r3, r2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e0c1      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003072:	4b40      	ldr	r3, [pc, #256]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8003074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1ee      	bne.n	800305c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800307e:	7dfb      	ldrb	r3, [r7, #23]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d105      	bne.n	8003090 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003084:	4b3b      	ldr	r3, [pc, #236]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8003086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003088:	4a3a      	ldr	r2, [pc, #232]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 800308a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800308e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 80ad 	beq.w	80031f4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800309a:	4b36      	ldr	r3, [pc, #216]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 030c 	and.w	r3, r3, #12
 80030a2:	2b08      	cmp	r3, #8
 80030a4:	d060      	beq.n	8003168 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d145      	bne.n	800313a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ae:	4b33      	ldr	r3, [pc, #204]	@ (800317c <HAL_RCC_OscConfig+0x4b4>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b4:	f7fd ff3a 	bl	8000f2c <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ba:	e008      	b.n	80030ce <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030bc:	f7fd ff36 	bl	8000f2c <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e093      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ce:	4b29      	ldr	r3, [pc, #164]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f0      	bne.n	80030bc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	69da      	ldr	r2, [r3, #28]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	431a      	orrs	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e8:	019b      	lsls	r3, r3, #6
 80030ea:	431a      	orrs	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f0:	085b      	lsrs	r3, r3, #1
 80030f2:	3b01      	subs	r3, #1
 80030f4:	041b      	lsls	r3, r3, #16
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030fc:	061b      	lsls	r3, r3, #24
 80030fe:	431a      	orrs	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003104:	071b      	lsls	r3, r3, #28
 8003106:	491b      	ldr	r1, [pc, #108]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 8003108:	4313      	orrs	r3, r2
 800310a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800310c:	4b1b      	ldr	r3, [pc, #108]	@ (800317c <HAL_RCC_OscConfig+0x4b4>)
 800310e:	2201      	movs	r2, #1
 8003110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003112:	f7fd ff0b 	bl	8000f2c <HAL_GetTick>
 8003116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003118:	e008      	b.n	800312c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800311a:	f7fd ff07 	bl	8000f2c <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b02      	cmp	r3, #2
 8003126:	d901      	bls.n	800312c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e064      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800312c:	4b11      	ldr	r3, [pc, #68]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d0f0      	beq.n	800311a <HAL_RCC_OscConfig+0x452>
 8003138:	e05c      	b.n	80031f4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800313a:	4b10      	ldr	r3, [pc, #64]	@ (800317c <HAL_RCC_OscConfig+0x4b4>)
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7fd fef4 	bl	8000f2c <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003148:	f7fd fef0 	bl	8000f2c <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e04d      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800315a:	4b06      	ldr	r3, [pc, #24]	@ (8003174 <HAL_RCC_OscConfig+0x4ac>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x480>
 8003166:	e045      	b.n	80031f4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	2b01      	cmp	r3, #1
 800316e:	d107      	bne.n	8003180 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e040      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
 8003174:	40023800 	.word	0x40023800
 8003178:	40007000 	.word	0x40007000
 800317c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003180:	4b1f      	ldr	r3, [pc, #124]	@ (8003200 <HAL_RCC_OscConfig+0x538>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d030      	beq.n	80031f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003198:	429a      	cmp	r2, r3
 800319a:	d129      	bne.n	80031f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d122      	bne.n	80031f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80031b0:	4013      	ands	r3, r2
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80031b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d119      	bne.n	80031f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c6:	085b      	lsrs	r3, r3, #1
 80031c8:	3b01      	subs	r3, #1
 80031ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d10f      	bne.n	80031f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031dc:	429a      	cmp	r2, r3
 80031de:	d107      	bne.n	80031f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ea:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d001      	beq.n	80031f4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e000      	b.n	80031f6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3718      	adds	r7, #24
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	40023800 	.word	0x40023800

08003204 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e042      	b.n	800329c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800321c:	b2db      	uxtb	r3, r3
 800321e:	2b00      	cmp	r3, #0
 8003220:	d106      	bne.n	8003230 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f7fd fcd2 	bl	8000bd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2224      	movs	r2, #36	@ 0x24
 8003234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003246:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f000 f973 	bl	8003534 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	691a      	ldr	r2, [r3, #16]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800325c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	695a      	ldr	r2, [r3, #20]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800326c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68da      	ldr	r2, [r3, #12]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800327c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b08a      	sub	sp, #40	@ 0x28
 80032a8:	af02      	add	r7, sp, #8
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	603b      	str	r3, [r7, #0]
 80032b0:	4613      	mov	r3, r2
 80032b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b20      	cmp	r3, #32
 80032c2:	d175      	bne.n	80033b0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d002      	beq.n	80032d0 <HAL_UART_Transmit+0x2c>
 80032ca:	88fb      	ldrh	r3, [r7, #6]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d101      	bne.n	80032d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e06e      	b.n	80033b2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2221      	movs	r2, #33	@ 0x21
 80032de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032e2:	f7fd fe23 	bl	8000f2c <HAL_GetTick>
 80032e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	88fa      	ldrh	r2, [r7, #6]
 80032ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	88fa      	ldrh	r2, [r7, #6]
 80032f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032fc:	d108      	bne.n	8003310 <HAL_UART_Transmit+0x6c>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d104      	bne.n	8003310 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003306:	2300      	movs	r3, #0
 8003308:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	61bb      	str	r3, [r7, #24]
 800330e:	e003      	b.n	8003318 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003314:	2300      	movs	r3, #0
 8003316:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003318:	e02e      	b.n	8003378 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	2200      	movs	r2, #0
 8003322:	2180      	movs	r1, #128	@ 0x80
 8003324:	68f8      	ldr	r0, [r7, #12]
 8003326:	f000 f848 	bl	80033ba <UART_WaitOnFlagUntilTimeout>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d005      	beq.n	800333c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2220      	movs	r2, #32
 8003334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e03a      	b.n	80033b2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10b      	bne.n	800335a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	881b      	ldrh	r3, [r3, #0]
 8003346:	461a      	mov	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003350:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	3302      	adds	r3, #2
 8003356:	61bb      	str	r3, [r7, #24]
 8003358:	e007      	b.n	800336a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	781a      	ldrb	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	3301      	adds	r3, #1
 8003368:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800336e:	b29b      	uxth	r3, r3
 8003370:	3b01      	subs	r3, #1
 8003372:	b29a      	uxth	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800337c:	b29b      	uxth	r3, r3
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1cb      	bne.n	800331a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	2200      	movs	r2, #0
 800338a:	2140      	movs	r1, #64	@ 0x40
 800338c:	68f8      	ldr	r0, [r7, #12]
 800338e:	f000 f814 	bl	80033ba <UART_WaitOnFlagUntilTimeout>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d005      	beq.n	80033a4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2220      	movs	r2, #32
 800339c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e006      	b.n	80033b2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2220      	movs	r2, #32
 80033a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80033ac:	2300      	movs	r3, #0
 80033ae:	e000      	b.n	80033b2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80033b0:	2302      	movs	r3, #2
  }
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3720      	adds	r7, #32
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b086      	sub	sp, #24
 80033be:	af00      	add	r7, sp, #0
 80033c0:	60f8      	str	r0, [r7, #12]
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	603b      	str	r3, [r7, #0]
 80033c6:	4613      	mov	r3, r2
 80033c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033ca:	e03b      	b.n	8003444 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033cc:	6a3b      	ldr	r3, [r7, #32]
 80033ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033d2:	d037      	beq.n	8003444 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033d4:	f7fd fdaa 	bl	8000f2c <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	6a3a      	ldr	r2, [r7, #32]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d302      	bcc.n	80033ea <UART_WaitOnFlagUntilTimeout+0x30>
 80033e4:	6a3b      	ldr	r3, [r7, #32]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e03a      	b.n	8003464 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d023      	beq.n	8003444 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	2b80      	cmp	r3, #128	@ 0x80
 8003400:	d020      	beq.n	8003444 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	2b40      	cmp	r3, #64	@ 0x40
 8003406:	d01d      	beq.n	8003444 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0308 	and.w	r3, r3, #8
 8003412:	2b08      	cmp	r3, #8
 8003414:	d116      	bne.n	8003444 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003416:	2300      	movs	r3, #0
 8003418:	617b      	str	r3, [r7, #20]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	617b      	str	r3, [r7, #20]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	617b      	str	r3, [r7, #20]
 800342a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	f000 f81d 	bl	800346c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2208      	movs	r2, #8
 8003436:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e00f      	b.n	8003464 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	4013      	ands	r3, r2
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	429a      	cmp	r2, r3
 8003452:	bf0c      	ite	eq
 8003454:	2301      	moveq	r3, #1
 8003456:	2300      	movne	r3, #0
 8003458:	b2db      	uxtb	r3, r3
 800345a:	461a      	mov	r2, r3
 800345c:	79fb      	ldrb	r3, [r7, #7]
 800345e:	429a      	cmp	r2, r3
 8003460:	d0b4      	beq.n	80033cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800346c:	b480      	push	{r7}
 800346e:	b095      	sub	sp, #84	@ 0x54
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	330c      	adds	r3, #12
 800347a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800347c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800347e:	e853 3f00 	ldrex	r3, [r3]
 8003482:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003486:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800348a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	330c      	adds	r3, #12
 8003492:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003494:	643a      	str	r2, [r7, #64]	@ 0x40
 8003496:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003498:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800349a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800349c:	e841 2300 	strex	r3, r2, [r1]
 80034a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1e5      	bne.n	8003474 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	3314      	adds	r3, #20
 80034ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b0:	6a3b      	ldr	r3, [r7, #32]
 80034b2:	e853 3f00 	ldrex	r3, [r3]
 80034b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	f023 0301 	bic.w	r3, r3, #1
 80034be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	3314      	adds	r3, #20
 80034c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80034c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034d0:	e841 2300 	strex	r3, r2, [r1]
 80034d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80034d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1e5      	bne.n	80034a8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d119      	bne.n	8003518 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	330c      	adds	r3, #12
 80034ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	e853 3f00 	ldrex	r3, [r3]
 80034f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	f023 0310 	bic.w	r3, r3, #16
 80034fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	330c      	adds	r3, #12
 8003502:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003504:	61ba      	str	r2, [r7, #24]
 8003506:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003508:	6979      	ldr	r1, [r7, #20]
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	e841 2300 	strex	r3, r2, [r1]
 8003510:	613b      	str	r3, [r7, #16]
   return(result);
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1e5      	bne.n	80034e4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2220      	movs	r2, #32
 800351c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003526:	bf00      	nop
 8003528:	3754      	adds	r7, #84	@ 0x54
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
	...

08003534 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003534:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003538:	b0c0      	sub	sp, #256	@ 0x100
 800353a:	af00      	add	r7, sp, #0
 800353c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800354c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003550:	68d9      	ldr	r1, [r3, #12]
 8003552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	ea40 0301 	orr.w	r3, r0, r1
 800355c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800355e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003562:	689a      	ldr	r2, [r3, #8]
 8003564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	431a      	orrs	r2, r3
 800356c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	431a      	orrs	r2, r3
 8003574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	4313      	orrs	r3, r2
 800357c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800358c:	f021 010c 	bic.w	r1, r1, #12
 8003590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800359a:	430b      	orrs	r3, r1
 800359c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800359e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80035aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ae:	6999      	ldr	r1, [r3, #24]
 80035b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	ea40 0301 	orr.w	r3, r0, r1
 80035ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	4b8f      	ldr	r3, [pc, #572]	@ (8003800 <UART_SetConfig+0x2cc>)
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d005      	beq.n	80035d4 <UART_SetConfig+0xa0>
 80035c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	4b8d      	ldr	r3, [pc, #564]	@ (8003804 <UART_SetConfig+0x2d0>)
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d104      	bne.n	80035de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80035d4:	f7ff f934 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
 80035d8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80035dc:	e003      	b.n	80035e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80035de:	f7ff f91b 	bl	8002818 <HAL_RCC_GetPCLK1Freq>
 80035e2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ea:	69db      	ldr	r3, [r3, #28]
 80035ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035f0:	f040 810c 	bne.w	800380c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035f8:	2200      	movs	r2, #0
 80035fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80035fe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003602:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003606:	4622      	mov	r2, r4
 8003608:	462b      	mov	r3, r5
 800360a:	1891      	adds	r1, r2, r2
 800360c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800360e:	415b      	adcs	r3, r3
 8003610:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003612:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003616:	4621      	mov	r1, r4
 8003618:	eb12 0801 	adds.w	r8, r2, r1
 800361c:	4629      	mov	r1, r5
 800361e:	eb43 0901 	adc.w	r9, r3, r1
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	f04f 0300 	mov.w	r3, #0
 800362a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800362e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003632:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003636:	4690      	mov	r8, r2
 8003638:	4699      	mov	r9, r3
 800363a:	4623      	mov	r3, r4
 800363c:	eb18 0303 	adds.w	r3, r8, r3
 8003640:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003644:	462b      	mov	r3, r5
 8003646:	eb49 0303 	adc.w	r3, r9, r3
 800364a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800364e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800365a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800365e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003662:	460b      	mov	r3, r1
 8003664:	18db      	adds	r3, r3, r3
 8003666:	653b      	str	r3, [r7, #80]	@ 0x50
 8003668:	4613      	mov	r3, r2
 800366a:	eb42 0303 	adc.w	r3, r2, r3
 800366e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003670:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003674:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003678:	f7fc fe22 	bl	80002c0 <__aeabi_uldivmod>
 800367c:	4602      	mov	r2, r0
 800367e:	460b      	mov	r3, r1
 8003680:	4b61      	ldr	r3, [pc, #388]	@ (8003808 <UART_SetConfig+0x2d4>)
 8003682:	fba3 2302 	umull	r2, r3, r3, r2
 8003686:	095b      	lsrs	r3, r3, #5
 8003688:	011c      	lsls	r4, r3, #4
 800368a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800368e:	2200      	movs	r2, #0
 8003690:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003694:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003698:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800369c:	4642      	mov	r2, r8
 800369e:	464b      	mov	r3, r9
 80036a0:	1891      	adds	r1, r2, r2
 80036a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80036a4:	415b      	adcs	r3, r3
 80036a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80036ac:	4641      	mov	r1, r8
 80036ae:	eb12 0a01 	adds.w	sl, r2, r1
 80036b2:	4649      	mov	r1, r9
 80036b4:	eb43 0b01 	adc.w	fp, r3, r1
 80036b8:	f04f 0200 	mov.w	r2, #0
 80036bc:	f04f 0300 	mov.w	r3, #0
 80036c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80036c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80036c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036cc:	4692      	mov	sl, r2
 80036ce:	469b      	mov	fp, r3
 80036d0:	4643      	mov	r3, r8
 80036d2:	eb1a 0303 	adds.w	r3, sl, r3
 80036d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80036da:	464b      	mov	r3, r9
 80036dc:	eb4b 0303 	adc.w	r3, fp, r3
 80036e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80036e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80036f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80036f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80036f8:	460b      	mov	r3, r1
 80036fa:	18db      	adds	r3, r3, r3
 80036fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80036fe:	4613      	mov	r3, r2
 8003700:	eb42 0303 	adc.w	r3, r2, r3
 8003704:	647b      	str	r3, [r7, #68]	@ 0x44
 8003706:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800370a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800370e:	f7fc fdd7 	bl	80002c0 <__aeabi_uldivmod>
 8003712:	4602      	mov	r2, r0
 8003714:	460b      	mov	r3, r1
 8003716:	4611      	mov	r1, r2
 8003718:	4b3b      	ldr	r3, [pc, #236]	@ (8003808 <UART_SetConfig+0x2d4>)
 800371a:	fba3 2301 	umull	r2, r3, r3, r1
 800371e:	095b      	lsrs	r3, r3, #5
 8003720:	2264      	movs	r2, #100	@ 0x64
 8003722:	fb02 f303 	mul.w	r3, r2, r3
 8003726:	1acb      	subs	r3, r1, r3
 8003728:	00db      	lsls	r3, r3, #3
 800372a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800372e:	4b36      	ldr	r3, [pc, #216]	@ (8003808 <UART_SetConfig+0x2d4>)
 8003730:	fba3 2302 	umull	r2, r3, r3, r2
 8003734:	095b      	lsrs	r3, r3, #5
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800373c:	441c      	add	r4, r3
 800373e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003742:	2200      	movs	r2, #0
 8003744:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003748:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800374c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003750:	4642      	mov	r2, r8
 8003752:	464b      	mov	r3, r9
 8003754:	1891      	adds	r1, r2, r2
 8003756:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003758:	415b      	adcs	r3, r3
 800375a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800375c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003760:	4641      	mov	r1, r8
 8003762:	1851      	adds	r1, r2, r1
 8003764:	6339      	str	r1, [r7, #48]	@ 0x30
 8003766:	4649      	mov	r1, r9
 8003768:	414b      	adcs	r3, r1
 800376a:	637b      	str	r3, [r7, #52]	@ 0x34
 800376c:	f04f 0200 	mov.w	r2, #0
 8003770:	f04f 0300 	mov.w	r3, #0
 8003774:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003778:	4659      	mov	r1, fp
 800377a:	00cb      	lsls	r3, r1, #3
 800377c:	4651      	mov	r1, sl
 800377e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003782:	4651      	mov	r1, sl
 8003784:	00ca      	lsls	r2, r1, #3
 8003786:	4610      	mov	r0, r2
 8003788:	4619      	mov	r1, r3
 800378a:	4603      	mov	r3, r0
 800378c:	4642      	mov	r2, r8
 800378e:	189b      	adds	r3, r3, r2
 8003790:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003794:	464b      	mov	r3, r9
 8003796:	460a      	mov	r2, r1
 8003798:	eb42 0303 	adc.w	r3, r2, r3
 800379c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80037ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80037b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80037b4:	460b      	mov	r3, r1
 80037b6:	18db      	adds	r3, r3, r3
 80037b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037ba:	4613      	mov	r3, r2
 80037bc:	eb42 0303 	adc.w	r3, r2, r3
 80037c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80037c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80037ca:	f7fc fd79 	bl	80002c0 <__aeabi_uldivmod>
 80037ce:	4602      	mov	r2, r0
 80037d0:	460b      	mov	r3, r1
 80037d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003808 <UART_SetConfig+0x2d4>)
 80037d4:	fba3 1302 	umull	r1, r3, r3, r2
 80037d8:	095b      	lsrs	r3, r3, #5
 80037da:	2164      	movs	r1, #100	@ 0x64
 80037dc:	fb01 f303 	mul.w	r3, r1, r3
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	00db      	lsls	r3, r3, #3
 80037e4:	3332      	adds	r3, #50	@ 0x32
 80037e6:	4a08      	ldr	r2, [pc, #32]	@ (8003808 <UART_SetConfig+0x2d4>)
 80037e8:	fba2 2303 	umull	r2, r3, r2, r3
 80037ec:	095b      	lsrs	r3, r3, #5
 80037ee:	f003 0207 	and.w	r2, r3, #7
 80037f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4422      	add	r2, r4
 80037fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80037fc:	e106      	b.n	8003a0c <UART_SetConfig+0x4d8>
 80037fe:	bf00      	nop
 8003800:	40011000 	.word	0x40011000
 8003804:	40011400 	.word	0x40011400
 8003808:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800380c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003810:	2200      	movs	r2, #0
 8003812:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003816:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800381a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800381e:	4642      	mov	r2, r8
 8003820:	464b      	mov	r3, r9
 8003822:	1891      	adds	r1, r2, r2
 8003824:	6239      	str	r1, [r7, #32]
 8003826:	415b      	adcs	r3, r3
 8003828:	627b      	str	r3, [r7, #36]	@ 0x24
 800382a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800382e:	4641      	mov	r1, r8
 8003830:	1854      	adds	r4, r2, r1
 8003832:	4649      	mov	r1, r9
 8003834:	eb43 0501 	adc.w	r5, r3, r1
 8003838:	f04f 0200 	mov.w	r2, #0
 800383c:	f04f 0300 	mov.w	r3, #0
 8003840:	00eb      	lsls	r3, r5, #3
 8003842:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003846:	00e2      	lsls	r2, r4, #3
 8003848:	4614      	mov	r4, r2
 800384a:	461d      	mov	r5, r3
 800384c:	4643      	mov	r3, r8
 800384e:	18e3      	adds	r3, r4, r3
 8003850:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003854:	464b      	mov	r3, r9
 8003856:	eb45 0303 	adc.w	r3, r5, r3
 800385a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800385e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800386a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800386e:	f04f 0200 	mov.w	r2, #0
 8003872:	f04f 0300 	mov.w	r3, #0
 8003876:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800387a:	4629      	mov	r1, r5
 800387c:	008b      	lsls	r3, r1, #2
 800387e:	4621      	mov	r1, r4
 8003880:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003884:	4621      	mov	r1, r4
 8003886:	008a      	lsls	r2, r1, #2
 8003888:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800388c:	f7fc fd18 	bl	80002c0 <__aeabi_uldivmod>
 8003890:	4602      	mov	r2, r0
 8003892:	460b      	mov	r3, r1
 8003894:	4b60      	ldr	r3, [pc, #384]	@ (8003a18 <UART_SetConfig+0x4e4>)
 8003896:	fba3 2302 	umull	r2, r3, r3, r2
 800389a:	095b      	lsrs	r3, r3, #5
 800389c:	011c      	lsls	r4, r3, #4
 800389e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038a2:	2200      	movs	r2, #0
 80038a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80038ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80038b0:	4642      	mov	r2, r8
 80038b2:	464b      	mov	r3, r9
 80038b4:	1891      	adds	r1, r2, r2
 80038b6:	61b9      	str	r1, [r7, #24]
 80038b8:	415b      	adcs	r3, r3
 80038ba:	61fb      	str	r3, [r7, #28]
 80038bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038c0:	4641      	mov	r1, r8
 80038c2:	1851      	adds	r1, r2, r1
 80038c4:	6139      	str	r1, [r7, #16]
 80038c6:	4649      	mov	r1, r9
 80038c8:	414b      	adcs	r3, r1
 80038ca:	617b      	str	r3, [r7, #20]
 80038cc:	f04f 0200 	mov.w	r2, #0
 80038d0:	f04f 0300 	mov.w	r3, #0
 80038d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038d8:	4659      	mov	r1, fp
 80038da:	00cb      	lsls	r3, r1, #3
 80038dc:	4651      	mov	r1, sl
 80038de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038e2:	4651      	mov	r1, sl
 80038e4:	00ca      	lsls	r2, r1, #3
 80038e6:	4610      	mov	r0, r2
 80038e8:	4619      	mov	r1, r3
 80038ea:	4603      	mov	r3, r0
 80038ec:	4642      	mov	r2, r8
 80038ee:	189b      	adds	r3, r3, r2
 80038f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038f4:	464b      	mov	r3, r9
 80038f6:	460a      	mov	r2, r1
 80038f8:	eb42 0303 	adc.w	r3, r2, r3
 80038fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	67bb      	str	r3, [r7, #120]	@ 0x78
 800390a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	f04f 0300 	mov.w	r3, #0
 8003914:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003918:	4649      	mov	r1, r9
 800391a:	008b      	lsls	r3, r1, #2
 800391c:	4641      	mov	r1, r8
 800391e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003922:	4641      	mov	r1, r8
 8003924:	008a      	lsls	r2, r1, #2
 8003926:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800392a:	f7fc fcc9 	bl	80002c0 <__aeabi_uldivmod>
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	4611      	mov	r1, r2
 8003934:	4b38      	ldr	r3, [pc, #224]	@ (8003a18 <UART_SetConfig+0x4e4>)
 8003936:	fba3 2301 	umull	r2, r3, r3, r1
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	2264      	movs	r2, #100	@ 0x64
 800393e:	fb02 f303 	mul.w	r3, r2, r3
 8003942:	1acb      	subs	r3, r1, r3
 8003944:	011b      	lsls	r3, r3, #4
 8003946:	3332      	adds	r3, #50	@ 0x32
 8003948:	4a33      	ldr	r2, [pc, #204]	@ (8003a18 <UART_SetConfig+0x4e4>)
 800394a:	fba2 2303 	umull	r2, r3, r2, r3
 800394e:	095b      	lsrs	r3, r3, #5
 8003950:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003954:	441c      	add	r4, r3
 8003956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800395a:	2200      	movs	r2, #0
 800395c:	673b      	str	r3, [r7, #112]	@ 0x70
 800395e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003960:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003964:	4642      	mov	r2, r8
 8003966:	464b      	mov	r3, r9
 8003968:	1891      	adds	r1, r2, r2
 800396a:	60b9      	str	r1, [r7, #8]
 800396c:	415b      	adcs	r3, r3
 800396e:	60fb      	str	r3, [r7, #12]
 8003970:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003974:	4641      	mov	r1, r8
 8003976:	1851      	adds	r1, r2, r1
 8003978:	6039      	str	r1, [r7, #0]
 800397a:	4649      	mov	r1, r9
 800397c:	414b      	adcs	r3, r1
 800397e:	607b      	str	r3, [r7, #4]
 8003980:	f04f 0200 	mov.w	r2, #0
 8003984:	f04f 0300 	mov.w	r3, #0
 8003988:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800398c:	4659      	mov	r1, fp
 800398e:	00cb      	lsls	r3, r1, #3
 8003990:	4651      	mov	r1, sl
 8003992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003996:	4651      	mov	r1, sl
 8003998:	00ca      	lsls	r2, r1, #3
 800399a:	4610      	mov	r0, r2
 800399c:	4619      	mov	r1, r3
 800399e:	4603      	mov	r3, r0
 80039a0:	4642      	mov	r2, r8
 80039a2:	189b      	adds	r3, r3, r2
 80039a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039a6:	464b      	mov	r3, r9
 80039a8:	460a      	mov	r2, r1
 80039aa:	eb42 0303 	adc.w	r3, r2, r3
 80039ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80039b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80039ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80039bc:	f04f 0200 	mov.w	r2, #0
 80039c0:	f04f 0300 	mov.w	r3, #0
 80039c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80039c8:	4649      	mov	r1, r9
 80039ca:	008b      	lsls	r3, r1, #2
 80039cc:	4641      	mov	r1, r8
 80039ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039d2:	4641      	mov	r1, r8
 80039d4:	008a      	lsls	r2, r1, #2
 80039d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80039da:	f7fc fc71 	bl	80002c0 <__aeabi_uldivmod>
 80039de:	4602      	mov	r2, r0
 80039e0:	460b      	mov	r3, r1
 80039e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a18 <UART_SetConfig+0x4e4>)
 80039e4:	fba3 1302 	umull	r1, r3, r3, r2
 80039e8:	095b      	lsrs	r3, r3, #5
 80039ea:	2164      	movs	r1, #100	@ 0x64
 80039ec:	fb01 f303 	mul.w	r3, r1, r3
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	3332      	adds	r3, #50	@ 0x32
 80039f6:	4a08      	ldr	r2, [pc, #32]	@ (8003a18 <UART_SetConfig+0x4e4>)
 80039f8:	fba2 2303 	umull	r2, r3, r2, r3
 80039fc:	095b      	lsrs	r3, r3, #5
 80039fe:	f003 020f 	and.w	r2, r3, #15
 8003a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4422      	add	r2, r4
 8003a0a:	609a      	str	r2, [r3, #8]
}
 8003a0c:	bf00      	nop
 8003a0e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003a12:	46bd      	mov	sp, r7
 8003a14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a18:	51eb851f 	.word	0x51eb851f

08003a1c <sniprintf>:
 8003a1c:	b40c      	push	{r2, r3}
 8003a1e:	b530      	push	{r4, r5, lr}
 8003a20:	4b17      	ldr	r3, [pc, #92]	@ (8003a80 <sniprintf+0x64>)
 8003a22:	1e0c      	subs	r4, r1, #0
 8003a24:	681d      	ldr	r5, [r3, #0]
 8003a26:	b09d      	sub	sp, #116	@ 0x74
 8003a28:	da08      	bge.n	8003a3c <sniprintf+0x20>
 8003a2a:	238b      	movs	r3, #139	@ 0x8b
 8003a2c:	602b      	str	r3, [r5, #0]
 8003a2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a32:	b01d      	add	sp, #116	@ 0x74
 8003a34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003a38:	b002      	add	sp, #8
 8003a3a:	4770      	bx	lr
 8003a3c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003a40:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003a44:	bf14      	ite	ne
 8003a46:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8003a4a:	4623      	moveq	r3, r4
 8003a4c:	9304      	str	r3, [sp, #16]
 8003a4e:	9307      	str	r3, [sp, #28]
 8003a50:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003a54:	9002      	str	r0, [sp, #8]
 8003a56:	9006      	str	r0, [sp, #24]
 8003a58:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003a5c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003a5e:	ab21      	add	r3, sp, #132	@ 0x84
 8003a60:	a902      	add	r1, sp, #8
 8003a62:	4628      	mov	r0, r5
 8003a64:	9301      	str	r3, [sp, #4]
 8003a66:	f000 f9b5 	bl	8003dd4 <_svfiprintf_r>
 8003a6a:	1c43      	adds	r3, r0, #1
 8003a6c:	bfbc      	itt	lt
 8003a6e:	238b      	movlt	r3, #139	@ 0x8b
 8003a70:	602b      	strlt	r3, [r5, #0]
 8003a72:	2c00      	cmp	r4, #0
 8003a74:	d0dd      	beq.n	8003a32 <sniprintf+0x16>
 8003a76:	9b02      	ldr	r3, [sp, #8]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	701a      	strb	r2, [r3, #0]
 8003a7c:	e7d9      	b.n	8003a32 <sniprintf+0x16>
 8003a7e:	bf00      	nop
 8003a80:	2000000c 	.word	0x2000000c

08003a84 <siprintf>:
 8003a84:	b40e      	push	{r1, r2, r3}
 8003a86:	b500      	push	{lr}
 8003a88:	b09c      	sub	sp, #112	@ 0x70
 8003a8a:	ab1d      	add	r3, sp, #116	@ 0x74
 8003a8c:	9002      	str	r0, [sp, #8]
 8003a8e:	9006      	str	r0, [sp, #24]
 8003a90:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003a94:	4809      	ldr	r0, [pc, #36]	@ (8003abc <siprintf+0x38>)
 8003a96:	9107      	str	r1, [sp, #28]
 8003a98:	9104      	str	r1, [sp, #16]
 8003a9a:	4909      	ldr	r1, [pc, #36]	@ (8003ac0 <siprintf+0x3c>)
 8003a9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003aa0:	9105      	str	r1, [sp, #20]
 8003aa2:	6800      	ldr	r0, [r0, #0]
 8003aa4:	9301      	str	r3, [sp, #4]
 8003aa6:	a902      	add	r1, sp, #8
 8003aa8:	f000 f994 	bl	8003dd4 <_svfiprintf_r>
 8003aac:	9b02      	ldr	r3, [sp, #8]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	701a      	strb	r2, [r3, #0]
 8003ab2:	b01c      	add	sp, #112	@ 0x70
 8003ab4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ab8:	b003      	add	sp, #12
 8003aba:	4770      	bx	lr
 8003abc:	2000000c 	.word	0x2000000c
 8003ac0:	ffff0208 	.word	0xffff0208

08003ac4 <memset>:
 8003ac4:	4402      	add	r2, r0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d100      	bne.n	8003ace <memset+0xa>
 8003acc:	4770      	bx	lr
 8003ace:	f803 1b01 	strb.w	r1, [r3], #1
 8003ad2:	e7f9      	b.n	8003ac8 <memset+0x4>

08003ad4 <__errno>:
 8003ad4:	4b01      	ldr	r3, [pc, #4]	@ (8003adc <__errno+0x8>)
 8003ad6:	6818      	ldr	r0, [r3, #0]
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	2000000c 	.word	0x2000000c

08003ae0 <__libc_init_array>:
 8003ae0:	b570      	push	{r4, r5, r6, lr}
 8003ae2:	4d0d      	ldr	r5, [pc, #52]	@ (8003b18 <__libc_init_array+0x38>)
 8003ae4:	4c0d      	ldr	r4, [pc, #52]	@ (8003b1c <__libc_init_array+0x3c>)
 8003ae6:	1b64      	subs	r4, r4, r5
 8003ae8:	10a4      	asrs	r4, r4, #2
 8003aea:	2600      	movs	r6, #0
 8003aec:	42a6      	cmp	r6, r4
 8003aee:	d109      	bne.n	8003b04 <__libc_init_array+0x24>
 8003af0:	4d0b      	ldr	r5, [pc, #44]	@ (8003b20 <__libc_init_array+0x40>)
 8003af2:	4c0c      	ldr	r4, [pc, #48]	@ (8003b24 <__libc_init_array+0x44>)
 8003af4:	f000 fc66 	bl	80043c4 <_init>
 8003af8:	1b64      	subs	r4, r4, r5
 8003afa:	10a4      	asrs	r4, r4, #2
 8003afc:	2600      	movs	r6, #0
 8003afe:	42a6      	cmp	r6, r4
 8003b00:	d105      	bne.n	8003b0e <__libc_init_array+0x2e>
 8003b02:	bd70      	pop	{r4, r5, r6, pc}
 8003b04:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b08:	4798      	blx	r3
 8003b0a:	3601      	adds	r6, #1
 8003b0c:	e7ee      	b.n	8003aec <__libc_init_array+0xc>
 8003b0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b12:	4798      	blx	r3
 8003b14:	3601      	adds	r6, #1
 8003b16:	e7f2      	b.n	8003afe <__libc_init_array+0x1e>
 8003b18:	08004598 	.word	0x08004598
 8003b1c:	08004598 	.word	0x08004598
 8003b20:	08004598 	.word	0x08004598
 8003b24:	0800459c 	.word	0x0800459c

08003b28 <__retarget_lock_acquire_recursive>:
 8003b28:	4770      	bx	lr

08003b2a <__retarget_lock_release_recursive>:
 8003b2a:	4770      	bx	lr

08003b2c <_free_r>:
 8003b2c:	b538      	push	{r3, r4, r5, lr}
 8003b2e:	4605      	mov	r5, r0
 8003b30:	2900      	cmp	r1, #0
 8003b32:	d041      	beq.n	8003bb8 <_free_r+0x8c>
 8003b34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b38:	1f0c      	subs	r4, r1, #4
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	bfb8      	it	lt
 8003b3e:	18e4      	addlt	r4, r4, r3
 8003b40:	f000 f8e0 	bl	8003d04 <__malloc_lock>
 8003b44:	4a1d      	ldr	r2, [pc, #116]	@ (8003bbc <_free_r+0x90>)
 8003b46:	6813      	ldr	r3, [r2, #0]
 8003b48:	b933      	cbnz	r3, 8003b58 <_free_r+0x2c>
 8003b4a:	6063      	str	r3, [r4, #4]
 8003b4c:	6014      	str	r4, [r2, #0]
 8003b4e:	4628      	mov	r0, r5
 8003b50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b54:	f000 b8dc 	b.w	8003d10 <__malloc_unlock>
 8003b58:	42a3      	cmp	r3, r4
 8003b5a:	d908      	bls.n	8003b6e <_free_r+0x42>
 8003b5c:	6820      	ldr	r0, [r4, #0]
 8003b5e:	1821      	adds	r1, r4, r0
 8003b60:	428b      	cmp	r3, r1
 8003b62:	bf01      	itttt	eq
 8003b64:	6819      	ldreq	r1, [r3, #0]
 8003b66:	685b      	ldreq	r3, [r3, #4]
 8003b68:	1809      	addeq	r1, r1, r0
 8003b6a:	6021      	streq	r1, [r4, #0]
 8003b6c:	e7ed      	b.n	8003b4a <_free_r+0x1e>
 8003b6e:	461a      	mov	r2, r3
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	b10b      	cbz	r3, 8003b78 <_free_r+0x4c>
 8003b74:	42a3      	cmp	r3, r4
 8003b76:	d9fa      	bls.n	8003b6e <_free_r+0x42>
 8003b78:	6811      	ldr	r1, [r2, #0]
 8003b7a:	1850      	adds	r0, r2, r1
 8003b7c:	42a0      	cmp	r0, r4
 8003b7e:	d10b      	bne.n	8003b98 <_free_r+0x6c>
 8003b80:	6820      	ldr	r0, [r4, #0]
 8003b82:	4401      	add	r1, r0
 8003b84:	1850      	adds	r0, r2, r1
 8003b86:	4283      	cmp	r3, r0
 8003b88:	6011      	str	r1, [r2, #0]
 8003b8a:	d1e0      	bne.n	8003b4e <_free_r+0x22>
 8003b8c:	6818      	ldr	r0, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	6053      	str	r3, [r2, #4]
 8003b92:	4408      	add	r0, r1
 8003b94:	6010      	str	r0, [r2, #0]
 8003b96:	e7da      	b.n	8003b4e <_free_r+0x22>
 8003b98:	d902      	bls.n	8003ba0 <_free_r+0x74>
 8003b9a:	230c      	movs	r3, #12
 8003b9c:	602b      	str	r3, [r5, #0]
 8003b9e:	e7d6      	b.n	8003b4e <_free_r+0x22>
 8003ba0:	6820      	ldr	r0, [r4, #0]
 8003ba2:	1821      	adds	r1, r4, r0
 8003ba4:	428b      	cmp	r3, r1
 8003ba6:	bf04      	itt	eq
 8003ba8:	6819      	ldreq	r1, [r3, #0]
 8003baa:	685b      	ldreq	r3, [r3, #4]
 8003bac:	6063      	str	r3, [r4, #4]
 8003bae:	bf04      	itt	eq
 8003bb0:	1809      	addeq	r1, r1, r0
 8003bb2:	6021      	streq	r1, [r4, #0]
 8003bb4:	6054      	str	r4, [r2, #4]
 8003bb6:	e7ca      	b.n	8003b4e <_free_r+0x22>
 8003bb8:	bd38      	pop	{r3, r4, r5, pc}
 8003bba:	bf00      	nop
 8003bbc:	200002e0 	.word	0x200002e0

08003bc0 <sbrk_aligned>:
 8003bc0:	b570      	push	{r4, r5, r6, lr}
 8003bc2:	4e0f      	ldr	r6, [pc, #60]	@ (8003c00 <sbrk_aligned+0x40>)
 8003bc4:	460c      	mov	r4, r1
 8003bc6:	6831      	ldr	r1, [r6, #0]
 8003bc8:	4605      	mov	r5, r0
 8003bca:	b911      	cbnz	r1, 8003bd2 <sbrk_aligned+0x12>
 8003bcc:	f000 fba6 	bl	800431c <_sbrk_r>
 8003bd0:	6030      	str	r0, [r6, #0]
 8003bd2:	4621      	mov	r1, r4
 8003bd4:	4628      	mov	r0, r5
 8003bd6:	f000 fba1 	bl	800431c <_sbrk_r>
 8003bda:	1c43      	adds	r3, r0, #1
 8003bdc:	d103      	bne.n	8003be6 <sbrk_aligned+0x26>
 8003bde:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003be2:	4620      	mov	r0, r4
 8003be4:	bd70      	pop	{r4, r5, r6, pc}
 8003be6:	1cc4      	adds	r4, r0, #3
 8003be8:	f024 0403 	bic.w	r4, r4, #3
 8003bec:	42a0      	cmp	r0, r4
 8003bee:	d0f8      	beq.n	8003be2 <sbrk_aligned+0x22>
 8003bf0:	1a21      	subs	r1, r4, r0
 8003bf2:	4628      	mov	r0, r5
 8003bf4:	f000 fb92 	bl	800431c <_sbrk_r>
 8003bf8:	3001      	adds	r0, #1
 8003bfa:	d1f2      	bne.n	8003be2 <sbrk_aligned+0x22>
 8003bfc:	e7ef      	b.n	8003bde <sbrk_aligned+0x1e>
 8003bfe:	bf00      	nop
 8003c00:	200002dc 	.word	0x200002dc

08003c04 <_malloc_r>:
 8003c04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c08:	1ccd      	adds	r5, r1, #3
 8003c0a:	f025 0503 	bic.w	r5, r5, #3
 8003c0e:	3508      	adds	r5, #8
 8003c10:	2d0c      	cmp	r5, #12
 8003c12:	bf38      	it	cc
 8003c14:	250c      	movcc	r5, #12
 8003c16:	2d00      	cmp	r5, #0
 8003c18:	4606      	mov	r6, r0
 8003c1a:	db01      	blt.n	8003c20 <_malloc_r+0x1c>
 8003c1c:	42a9      	cmp	r1, r5
 8003c1e:	d904      	bls.n	8003c2a <_malloc_r+0x26>
 8003c20:	230c      	movs	r3, #12
 8003c22:	6033      	str	r3, [r6, #0]
 8003c24:	2000      	movs	r0, #0
 8003c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d00 <_malloc_r+0xfc>
 8003c2e:	f000 f869 	bl	8003d04 <__malloc_lock>
 8003c32:	f8d8 3000 	ldr.w	r3, [r8]
 8003c36:	461c      	mov	r4, r3
 8003c38:	bb44      	cbnz	r4, 8003c8c <_malloc_r+0x88>
 8003c3a:	4629      	mov	r1, r5
 8003c3c:	4630      	mov	r0, r6
 8003c3e:	f7ff ffbf 	bl	8003bc0 <sbrk_aligned>
 8003c42:	1c43      	adds	r3, r0, #1
 8003c44:	4604      	mov	r4, r0
 8003c46:	d158      	bne.n	8003cfa <_malloc_r+0xf6>
 8003c48:	f8d8 4000 	ldr.w	r4, [r8]
 8003c4c:	4627      	mov	r7, r4
 8003c4e:	2f00      	cmp	r7, #0
 8003c50:	d143      	bne.n	8003cda <_malloc_r+0xd6>
 8003c52:	2c00      	cmp	r4, #0
 8003c54:	d04b      	beq.n	8003cee <_malloc_r+0xea>
 8003c56:	6823      	ldr	r3, [r4, #0]
 8003c58:	4639      	mov	r1, r7
 8003c5a:	4630      	mov	r0, r6
 8003c5c:	eb04 0903 	add.w	r9, r4, r3
 8003c60:	f000 fb5c 	bl	800431c <_sbrk_r>
 8003c64:	4581      	cmp	r9, r0
 8003c66:	d142      	bne.n	8003cee <_malloc_r+0xea>
 8003c68:	6821      	ldr	r1, [r4, #0]
 8003c6a:	1a6d      	subs	r5, r5, r1
 8003c6c:	4629      	mov	r1, r5
 8003c6e:	4630      	mov	r0, r6
 8003c70:	f7ff ffa6 	bl	8003bc0 <sbrk_aligned>
 8003c74:	3001      	adds	r0, #1
 8003c76:	d03a      	beq.n	8003cee <_malloc_r+0xea>
 8003c78:	6823      	ldr	r3, [r4, #0]
 8003c7a:	442b      	add	r3, r5
 8003c7c:	6023      	str	r3, [r4, #0]
 8003c7e:	f8d8 3000 	ldr.w	r3, [r8]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	bb62      	cbnz	r2, 8003ce0 <_malloc_r+0xdc>
 8003c86:	f8c8 7000 	str.w	r7, [r8]
 8003c8a:	e00f      	b.n	8003cac <_malloc_r+0xa8>
 8003c8c:	6822      	ldr	r2, [r4, #0]
 8003c8e:	1b52      	subs	r2, r2, r5
 8003c90:	d420      	bmi.n	8003cd4 <_malloc_r+0xd0>
 8003c92:	2a0b      	cmp	r2, #11
 8003c94:	d917      	bls.n	8003cc6 <_malloc_r+0xc2>
 8003c96:	1961      	adds	r1, r4, r5
 8003c98:	42a3      	cmp	r3, r4
 8003c9a:	6025      	str	r5, [r4, #0]
 8003c9c:	bf18      	it	ne
 8003c9e:	6059      	strne	r1, [r3, #4]
 8003ca0:	6863      	ldr	r3, [r4, #4]
 8003ca2:	bf08      	it	eq
 8003ca4:	f8c8 1000 	streq.w	r1, [r8]
 8003ca8:	5162      	str	r2, [r4, r5]
 8003caa:	604b      	str	r3, [r1, #4]
 8003cac:	4630      	mov	r0, r6
 8003cae:	f000 f82f 	bl	8003d10 <__malloc_unlock>
 8003cb2:	f104 000b 	add.w	r0, r4, #11
 8003cb6:	1d23      	adds	r3, r4, #4
 8003cb8:	f020 0007 	bic.w	r0, r0, #7
 8003cbc:	1ac2      	subs	r2, r0, r3
 8003cbe:	bf1c      	itt	ne
 8003cc0:	1a1b      	subne	r3, r3, r0
 8003cc2:	50a3      	strne	r3, [r4, r2]
 8003cc4:	e7af      	b.n	8003c26 <_malloc_r+0x22>
 8003cc6:	6862      	ldr	r2, [r4, #4]
 8003cc8:	42a3      	cmp	r3, r4
 8003cca:	bf0c      	ite	eq
 8003ccc:	f8c8 2000 	streq.w	r2, [r8]
 8003cd0:	605a      	strne	r2, [r3, #4]
 8003cd2:	e7eb      	b.n	8003cac <_malloc_r+0xa8>
 8003cd4:	4623      	mov	r3, r4
 8003cd6:	6864      	ldr	r4, [r4, #4]
 8003cd8:	e7ae      	b.n	8003c38 <_malloc_r+0x34>
 8003cda:	463c      	mov	r4, r7
 8003cdc:	687f      	ldr	r7, [r7, #4]
 8003cde:	e7b6      	b.n	8003c4e <_malloc_r+0x4a>
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	42a3      	cmp	r3, r4
 8003ce6:	d1fb      	bne.n	8003ce0 <_malloc_r+0xdc>
 8003ce8:	2300      	movs	r3, #0
 8003cea:	6053      	str	r3, [r2, #4]
 8003cec:	e7de      	b.n	8003cac <_malloc_r+0xa8>
 8003cee:	230c      	movs	r3, #12
 8003cf0:	6033      	str	r3, [r6, #0]
 8003cf2:	4630      	mov	r0, r6
 8003cf4:	f000 f80c 	bl	8003d10 <__malloc_unlock>
 8003cf8:	e794      	b.n	8003c24 <_malloc_r+0x20>
 8003cfa:	6005      	str	r5, [r0, #0]
 8003cfc:	e7d6      	b.n	8003cac <_malloc_r+0xa8>
 8003cfe:	bf00      	nop
 8003d00:	200002e0 	.word	0x200002e0

08003d04 <__malloc_lock>:
 8003d04:	4801      	ldr	r0, [pc, #4]	@ (8003d0c <__malloc_lock+0x8>)
 8003d06:	f7ff bf0f 	b.w	8003b28 <__retarget_lock_acquire_recursive>
 8003d0a:	bf00      	nop
 8003d0c:	200002d8 	.word	0x200002d8

08003d10 <__malloc_unlock>:
 8003d10:	4801      	ldr	r0, [pc, #4]	@ (8003d18 <__malloc_unlock+0x8>)
 8003d12:	f7ff bf0a 	b.w	8003b2a <__retarget_lock_release_recursive>
 8003d16:	bf00      	nop
 8003d18:	200002d8 	.word	0x200002d8

08003d1c <__ssputs_r>:
 8003d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d20:	688e      	ldr	r6, [r1, #8]
 8003d22:	461f      	mov	r7, r3
 8003d24:	42be      	cmp	r6, r7
 8003d26:	680b      	ldr	r3, [r1, #0]
 8003d28:	4682      	mov	sl, r0
 8003d2a:	460c      	mov	r4, r1
 8003d2c:	4690      	mov	r8, r2
 8003d2e:	d82d      	bhi.n	8003d8c <__ssputs_r+0x70>
 8003d30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003d34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003d38:	d026      	beq.n	8003d88 <__ssputs_r+0x6c>
 8003d3a:	6965      	ldr	r5, [r4, #20]
 8003d3c:	6909      	ldr	r1, [r1, #16]
 8003d3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d42:	eba3 0901 	sub.w	r9, r3, r1
 8003d46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003d4a:	1c7b      	adds	r3, r7, #1
 8003d4c:	444b      	add	r3, r9
 8003d4e:	106d      	asrs	r5, r5, #1
 8003d50:	429d      	cmp	r5, r3
 8003d52:	bf38      	it	cc
 8003d54:	461d      	movcc	r5, r3
 8003d56:	0553      	lsls	r3, r2, #21
 8003d58:	d527      	bpl.n	8003daa <__ssputs_r+0x8e>
 8003d5a:	4629      	mov	r1, r5
 8003d5c:	f7ff ff52 	bl	8003c04 <_malloc_r>
 8003d60:	4606      	mov	r6, r0
 8003d62:	b360      	cbz	r0, 8003dbe <__ssputs_r+0xa2>
 8003d64:	6921      	ldr	r1, [r4, #16]
 8003d66:	464a      	mov	r2, r9
 8003d68:	f000 fae8 	bl	800433c <memcpy>
 8003d6c:	89a3      	ldrh	r3, [r4, #12]
 8003d6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003d72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d76:	81a3      	strh	r3, [r4, #12]
 8003d78:	6126      	str	r6, [r4, #16]
 8003d7a:	6165      	str	r5, [r4, #20]
 8003d7c:	444e      	add	r6, r9
 8003d7e:	eba5 0509 	sub.w	r5, r5, r9
 8003d82:	6026      	str	r6, [r4, #0]
 8003d84:	60a5      	str	r5, [r4, #8]
 8003d86:	463e      	mov	r6, r7
 8003d88:	42be      	cmp	r6, r7
 8003d8a:	d900      	bls.n	8003d8e <__ssputs_r+0x72>
 8003d8c:	463e      	mov	r6, r7
 8003d8e:	6820      	ldr	r0, [r4, #0]
 8003d90:	4632      	mov	r2, r6
 8003d92:	4641      	mov	r1, r8
 8003d94:	f000 faa8 	bl	80042e8 <memmove>
 8003d98:	68a3      	ldr	r3, [r4, #8]
 8003d9a:	1b9b      	subs	r3, r3, r6
 8003d9c:	60a3      	str	r3, [r4, #8]
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	4433      	add	r3, r6
 8003da2:	6023      	str	r3, [r4, #0]
 8003da4:	2000      	movs	r0, #0
 8003da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003daa:	462a      	mov	r2, r5
 8003dac:	f000 fad4 	bl	8004358 <_realloc_r>
 8003db0:	4606      	mov	r6, r0
 8003db2:	2800      	cmp	r0, #0
 8003db4:	d1e0      	bne.n	8003d78 <__ssputs_r+0x5c>
 8003db6:	6921      	ldr	r1, [r4, #16]
 8003db8:	4650      	mov	r0, sl
 8003dba:	f7ff feb7 	bl	8003b2c <_free_r>
 8003dbe:	230c      	movs	r3, #12
 8003dc0:	f8ca 3000 	str.w	r3, [sl]
 8003dc4:	89a3      	ldrh	r3, [r4, #12]
 8003dc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003dca:	81a3      	strh	r3, [r4, #12]
 8003dcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003dd0:	e7e9      	b.n	8003da6 <__ssputs_r+0x8a>
	...

08003dd4 <_svfiprintf_r>:
 8003dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dd8:	4698      	mov	r8, r3
 8003dda:	898b      	ldrh	r3, [r1, #12]
 8003ddc:	061b      	lsls	r3, r3, #24
 8003dde:	b09d      	sub	sp, #116	@ 0x74
 8003de0:	4607      	mov	r7, r0
 8003de2:	460d      	mov	r5, r1
 8003de4:	4614      	mov	r4, r2
 8003de6:	d510      	bpl.n	8003e0a <_svfiprintf_r+0x36>
 8003de8:	690b      	ldr	r3, [r1, #16]
 8003dea:	b973      	cbnz	r3, 8003e0a <_svfiprintf_r+0x36>
 8003dec:	2140      	movs	r1, #64	@ 0x40
 8003dee:	f7ff ff09 	bl	8003c04 <_malloc_r>
 8003df2:	6028      	str	r0, [r5, #0]
 8003df4:	6128      	str	r0, [r5, #16]
 8003df6:	b930      	cbnz	r0, 8003e06 <_svfiprintf_r+0x32>
 8003df8:	230c      	movs	r3, #12
 8003dfa:	603b      	str	r3, [r7, #0]
 8003dfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e00:	b01d      	add	sp, #116	@ 0x74
 8003e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e06:	2340      	movs	r3, #64	@ 0x40
 8003e08:	616b      	str	r3, [r5, #20]
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e0e:	2320      	movs	r3, #32
 8003e10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003e14:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e18:	2330      	movs	r3, #48	@ 0x30
 8003e1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003fb8 <_svfiprintf_r+0x1e4>
 8003e1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003e22:	f04f 0901 	mov.w	r9, #1
 8003e26:	4623      	mov	r3, r4
 8003e28:	469a      	mov	sl, r3
 8003e2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e2e:	b10a      	cbz	r2, 8003e34 <_svfiprintf_r+0x60>
 8003e30:	2a25      	cmp	r2, #37	@ 0x25
 8003e32:	d1f9      	bne.n	8003e28 <_svfiprintf_r+0x54>
 8003e34:	ebba 0b04 	subs.w	fp, sl, r4
 8003e38:	d00b      	beq.n	8003e52 <_svfiprintf_r+0x7e>
 8003e3a:	465b      	mov	r3, fp
 8003e3c:	4622      	mov	r2, r4
 8003e3e:	4629      	mov	r1, r5
 8003e40:	4638      	mov	r0, r7
 8003e42:	f7ff ff6b 	bl	8003d1c <__ssputs_r>
 8003e46:	3001      	adds	r0, #1
 8003e48:	f000 80a7 	beq.w	8003f9a <_svfiprintf_r+0x1c6>
 8003e4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e4e:	445a      	add	r2, fp
 8003e50:	9209      	str	r2, [sp, #36]	@ 0x24
 8003e52:	f89a 3000 	ldrb.w	r3, [sl]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 809f 	beq.w	8003f9a <_svfiprintf_r+0x1c6>
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e66:	f10a 0a01 	add.w	sl, sl, #1
 8003e6a:	9304      	str	r3, [sp, #16]
 8003e6c:	9307      	str	r3, [sp, #28]
 8003e6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003e72:	931a      	str	r3, [sp, #104]	@ 0x68
 8003e74:	4654      	mov	r4, sl
 8003e76:	2205      	movs	r2, #5
 8003e78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e7c:	484e      	ldr	r0, [pc, #312]	@ (8003fb8 <_svfiprintf_r+0x1e4>)
 8003e7e:	f7fc f9cf 	bl	8000220 <memchr>
 8003e82:	9a04      	ldr	r2, [sp, #16]
 8003e84:	b9d8      	cbnz	r0, 8003ebe <_svfiprintf_r+0xea>
 8003e86:	06d0      	lsls	r0, r2, #27
 8003e88:	bf44      	itt	mi
 8003e8a:	2320      	movmi	r3, #32
 8003e8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e90:	0711      	lsls	r1, r2, #28
 8003e92:	bf44      	itt	mi
 8003e94:	232b      	movmi	r3, #43	@ 0x2b
 8003e96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003e9a:	f89a 3000 	ldrb.w	r3, [sl]
 8003e9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ea0:	d015      	beq.n	8003ece <_svfiprintf_r+0xfa>
 8003ea2:	9a07      	ldr	r2, [sp, #28]
 8003ea4:	4654      	mov	r4, sl
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	f04f 0c0a 	mov.w	ip, #10
 8003eac:	4621      	mov	r1, r4
 8003eae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003eb2:	3b30      	subs	r3, #48	@ 0x30
 8003eb4:	2b09      	cmp	r3, #9
 8003eb6:	d94b      	bls.n	8003f50 <_svfiprintf_r+0x17c>
 8003eb8:	b1b0      	cbz	r0, 8003ee8 <_svfiprintf_r+0x114>
 8003eba:	9207      	str	r2, [sp, #28]
 8003ebc:	e014      	b.n	8003ee8 <_svfiprintf_r+0x114>
 8003ebe:	eba0 0308 	sub.w	r3, r0, r8
 8003ec2:	fa09 f303 	lsl.w	r3, r9, r3
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	9304      	str	r3, [sp, #16]
 8003eca:	46a2      	mov	sl, r4
 8003ecc:	e7d2      	b.n	8003e74 <_svfiprintf_r+0xa0>
 8003ece:	9b03      	ldr	r3, [sp, #12]
 8003ed0:	1d19      	adds	r1, r3, #4
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	9103      	str	r1, [sp, #12]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	bfbb      	ittet	lt
 8003eda:	425b      	neglt	r3, r3
 8003edc:	f042 0202 	orrlt.w	r2, r2, #2
 8003ee0:	9307      	strge	r3, [sp, #28]
 8003ee2:	9307      	strlt	r3, [sp, #28]
 8003ee4:	bfb8      	it	lt
 8003ee6:	9204      	strlt	r2, [sp, #16]
 8003ee8:	7823      	ldrb	r3, [r4, #0]
 8003eea:	2b2e      	cmp	r3, #46	@ 0x2e
 8003eec:	d10a      	bne.n	8003f04 <_svfiprintf_r+0x130>
 8003eee:	7863      	ldrb	r3, [r4, #1]
 8003ef0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ef2:	d132      	bne.n	8003f5a <_svfiprintf_r+0x186>
 8003ef4:	9b03      	ldr	r3, [sp, #12]
 8003ef6:	1d1a      	adds	r2, r3, #4
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	9203      	str	r2, [sp, #12]
 8003efc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003f00:	3402      	adds	r4, #2
 8003f02:	9305      	str	r3, [sp, #20]
 8003f04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003fc8 <_svfiprintf_r+0x1f4>
 8003f08:	7821      	ldrb	r1, [r4, #0]
 8003f0a:	2203      	movs	r2, #3
 8003f0c:	4650      	mov	r0, sl
 8003f0e:	f7fc f987 	bl	8000220 <memchr>
 8003f12:	b138      	cbz	r0, 8003f24 <_svfiprintf_r+0x150>
 8003f14:	9b04      	ldr	r3, [sp, #16]
 8003f16:	eba0 000a 	sub.w	r0, r0, sl
 8003f1a:	2240      	movs	r2, #64	@ 0x40
 8003f1c:	4082      	lsls	r2, r0
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	3401      	adds	r4, #1
 8003f22:	9304      	str	r3, [sp, #16]
 8003f24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f28:	4824      	ldr	r0, [pc, #144]	@ (8003fbc <_svfiprintf_r+0x1e8>)
 8003f2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003f2e:	2206      	movs	r2, #6
 8003f30:	f7fc f976 	bl	8000220 <memchr>
 8003f34:	2800      	cmp	r0, #0
 8003f36:	d036      	beq.n	8003fa6 <_svfiprintf_r+0x1d2>
 8003f38:	4b21      	ldr	r3, [pc, #132]	@ (8003fc0 <_svfiprintf_r+0x1ec>)
 8003f3a:	bb1b      	cbnz	r3, 8003f84 <_svfiprintf_r+0x1b0>
 8003f3c:	9b03      	ldr	r3, [sp, #12]
 8003f3e:	3307      	adds	r3, #7
 8003f40:	f023 0307 	bic.w	r3, r3, #7
 8003f44:	3308      	adds	r3, #8
 8003f46:	9303      	str	r3, [sp, #12]
 8003f48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f4a:	4433      	add	r3, r6
 8003f4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f4e:	e76a      	b.n	8003e26 <_svfiprintf_r+0x52>
 8003f50:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f54:	460c      	mov	r4, r1
 8003f56:	2001      	movs	r0, #1
 8003f58:	e7a8      	b.n	8003eac <_svfiprintf_r+0xd8>
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	3401      	adds	r4, #1
 8003f5e:	9305      	str	r3, [sp, #20]
 8003f60:	4619      	mov	r1, r3
 8003f62:	f04f 0c0a 	mov.w	ip, #10
 8003f66:	4620      	mov	r0, r4
 8003f68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f6c:	3a30      	subs	r2, #48	@ 0x30
 8003f6e:	2a09      	cmp	r2, #9
 8003f70:	d903      	bls.n	8003f7a <_svfiprintf_r+0x1a6>
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d0c6      	beq.n	8003f04 <_svfiprintf_r+0x130>
 8003f76:	9105      	str	r1, [sp, #20]
 8003f78:	e7c4      	b.n	8003f04 <_svfiprintf_r+0x130>
 8003f7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f7e:	4604      	mov	r4, r0
 8003f80:	2301      	movs	r3, #1
 8003f82:	e7f0      	b.n	8003f66 <_svfiprintf_r+0x192>
 8003f84:	ab03      	add	r3, sp, #12
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	462a      	mov	r2, r5
 8003f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc4 <_svfiprintf_r+0x1f0>)
 8003f8c:	a904      	add	r1, sp, #16
 8003f8e:	4638      	mov	r0, r7
 8003f90:	f3af 8000 	nop.w
 8003f94:	1c42      	adds	r2, r0, #1
 8003f96:	4606      	mov	r6, r0
 8003f98:	d1d6      	bne.n	8003f48 <_svfiprintf_r+0x174>
 8003f9a:	89ab      	ldrh	r3, [r5, #12]
 8003f9c:	065b      	lsls	r3, r3, #25
 8003f9e:	f53f af2d 	bmi.w	8003dfc <_svfiprintf_r+0x28>
 8003fa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003fa4:	e72c      	b.n	8003e00 <_svfiprintf_r+0x2c>
 8003fa6:	ab03      	add	r3, sp, #12
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	462a      	mov	r2, r5
 8003fac:	4b05      	ldr	r3, [pc, #20]	@ (8003fc4 <_svfiprintf_r+0x1f0>)
 8003fae:	a904      	add	r1, sp, #16
 8003fb0:	4638      	mov	r0, r7
 8003fb2:	f000 f879 	bl	80040a8 <_printf_i>
 8003fb6:	e7ed      	b.n	8003f94 <_svfiprintf_r+0x1c0>
 8003fb8:	0800455c 	.word	0x0800455c
 8003fbc:	08004566 	.word	0x08004566
 8003fc0:	00000000 	.word	0x00000000
 8003fc4:	08003d1d 	.word	0x08003d1d
 8003fc8:	08004562 	.word	0x08004562

08003fcc <_printf_common>:
 8003fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fd0:	4616      	mov	r6, r2
 8003fd2:	4698      	mov	r8, r3
 8003fd4:	688a      	ldr	r2, [r1, #8]
 8003fd6:	690b      	ldr	r3, [r1, #16]
 8003fd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	bfb8      	it	lt
 8003fe0:	4613      	movlt	r3, r2
 8003fe2:	6033      	str	r3, [r6, #0]
 8003fe4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003fe8:	4607      	mov	r7, r0
 8003fea:	460c      	mov	r4, r1
 8003fec:	b10a      	cbz	r2, 8003ff2 <_printf_common+0x26>
 8003fee:	3301      	adds	r3, #1
 8003ff0:	6033      	str	r3, [r6, #0]
 8003ff2:	6823      	ldr	r3, [r4, #0]
 8003ff4:	0699      	lsls	r1, r3, #26
 8003ff6:	bf42      	ittt	mi
 8003ff8:	6833      	ldrmi	r3, [r6, #0]
 8003ffa:	3302      	addmi	r3, #2
 8003ffc:	6033      	strmi	r3, [r6, #0]
 8003ffe:	6825      	ldr	r5, [r4, #0]
 8004000:	f015 0506 	ands.w	r5, r5, #6
 8004004:	d106      	bne.n	8004014 <_printf_common+0x48>
 8004006:	f104 0a19 	add.w	sl, r4, #25
 800400a:	68e3      	ldr	r3, [r4, #12]
 800400c:	6832      	ldr	r2, [r6, #0]
 800400e:	1a9b      	subs	r3, r3, r2
 8004010:	42ab      	cmp	r3, r5
 8004012:	dc26      	bgt.n	8004062 <_printf_common+0x96>
 8004014:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004018:	6822      	ldr	r2, [r4, #0]
 800401a:	3b00      	subs	r3, #0
 800401c:	bf18      	it	ne
 800401e:	2301      	movne	r3, #1
 8004020:	0692      	lsls	r2, r2, #26
 8004022:	d42b      	bmi.n	800407c <_printf_common+0xb0>
 8004024:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004028:	4641      	mov	r1, r8
 800402a:	4638      	mov	r0, r7
 800402c:	47c8      	blx	r9
 800402e:	3001      	adds	r0, #1
 8004030:	d01e      	beq.n	8004070 <_printf_common+0xa4>
 8004032:	6823      	ldr	r3, [r4, #0]
 8004034:	6922      	ldr	r2, [r4, #16]
 8004036:	f003 0306 	and.w	r3, r3, #6
 800403a:	2b04      	cmp	r3, #4
 800403c:	bf02      	ittt	eq
 800403e:	68e5      	ldreq	r5, [r4, #12]
 8004040:	6833      	ldreq	r3, [r6, #0]
 8004042:	1aed      	subeq	r5, r5, r3
 8004044:	68a3      	ldr	r3, [r4, #8]
 8004046:	bf0c      	ite	eq
 8004048:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800404c:	2500      	movne	r5, #0
 800404e:	4293      	cmp	r3, r2
 8004050:	bfc4      	itt	gt
 8004052:	1a9b      	subgt	r3, r3, r2
 8004054:	18ed      	addgt	r5, r5, r3
 8004056:	2600      	movs	r6, #0
 8004058:	341a      	adds	r4, #26
 800405a:	42b5      	cmp	r5, r6
 800405c:	d11a      	bne.n	8004094 <_printf_common+0xc8>
 800405e:	2000      	movs	r0, #0
 8004060:	e008      	b.n	8004074 <_printf_common+0xa8>
 8004062:	2301      	movs	r3, #1
 8004064:	4652      	mov	r2, sl
 8004066:	4641      	mov	r1, r8
 8004068:	4638      	mov	r0, r7
 800406a:	47c8      	blx	r9
 800406c:	3001      	adds	r0, #1
 800406e:	d103      	bne.n	8004078 <_printf_common+0xac>
 8004070:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004078:	3501      	adds	r5, #1
 800407a:	e7c6      	b.n	800400a <_printf_common+0x3e>
 800407c:	18e1      	adds	r1, r4, r3
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	2030      	movs	r0, #48	@ 0x30
 8004082:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004086:	4422      	add	r2, r4
 8004088:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800408c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004090:	3302      	adds	r3, #2
 8004092:	e7c7      	b.n	8004024 <_printf_common+0x58>
 8004094:	2301      	movs	r3, #1
 8004096:	4622      	mov	r2, r4
 8004098:	4641      	mov	r1, r8
 800409a:	4638      	mov	r0, r7
 800409c:	47c8      	blx	r9
 800409e:	3001      	adds	r0, #1
 80040a0:	d0e6      	beq.n	8004070 <_printf_common+0xa4>
 80040a2:	3601      	adds	r6, #1
 80040a4:	e7d9      	b.n	800405a <_printf_common+0x8e>
	...

080040a8 <_printf_i>:
 80040a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040ac:	7e0f      	ldrb	r7, [r1, #24]
 80040ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80040b0:	2f78      	cmp	r7, #120	@ 0x78
 80040b2:	4691      	mov	r9, r2
 80040b4:	4680      	mov	r8, r0
 80040b6:	460c      	mov	r4, r1
 80040b8:	469a      	mov	sl, r3
 80040ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80040be:	d807      	bhi.n	80040d0 <_printf_i+0x28>
 80040c0:	2f62      	cmp	r7, #98	@ 0x62
 80040c2:	d80a      	bhi.n	80040da <_printf_i+0x32>
 80040c4:	2f00      	cmp	r7, #0
 80040c6:	f000 80d2 	beq.w	800426e <_printf_i+0x1c6>
 80040ca:	2f58      	cmp	r7, #88	@ 0x58
 80040cc:	f000 80b9 	beq.w	8004242 <_printf_i+0x19a>
 80040d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80040d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80040d8:	e03a      	b.n	8004150 <_printf_i+0xa8>
 80040da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80040de:	2b15      	cmp	r3, #21
 80040e0:	d8f6      	bhi.n	80040d0 <_printf_i+0x28>
 80040e2:	a101      	add	r1, pc, #4	@ (adr r1, 80040e8 <_printf_i+0x40>)
 80040e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040e8:	08004141 	.word	0x08004141
 80040ec:	08004155 	.word	0x08004155
 80040f0:	080040d1 	.word	0x080040d1
 80040f4:	080040d1 	.word	0x080040d1
 80040f8:	080040d1 	.word	0x080040d1
 80040fc:	080040d1 	.word	0x080040d1
 8004100:	08004155 	.word	0x08004155
 8004104:	080040d1 	.word	0x080040d1
 8004108:	080040d1 	.word	0x080040d1
 800410c:	080040d1 	.word	0x080040d1
 8004110:	080040d1 	.word	0x080040d1
 8004114:	08004255 	.word	0x08004255
 8004118:	0800417f 	.word	0x0800417f
 800411c:	0800420f 	.word	0x0800420f
 8004120:	080040d1 	.word	0x080040d1
 8004124:	080040d1 	.word	0x080040d1
 8004128:	08004277 	.word	0x08004277
 800412c:	080040d1 	.word	0x080040d1
 8004130:	0800417f 	.word	0x0800417f
 8004134:	080040d1 	.word	0x080040d1
 8004138:	080040d1 	.word	0x080040d1
 800413c:	08004217 	.word	0x08004217
 8004140:	6833      	ldr	r3, [r6, #0]
 8004142:	1d1a      	adds	r2, r3, #4
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	6032      	str	r2, [r6, #0]
 8004148:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800414c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004150:	2301      	movs	r3, #1
 8004152:	e09d      	b.n	8004290 <_printf_i+0x1e8>
 8004154:	6833      	ldr	r3, [r6, #0]
 8004156:	6820      	ldr	r0, [r4, #0]
 8004158:	1d19      	adds	r1, r3, #4
 800415a:	6031      	str	r1, [r6, #0]
 800415c:	0606      	lsls	r6, r0, #24
 800415e:	d501      	bpl.n	8004164 <_printf_i+0xbc>
 8004160:	681d      	ldr	r5, [r3, #0]
 8004162:	e003      	b.n	800416c <_printf_i+0xc4>
 8004164:	0645      	lsls	r5, r0, #25
 8004166:	d5fb      	bpl.n	8004160 <_printf_i+0xb8>
 8004168:	f9b3 5000 	ldrsh.w	r5, [r3]
 800416c:	2d00      	cmp	r5, #0
 800416e:	da03      	bge.n	8004178 <_printf_i+0xd0>
 8004170:	232d      	movs	r3, #45	@ 0x2d
 8004172:	426d      	negs	r5, r5
 8004174:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004178:	4859      	ldr	r0, [pc, #356]	@ (80042e0 <_printf_i+0x238>)
 800417a:	230a      	movs	r3, #10
 800417c:	e011      	b.n	80041a2 <_printf_i+0xfa>
 800417e:	6821      	ldr	r1, [r4, #0]
 8004180:	6833      	ldr	r3, [r6, #0]
 8004182:	0608      	lsls	r0, r1, #24
 8004184:	f853 5b04 	ldr.w	r5, [r3], #4
 8004188:	d402      	bmi.n	8004190 <_printf_i+0xe8>
 800418a:	0649      	lsls	r1, r1, #25
 800418c:	bf48      	it	mi
 800418e:	b2ad      	uxthmi	r5, r5
 8004190:	2f6f      	cmp	r7, #111	@ 0x6f
 8004192:	4853      	ldr	r0, [pc, #332]	@ (80042e0 <_printf_i+0x238>)
 8004194:	6033      	str	r3, [r6, #0]
 8004196:	bf14      	ite	ne
 8004198:	230a      	movne	r3, #10
 800419a:	2308      	moveq	r3, #8
 800419c:	2100      	movs	r1, #0
 800419e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80041a2:	6866      	ldr	r6, [r4, #4]
 80041a4:	60a6      	str	r6, [r4, #8]
 80041a6:	2e00      	cmp	r6, #0
 80041a8:	bfa2      	ittt	ge
 80041aa:	6821      	ldrge	r1, [r4, #0]
 80041ac:	f021 0104 	bicge.w	r1, r1, #4
 80041b0:	6021      	strge	r1, [r4, #0]
 80041b2:	b90d      	cbnz	r5, 80041b8 <_printf_i+0x110>
 80041b4:	2e00      	cmp	r6, #0
 80041b6:	d04b      	beq.n	8004250 <_printf_i+0x1a8>
 80041b8:	4616      	mov	r6, r2
 80041ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80041be:	fb03 5711 	mls	r7, r3, r1, r5
 80041c2:	5dc7      	ldrb	r7, [r0, r7]
 80041c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80041c8:	462f      	mov	r7, r5
 80041ca:	42bb      	cmp	r3, r7
 80041cc:	460d      	mov	r5, r1
 80041ce:	d9f4      	bls.n	80041ba <_printf_i+0x112>
 80041d0:	2b08      	cmp	r3, #8
 80041d2:	d10b      	bne.n	80041ec <_printf_i+0x144>
 80041d4:	6823      	ldr	r3, [r4, #0]
 80041d6:	07df      	lsls	r7, r3, #31
 80041d8:	d508      	bpl.n	80041ec <_printf_i+0x144>
 80041da:	6923      	ldr	r3, [r4, #16]
 80041dc:	6861      	ldr	r1, [r4, #4]
 80041de:	4299      	cmp	r1, r3
 80041e0:	bfde      	ittt	le
 80041e2:	2330      	movle	r3, #48	@ 0x30
 80041e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80041e8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80041ec:	1b92      	subs	r2, r2, r6
 80041ee:	6122      	str	r2, [r4, #16]
 80041f0:	f8cd a000 	str.w	sl, [sp]
 80041f4:	464b      	mov	r3, r9
 80041f6:	aa03      	add	r2, sp, #12
 80041f8:	4621      	mov	r1, r4
 80041fa:	4640      	mov	r0, r8
 80041fc:	f7ff fee6 	bl	8003fcc <_printf_common>
 8004200:	3001      	adds	r0, #1
 8004202:	d14a      	bne.n	800429a <_printf_i+0x1f2>
 8004204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004208:	b004      	add	sp, #16
 800420a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	f043 0320 	orr.w	r3, r3, #32
 8004214:	6023      	str	r3, [r4, #0]
 8004216:	4833      	ldr	r0, [pc, #204]	@ (80042e4 <_printf_i+0x23c>)
 8004218:	2778      	movs	r7, #120	@ 0x78
 800421a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800421e:	6823      	ldr	r3, [r4, #0]
 8004220:	6831      	ldr	r1, [r6, #0]
 8004222:	061f      	lsls	r7, r3, #24
 8004224:	f851 5b04 	ldr.w	r5, [r1], #4
 8004228:	d402      	bmi.n	8004230 <_printf_i+0x188>
 800422a:	065f      	lsls	r7, r3, #25
 800422c:	bf48      	it	mi
 800422e:	b2ad      	uxthmi	r5, r5
 8004230:	6031      	str	r1, [r6, #0]
 8004232:	07d9      	lsls	r1, r3, #31
 8004234:	bf44      	itt	mi
 8004236:	f043 0320 	orrmi.w	r3, r3, #32
 800423a:	6023      	strmi	r3, [r4, #0]
 800423c:	b11d      	cbz	r5, 8004246 <_printf_i+0x19e>
 800423e:	2310      	movs	r3, #16
 8004240:	e7ac      	b.n	800419c <_printf_i+0xf4>
 8004242:	4827      	ldr	r0, [pc, #156]	@ (80042e0 <_printf_i+0x238>)
 8004244:	e7e9      	b.n	800421a <_printf_i+0x172>
 8004246:	6823      	ldr	r3, [r4, #0]
 8004248:	f023 0320 	bic.w	r3, r3, #32
 800424c:	6023      	str	r3, [r4, #0]
 800424e:	e7f6      	b.n	800423e <_printf_i+0x196>
 8004250:	4616      	mov	r6, r2
 8004252:	e7bd      	b.n	80041d0 <_printf_i+0x128>
 8004254:	6833      	ldr	r3, [r6, #0]
 8004256:	6825      	ldr	r5, [r4, #0]
 8004258:	6961      	ldr	r1, [r4, #20]
 800425a:	1d18      	adds	r0, r3, #4
 800425c:	6030      	str	r0, [r6, #0]
 800425e:	062e      	lsls	r6, r5, #24
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	d501      	bpl.n	8004268 <_printf_i+0x1c0>
 8004264:	6019      	str	r1, [r3, #0]
 8004266:	e002      	b.n	800426e <_printf_i+0x1c6>
 8004268:	0668      	lsls	r0, r5, #25
 800426a:	d5fb      	bpl.n	8004264 <_printf_i+0x1bc>
 800426c:	8019      	strh	r1, [r3, #0]
 800426e:	2300      	movs	r3, #0
 8004270:	6123      	str	r3, [r4, #16]
 8004272:	4616      	mov	r6, r2
 8004274:	e7bc      	b.n	80041f0 <_printf_i+0x148>
 8004276:	6833      	ldr	r3, [r6, #0]
 8004278:	1d1a      	adds	r2, r3, #4
 800427a:	6032      	str	r2, [r6, #0]
 800427c:	681e      	ldr	r6, [r3, #0]
 800427e:	6862      	ldr	r2, [r4, #4]
 8004280:	2100      	movs	r1, #0
 8004282:	4630      	mov	r0, r6
 8004284:	f7fb ffcc 	bl	8000220 <memchr>
 8004288:	b108      	cbz	r0, 800428e <_printf_i+0x1e6>
 800428a:	1b80      	subs	r0, r0, r6
 800428c:	6060      	str	r0, [r4, #4]
 800428e:	6863      	ldr	r3, [r4, #4]
 8004290:	6123      	str	r3, [r4, #16]
 8004292:	2300      	movs	r3, #0
 8004294:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004298:	e7aa      	b.n	80041f0 <_printf_i+0x148>
 800429a:	6923      	ldr	r3, [r4, #16]
 800429c:	4632      	mov	r2, r6
 800429e:	4649      	mov	r1, r9
 80042a0:	4640      	mov	r0, r8
 80042a2:	47d0      	blx	sl
 80042a4:	3001      	adds	r0, #1
 80042a6:	d0ad      	beq.n	8004204 <_printf_i+0x15c>
 80042a8:	6823      	ldr	r3, [r4, #0]
 80042aa:	079b      	lsls	r3, r3, #30
 80042ac:	d413      	bmi.n	80042d6 <_printf_i+0x22e>
 80042ae:	68e0      	ldr	r0, [r4, #12]
 80042b0:	9b03      	ldr	r3, [sp, #12]
 80042b2:	4298      	cmp	r0, r3
 80042b4:	bfb8      	it	lt
 80042b6:	4618      	movlt	r0, r3
 80042b8:	e7a6      	b.n	8004208 <_printf_i+0x160>
 80042ba:	2301      	movs	r3, #1
 80042bc:	4632      	mov	r2, r6
 80042be:	4649      	mov	r1, r9
 80042c0:	4640      	mov	r0, r8
 80042c2:	47d0      	blx	sl
 80042c4:	3001      	adds	r0, #1
 80042c6:	d09d      	beq.n	8004204 <_printf_i+0x15c>
 80042c8:	3501      	adds	r5, #1
 80042ca:	68e3      	ldr	r3, [r4, #12]
 80042cc:	9903      	ldr	r1, [sp, #12]
 80042ce:	1a5b      	subs	r3, r3, r1
 80042d0:	42ab      	cmp	r3, r5
 80042d2:	dcf2      	bgt.n	80042ba <_printf_i+0x212>
 80042d4:	e7eb      	b.n	80042ae <_printf_i+0x206>
 80042d6:	2500      	movs	r5, #0
 80042d8:	f104 0619 	add.w	r6, r4, #25
 80042dc:	e7f5      	b.n	80042ca <_printf_i+0x222>
 80042de:	bf00      	nop
 80042e0:	0800456d 	.word	0x0800456d
 80042e4:	0800457e 	.word	0x0800457e

080042e8 <memmove>:
 80042e8:	4288      	cmp	r0, r1
 80042ea:	b510      	push	{r4, lr}
 80042ec:	eb01 0402 	add.w	r4, r1, r2
 80042f0:	d902      	bls.n	80042f8 <memmove+0x10>
 80042f2:	4284      	cmp	r4, r0
 80042f4:	4623      	mov	r3, r4
 80042f6:	d807      	bhi.n	8004308 <memmove+0x20>
 80042f8:	1e43      	subs	r3, r0, #1
 80042fa:	42a1      	cmp	r1, r4
 80042fc:	d008      	beq.n	8004310 <memmove+0x28>
 80042fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004302:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004306:	e7f8      	b.n	80042fa <memmove+0x12>
 8004308:	4402      	add	r2, r0
 800430a:	4601      	mov	r1, r0
 800430c:	428a      	cmp	r2, r1
 800430e:	d100      	bne.n	8004312 <memmove+0x2a>
 8004310:	bd10      	pop	{r4, pc}
 8004312:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004316:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800431a:	e7f7      	b.n	800430c <memmove+0x24>

0800431c <_sbrk_r>:
 800431c:	b538      	push	{r3, r4, r5, lr}
 800431e:	4d06      	ldr	r5, [pc, #24]	@ (8004338 <_sbrk_r+0x1c>)
 8004320:	2300      	movs	r3, #0
 8004322:	4604      	mov	r4, r0
 8004324:	4608      	mov	r0, r1
 8004326:	602b      	str	r3, [r5, #0]
 8004328:	f7fc fd28 	bl	8000d7c <_sbrk>
 800432c:	1c43      	adds	r3, r0, #1
 800432e:	d102      	bne.n	8004336 <_sbrk_r+0x1a>
 8004330:	682b      	ldr	r3, [r5, #0]
 8004332:	b103      	cbz	r3, 8004336 <_sbrk_r+0x1a>
 8004334:	6023      	str	r3, [r4, #0]
 8004336:	bd38      	pop	{r3, r4, r5, pc}
 8004338:	200002d4 	.word	0x200002d4

0800433c <memcpy>:
 800433c:	440a      	add	r2, r1
 800433e:	4291      	cmp	r1, r2
 8004340:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004344:	d100      	bne.n	8004348 <memcpy+0xc>
 8004346:	4770      	bx	lr
 8004348:	b510      	push	{r4, lr}
 800434a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800434e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004352:	4291      	cmp	r1, r2
 8004354:	d1f9      	bne.n	800434a <memcpy+0xe>
 8004356:	bd10      	pop	{r4, pc}

08004358 <_realloc_r>:
 8004358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800435c:	4680      	mov	r8, r0
 800435e:	4615      	mov	r5, r2
 8004360:	460c      	mov	r4, r1
 8004362:	b921      	cbnz	r1, 800436e <_realloc_r+0x16>
 8004364:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004368:	4611      	mov	r1, r2
 800436a:	f7ff bc4b 	b.w	8003c04 <_malloc_r>
 800436e:	b92a      	cbnz	r2, 800437c <_realloc_r+0x24>
 8004370:	f7ff fbdc 	bl	8003b2c <_free_r>
 8004374:	2400      	movs	r4, #0
 8004376:	4620      	mov	r0, r4
 8004378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800437c:	f000 f81a 	bl	80043b4 <_malloc_usable_size_r>
 8004380:	4285      	cmp	r5, r0
 8004382:	4606      	mov	r6, r0
 8004384:	d802      	bhi.n	800438c <_realloc_r+0x34>
 8004386:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800438a:	d8f4      	bhi.n	8004376 <_realloc_r+0x1e>
 800438c:	4629      	mov	r1, r5
 800438e:	4640      	mov	r0, r8
 8004390:	f7ff fc38 	bl	8003c04 <_malloc_r>
 8004394:	4607      	mov	r7, r0
 8004396:	2800      	cmp	r0, #0
 8004398:	d0ec      	beq.n	8004374 <_realloc_r+0x1c>
 800439a:	42b5      	cmp	r5, r6
 800439c:	462a      	mov	r2, r5
 800439e:	4621      	mov	r1, r4
 80043a0:	bf28      	it	cs
 80043a2:	4632      	movcs	r2, r6
 80043a4:	f7ff ffca 	bl	800433c <memcpy>
 80043a8:	4621      	mov	r1, r4
 80043aa:	4640      	mov	r0, r8
 80043ac:	f7ff fbbe 	bl	8003b2c <_free_r>
 80043b0:	463c      	mov	r4, r7
 80043b2:	e7e0      	b.n	8004376 <_realloc_r+0x1e>

080043b4 <_malloc_usable_size_r>:
 80043b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043b8:	1f18      	subs	r0, r3, #4
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	bfbc      	itt	lt
 80043be:	580b      	ldrlt	r3, [r1, r0]
 80043c0:	18c0      	addlt	r0, r0, r3
 80043c2:	4770      	bx	lr

080043c4 <_init>:
 80043c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043c6:	bf00      	nop
 80043c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043ca:	bc08      	pop	{r3}
 80043cc:	469e      	mov	lr, r3
 80043ce:	4770      	bx	lr

080043d0 <_fini>:
 80043d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043d2:	bf00      	nop
 80043d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043d6:	bc08      	pop	{r3}
 80043d8:	469e      	mov	lr, r3
 80043da:	4770      	bx	lr
