<stg><name>dateport_DC1_layer</name>


<trans_list>

<trans id="208" from="1" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="3" to="4">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="4" to="2">
<condition id="38">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="4" to="5">
<condition id="40">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="5" to="6">
<condition id="41">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="4">
<condition id="61">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="6" to="7">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="7" to="8">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="8" to="9">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="9" to="10">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="10" to="11">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="11" to="12">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="12" to="13">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="13" to="14">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="14" to="15">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="15" to="16">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="16" to="17">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="17" to="18">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="18" to="19">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="19" to="20">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="20" to="21">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="21" to="5">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_17, %.preheader1 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond = icmp eq i3 %i, -2

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_17 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond, label %3, label %.preheader1.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="3">
<![CDATA[
.preheader1.preheader:0  %tmp = zext i3 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:1  %C1_bias_addr = getelementptr [6 x float]* @C1_bias, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="C1_bias_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="3">
<![CDATA[
.preheader1.preheader:2  %C1_bias_load = load float* %C1_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C1_bias_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="3">
<![CDATA[
.preheader1.preheader:2  %C1_bias_load = load float* %C1_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C1_bias_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader1.preheader:3  %tmp_145 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i, i4 0)

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="7">
<![CDATA[
.preheader1.preheader:4  %p_shl58_cast = zext i7 %tmp_145 to i8

]]></node>
<StgValue><ssdm name="p_shl58_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader1.preheader:5  %tmp_146 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i, i1 false)

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="4">
<![CDATA[
.preheader1.preheader:6  %p_shl59_cast = zext i4 %tmp_146 to i8

]]></node>
<StgValue><ssdm name="p_shl59_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:7  %S2_d_addr2 = sub i8 %p_shl58_cast, %p_shl59_cast

]]></node>
<StgValue><ssdm name="S2_d_addr2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:8  %S2_d_addr10_cast = sext i8 %S2_d_addr2 to i9

]]></node>
<StgValue><ssdm name="S2_d_addr10_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader1.preheader:9  %tmp_147 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i, i5 0)

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:10  %p_shl_cast = zext i8 %tmp_147 to i9

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1.preheader:11  %tmp_148 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="9" op_0_bw="5">
<![CDATA[
.preheader1.preheader:12  %p_shl57_cast = zext i5 %tmp_148 to i9

]]></node>
<StgValue><ssdm name="p_shl57_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:13  %C1_v_addr1 = sub i9 %p_shl_cast, %p_shl57_cast

]]></node>
<StgValue><ssdm name="C1_v_addr1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="10" op_0_bw="9">
<![CDATA[
.preheader1.preheader:14  %C1_v_addr1_cast = sext i9 %C1_v_addr1 to i10

]]></node>
<StgValue><ssdm name="C1_v_addr1_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:15  br label %.preheader1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader1:0  %j = phi i5 [ %j_13, %2 ], [ 0, %.preheader1.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:1  %tmp_s = icmp ult i5 %j, -4

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:3  br i1 %tmp_s, label %.preheader.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_80 = or i5 %j, 1

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_113 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %j, i32 1, i32 4)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %tmp_114_trn_cast = zext i4 %tmp_113 to i9

]]></node>
<StgValue><ssdm name="tmp_114_trn_cast"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:3  %S2_d_addr3 = add i9 %S2_d_addr10_cast, %tmp_114_trn_cast

]]></node>
<StgValue><ssdm name="S2_d_addr3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader.preheader:4  %tmp_114 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %S2_d_addr3, i4 0)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="13">
<![CDATA[
.preheader.preheader:5  %p_shl = sext i13 %tmp_114 to i32

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader.preheader:6  %tmp_115 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %S2_d_addr3, i1 false)

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:7  %p_shl32 = sext i10 %tmp_115 to i32

]]></node>
<StgValue><ssdm name="p_shl32"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:8  %S2_d_addr4 = sub i32 %p_shl, %p_shl32

]]></node>
<StgValue><ssdm name="S2_d_addr4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:9  %tmp_115_trn_cast = zext i5 %j to i10

]]></node>
<StgValue><ssdm name="tmp_115_trn_cast"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:10  %C1_v_addr2 = add i10 %C1_v_addr1_cast, %tmp_115_trn_cast

]]></node>
<StgValue><ssdm name="C1_v_addr2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader.preheader:11  %tmp_116 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_v_addr2, i5 0)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="15">
<![CDATA[
.preheader.preheader:12  %p_shl33 = sext i15 %tmp_116 to i32

]]></node>
<StgValue><ssdm name="p_shl33"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader.preheader:13  %tmp_117 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_v_addr2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader:14  %p_shl34 = sext i12 %tmp_117 to i32

]]></node>
<StgValue><ssdm name="p_shl34"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:15  %C1_v_addr3 = sub i32 %p_shl33, %p_shl34

]]></node>
<StgValue><ssdm name="C1_v_addr3"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:16  %tmp_117_trn6_cast = zext i5 %tmp_80 to i10

]]></node>
<StgValue><ssdm name="tmp_117_trn6_cast"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:17  %C1_v_addr8 = add i10 %C1_v_addr1_cast, %tmp_117_trn6_cast

]]></node>
<StgValue><ssdm name="C1_v_addr8"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader.preheader:18  %tmp_118 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_v_addr8, i5 0)

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="15">
<![CDATA[
.preheader.preheader:19  %p_shl35 = sext i15 %tmp_118 to i32

]]></node>
<StgValue><ssdm name="p_shl35"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader.preheader:20  %tmp_119 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_v_addr8, i2 0)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader:21  %p_shl36 = sext i12 %tmp_119 to i32

]]></node>
<StgValue><ssdm name="p_shl36"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:22  %C1_v_addr9 = sub i32 %p_shl35, %p_shl36

]]></node>
<StgValue><ssdm name="C1_v_addr9"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:23  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i5 [ %k_12, %1 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %tmp_81 = icmp ult i5 %k, -4

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp_81, label %1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_lshr_f7_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %k, i32 1, i32 4)

]]></node>
<StgValue><ssdm name="p_lshr_f7_cast"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="4">
<![CDATA[
:1  %tmp_119_trn = zext i4 %p_lshr_f7_cast to i32

]]></node>
<StgValue><ssdm name="tmp_119_trn"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %S2_d_addr5 = add i32 %S2_d_addr4, %tmp_119_trn

]]></node>
<StgValue><ssdm name="S2_d_addr5"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="5">
<![CDATA[
:6  %tmp_120_trn = zext i5 %k to i32

]]></node>
<StgValue><ssdm name="tmp_120_trn"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %C1_v_addr5 = add i32 %C1_v_addr3, %tmp_120_trn

]]></node>
<StgValue><ssdm name="C1_v_addr5"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_150 = zext i32 %C1_v_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %C1_v_addr = getelementptr [4704 x float]* @C1_v, i64 0, i64 %tmp_150

]]></node>
<StgValue><ssdm name="C1_v_addr"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="13">
<![CDATA[
:10  %C1_v_load = load float* %C1_v_addr, align 8

]]></node>
<StgValue><ssdm name="C1_v_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:25  %tmp_84 = or i5 %k, 1

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="5">
<![CDATA[
:26  %tmp_124_trn = zext i5 %tmp_84 to i32

]]></node>
<StgValue><ssdm name="tmp_124_trn"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %C1_v_addr6 = add i32 %C1_v_addr3, %tmp_124_trn

]]></node>
<StgValue><ssdm name="C1_v_addr6"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="32">
<![CDATA[
:28  %tmp_151 = zext i32 %C1_v_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %C1_v_addr_1 = getelementptr [4704 x float]* @C1_v, i64 0, i64 %tmp_151

]]></node>
<StgValue><ssdm name="C1_v_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="13">
<![CDATA[
:30  %C1_v_load_1 = load float* %C1_v_addr_1, align 4

]]></node>
<StgValue><ssdm name="C1_v_load_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %C1_v_addr7 = add i32 %C1_v_addr9, %tmp_120_trn

]]></node>
<StgValue><ssdm name="C1_v_addr7"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %C1_v_addr4 = add i32 %C1_v_addr9, %tmp_124_trn

]]></node>
<StgValue><ssdm name="C1_v_addr4"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:81  %k_12 = add i5 2, %k

]]></node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %j_13 = add i5 %j, 2

]]></node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="13">
<![CDATA[
:10  %C1_v_load = load float* %C1_v_addr, align 8

]]></node>
<StgValue><ssdm name="C1_v_load"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="13">
<![CDATA[
:30  %C1_v_load_1 = load float* %C1_v_addr_1, align 4

]]></node>
<StgValue><ssdm name="C1_v_load_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="32">
<![CDATA[
:46  %tmp_152 = zext i32 %C1_v_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %C1_v_addr_2 = getelementptr [4704 x float]* @C1_v, i64 0, i64 %tmp_152

]]></node>
<StgValue><ssdm name="C1_v_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="13">
<![CDATA[
:48  %C1_v_load_2 = load float* %C1_v_addr_2, align 8

]]></node>
<StgValue><ssdm name="C1_v_load_2"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="32">
<![CDATA[
:64  %tmp_153 = zext i32 %C1_v_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %C1_v_addr_3 = getelementptr [4704 x float]* @C1_v, i64 0, i64 %tmp_153

]]></node>
<StgValue><ssdm name="C1_v_addr_3"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="13">
<![CDATA[
:66  %C1_v_load_3 = load float* %C1_v_addr_3, align 4

]]></node>
<StgValue><ssdm name="C1_v_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fadd float %C1_v_load, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %temp_6 = fadd float %C1_v_load_1, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="13">
<![CDATA[
:48  %C1_v_load_2 = load float* %C1_v_addr_2, align 8

]]></node>
<StgValue><ssdm name="C1_v_load_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="13">
<![CDATA[
:66  %C1_v_load_3 = load float* %C1_v_addr_3, align 4

]]></node>
<StgValue><ssdm name="C1_v_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fadd float %C1_v_load, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %temp_6 = fadd float %C1_v_load_1, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %temp_7 = fadd float %C1_v_load_2, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %temp_8 = fadd float %C1_v_load_3, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fadd float %C1_v_load, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %temp_6 = fadd float %C1_v_load_1, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %temp_7 = fadd float %C1_v_load_2, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %temp_8 = fadd float %C1_v_load_3, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fadd float %C1_v_load, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %temp_6 = fadd float %C1_v_load_1, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %temp_7 = fadd float %C1_v_load_2, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %temp_8 = fadd float %C1_v_load_3, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="121" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %temp = fadd float %C1_v_load, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %temp_6 = fadd float %C1_v_load_1, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %temp_7 = fadd float %C1_v_load_2, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %temp_8 = fadd float %C1_v_load_3, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_149 = zext i32 %S2_d_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %S2_d_addr = getelementptr [1176 x float]* @S2_d, i64 0, i64 %tmp_149

]]></node>
<StgValue><ssdm name="S2_d_addr"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="11">
<![CDATA[
:5  %S2_d_load = load float* %S2_d_addr, align 4

]]></node>
<StgValue><ssdm name="S2_d_load"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32">
<![CDATA[
:12  %temp_to_int = bitcast float %temp to i32

]]></node>
<StgValue><ssdm name="temp_to_int"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="23" op_0_bw="32">
<![CDATA[
:14  %tmp_120 = trunc i32 %temp_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %notlhs = icmp ne i8 %tmp_60, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:16  %notrhs = icmp eq i23 %tmp_120, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp_62 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_63 = fcmp ogt float %temp, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_64 = and i1 %tmp_62, %tmp_63

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:32  %temp_6_to_int = bitcast float %temp_6 to i32

]]></node>
<StgValue><ssdm name="temp_6_to_int"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_6_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="23" op_0_bw="32">
<![CDATA[
:34  %tmp_121 = trunc i32 %temp_6_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %notlhs7 = icmp ne i8 %tmp_65, -1

]]></node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %notrhs8 = icmp eq i23 %tmp_121, 0

]]></node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %tmp_67 = or i1 %notrhs8, %notlhs7

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_68 = fcmp ogt float %temp_6, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_69 = and i1 %tmp_67, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %temp_7 = fadd float %C1_v_load_2, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %temp_8 = fadd float %C1_v_load_3, %C1_bias_load

]]></node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="11">
<![CDATA[
:5  %S2_d_load = load float* %S2_d_addr, align 4

]]></node>
<StgValue><ssdm name="S2_d_load"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %p_0_i = select i1 %tmp_64, float 1.000000e+00, float 0.000000e+00

]]></node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_82 = fmul float %S2_d_load, %p_0_i

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %p_0_i1 = select i1 %tmp_69, float 1.000000e+00, float 0.000000e+00

]]></node>
<StgValue><ssdm name="p_0_i1"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_85 = fmul float %S2_d_load, %p_0_i1

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32">
<![CDATA[
:50  %temp_7_to_int = bitcast float %temp_7 to i32

]]></node>
<StgValue><ssdm name="temp_7_to_int"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_7_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="23" op_0_bw="32">
<![CDATA[
:52  %tmp_122 = trunc i32 %temp_7_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  %notlhs9 = icmp ne i8 %tmp_70, -1

]]></node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:54  %notrhs2 = icmp eq i23 %tmp_122, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:55  %tmp_72 = or i1 %notrhs2, %notlhs9

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_73 = fcmp ogt float %temp_7, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:57  %tmp_74 = and i1 %tmp_72, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32">
<![CDATA[
:68  %temp_8_to_int = bitcast float %temp_8 to i32

]]></node>
<StgValue><ssdm name="temp_8_to_int"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_8_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="23" op_0_bw="32">
<![CDATA[
:70  %tmp_123 = trunc i32 %temp_8_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:71  %notlhs1 = icmp ne i8 %tmp_75, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:72  %notrhs3 = icmp eq i23 %tmp_123, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:73  %tmp_77 = or i1 %notrhs3, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_78 = fcmp ogt float %temp_8, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:75  %tmp_79 = and i1 %tmp_77, %tmp_78

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="167" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_82 = fmul float %S2_d_load, %p_0_i

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_85 = fmul float %S2_d_load, %p_0_i1

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %p_0_i2 = select i1 %tmp_74, float 1.000000e+00, float 0.000000e+00

]]></node>
<StgValue><ssdm name="p_0_i2"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp_87 = fmul float %S2_d_load, %p_0_i2

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %p_0_i3 = select i1 %tmp_79, float 1.000000e+00, float 0.000000e+00

]]></node>
<StgValue><ssdm name="p_0_i3"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_89 = fmul float %S2_d_load, %p_0_i3

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="173" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_82 = fmul float %S2_d_load, %p_0_i

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_85 = fmul float %S2_d_load, %p_0_i1

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp_87 = fmul float %S2_d_load, %p_0_i2

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_89 = fmul float %S2_d_load, %p_0_i3

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="177" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_82 = fmul float %S2_d_load, %p_0_i

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_85 = fmul float %S2_d_load, %p_0_i1

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp_87 = fmul float %S2_d_load, %p_0_i2

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_89 = fmul float %S2_d_load, %p_0_i3

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="181" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_83 = fmul float %tmp_82, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_86 = fmul float %tmp_85, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %tmp_87 = fmul float %S2_d_load, %p_0_i2

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_89 = fmul float %S2_d_load, %p_0_i3

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="185" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_83 = fmul float %tmp_82, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_86 = fmul float %tmp_85, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_88 = fmul float %tmp_87, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_90 = fmul float %tmp_89, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="189" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_83 = fmul float %tmp_82, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_86 = fmul float %tmp_85, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_88 = fmul float %tmp_87, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_90 = fmul float %tmp_89, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="193" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_83 = fmul float %tmp_82, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %C1_d_addr = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_150

]]></node>
<StgValue><ssdm name="C1_d_addr"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:24  store float %tmp_83, float* %C1_d_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_86 = fmul float %tmp_85, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %C1_d_addr_1 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_151

]]></node>
<StgValue><ssdm name="C1_d_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:44  store float %tmp_86, float* %C1_d_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_88 = fmul float %tmp_87, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_90 = fmul float %tmp_89, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="201" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_88 = fmul float %tmp_87, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %C1_d_addr_2 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_152

]]></node>
<StgValue><ssdm name="C1_d_addr_2"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:62  store float %tmp_88, float* %C1_d_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_90 = fmul float %tmp_89, 2.500000e-01

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %C1_d_addr_3 = getelementptr [4704 x float]* @C1_d, i64 0, i64 %tmp_153

]]></node>
<StgValue><ssdm name="C1_d_addr_3"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:80  store float %tmp_90, float* %C1_d_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
:82  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
