
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bernard/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.dcp' for cell 'design_1_i/buttons'
INFO: [Project 1-454] Reading design checkpoint '/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.dcp' for cell 'design_1_i/leds'
INFO: [Project 1-454] Reading design checkpoint '/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.dcp' for cell 'design_1_i/rst_ps7_0_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2779.715 ; gain = 0.000 ; free physical = 8775 ; free virtual = 49694
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/leds/U0'
Finished Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/leds/U0'
Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/leds/U0'
Finished Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/leds/U0'
Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/buttons/U0'
Finished Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/buttons/U0'
Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/buttons/U0'
Finished Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/buttons/U0'
Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/bernard/book-2/pynq_io/pynq_io_design.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.656 ; gain = 0.000 ; free physical = 8651 ; free virtual = 49575
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2939.656 ; gain = 160.078 ; free physical = 8651 ; free virtual = 49575
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2939.656 ; gain = 0.000 ; free physical = 8642 ; free virtual = 49567

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f94ab264

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3027.449 ; gain = 87.793 ; free physical = 8264 ; free virtual = 49186

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 253a3c966

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8021 ; free virtual = 48948
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 39 cells
INFO: [Opt 31-1021] In phase Retarget, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 235341f53

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8021 ; free virtual = 48948
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ff564a14

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8023 ; free virtual = 48950
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 205 cells
INFO: [Opt 31-1021] In phase Sweep, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ff564a14

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8023 ; free virtual = 48950
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ff564a14

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8023 ; free virtual = 48950
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ff564a14

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8023 ; free virtual = 48950
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              39  |                                             68  |
|  Constant propagation         |               9  |              17  |                                             80  |
|  Sweep                        |               0  |             205  |                                            100  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             75  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8023 ; free virtual = 48951
Ending Logic Optimization Task | Checksum: 19fb0775e

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8023 ; free virtual = 48951

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19fb0775e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8023 ; free virtual = 48951

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19fb0775e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8023 ; free virtual = 48951

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8023 ; free virtual = 48951
Ending Netlist Obfuscation Task | Checksum: 19fb0775e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.496 ; gain = 0.000 ; free physical = 8023 ; free virtual = 48951
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3277.496 ; gain = 337.840 ; free physical = 8023 ; free virtual = 48951
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3317.516 ; gain = 0.000 ; free physical = 8015 ; free virtual = 48945
INFO: [Common 17-1381] The checkpoint '/home/bernard/book-2/pynq_io/pynq_io_design.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bernard/book-2/pynq_io/pynq_io_design.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7961 ; free virtual = 48891
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fdd22f7a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7961 ; free virtual = 48891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7961 ; free virtual = 48891

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17457630a

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7985 ; free virtual = 48915

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1358f1ad7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7998 ; free virtual = 48928

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1358f1ad7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7998 ; free virtual = 48928
Phase 1 Placer Initialization | Checksum: 1358f1ad7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7998 ; free virtual = 48927

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c6119b61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7991 ; free virtual = 48917

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d014ead3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7995 ; free virtual = 48921

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d014ead3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7995 ; free virtual = 48921

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 135 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 27 nets or LUTs. Breaked 0 LUT, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7971 ; free virtual = 48895

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             27  |                    27  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             27  |                    27  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 236e1328d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7971 ; free virtual = 48895
Phase 2.4 Global Placement Core | Checksum: 22bfa8ce1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7970 ; free virtual = 48894
Phase 2 Global Placement | Checksum: 22bfa8ce1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7970 ; free virtual = 48894

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c6a90d75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7970 ; free virtual = 48894

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bc2e97cc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7970 ; free virtual = 48894

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 188c18899

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7970 ; free virtual = 48894

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 159482617

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7970 ; free virtual = 48894

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 204e19bd9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7967 ; free virtual = 48892

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b3e8d55f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7967 ; free virtual = 48892

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c35fb2dd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7967 ; free virtual = 48892
Phase 3 Detail Placement | Checksum: 1c35fb2dd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7967 ; free virtual = 48892

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17997bbcf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.870 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cdd2915f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7968 ; free virtual = 48893
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12e182447

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7968 ; free virtual = 48893
Phase 4.1.1.1 BUFG Insertion | Checksum: 17997bbcf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7968 ; free virtual = 48893

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.870. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c538df97

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7968 ; free virtual = 48893

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7968 ; free virtual = 48893
Phase 4.1 Post Commit Optimization | Checksum: c538df97

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7968 ; free virtual = 48893

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c538df97

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7969 ; free virtual = 48893

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c538df97

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7969 ; free virtual = 48893
Phase 4.3 Placer Reporting | Checksum: c538df97

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7969 ; free virtual = 48893

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7969 ; free virtual = 48893

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7969 ; free virtual = 48893
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17e566ca0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7969 ; free virtual = 48893
Ending Placer Task | Checksum: 14557696c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7969 ; free virtual = 48893
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7985 ; free virtual = 48913
INFO: [Common 17-1381] The checkpoint '/home/bernard/book-2/pynq_io/pynq_io_design.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7977 ; free virtual = 48903
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7989 ; free virtual = 48915
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3466.113 ; gain = 0.000 ; free physical = 7955 ; free virtual = 48885
INFO: [Common 17-1381] The checkpoint '/home/bernard/book-2/pynq_io/pynq_io_design.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4da37254 ConstDB: 0 ShapeSum: f7b3f718 RouteDB: 0
Post Restoration Checksum: NetGraph: 9efbbac0 NumContArr: 499fc20 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: a395b6e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3466.625 ; gain = 0.512 ; free physical = 7827 ; free virtual = 48757

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a395b6e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3466.625 ; gain = 0.512 ; free physical = 7829 ; free virtual = 48758

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a395b6e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3489.621 ; gain = 23.508 ; free physical = 7794 ; free virtual = 48724

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a395b6e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3489.621 ; gain = 23.508 ; free physical = 7794 ; free virtual = 48724
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 188b41374

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3517.504 ; gain = 51.391 ; free physical = 7785 ; free virtual = 48714
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.913  | TNS=0.000  | WHS=-0.142 | THS=-17.756|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1420
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1420
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: d7766bca

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3517.504 ; gain = 51.391 ; free physical = 7781 ; free virtual = 48711

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d7766bca

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3517.504 ; gain = 51.391 ; free physical = 7781 ; free virtual = 48711
Phase 3 Initial Routing | Checksum: eb957181

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7781 ; free virtual = 48711

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.809  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 200192501

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7780 ; free virtual = 48710
Phase 4 Rip-up And Reroute | Checksum: 200192501

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7780 ; free virtual = 48710

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 190c3817b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7780 ; free virtual = 48710
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.924  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 190c3817b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7780 ; free virtual = 48710

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 190c3817b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7780 ; free virtual = 48710
Phase 5 Delay and Skew Optimization | Checksum: 190c3817b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7780 ; free virtual = 48710

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a30b481f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7780 ; free virtual = 48710
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.924  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ffd22d93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7780 ; free virtual = 48710
Phase 6 Post Hold Fix | Checksum: 1ffd22d93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7780 ; free virtual = 48710

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.120741 %
  Global Horizontal Routing Utilization  = 0.1976 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b85f7b32

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7780 ; free virtual = 48710

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b85f7b32

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3549.520 ; gain = 83.406 ; free physical = 7778 ; free virtual = 48708

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17448ea17

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3597.543 ; gain = 131.430 ; free physical = 7778 ; free virtual = 48708

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.924  | TNS=0.000  | WHS=0.103  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17448ea17

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3597.543 ; gain = 131.430 ; free physical = 7779 ; free virtual = 48708
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3597.543 ; gain = 131.430 ; free physical = 7818 ; free virtual = 48748

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3597.543 ; gain = 131.430 ; free physical = 7819 ; free virtual = 48748
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3597.543 ; gain = 0.000 ; free physical = 7803 ; free virtual = 48738
INFO: [Common 17-1381] The checkpoint '/home/bernard/book-2/pynq_io/pynq_io_design.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bernard/book-2/pynq_io/pynq_io_design.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bernard/book-2/pynq_io/pynq_io_design.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, and design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3865.195 ; gain = 230.953 ; free physical = 7740 ; free virtual = 48704
INFO: [Common 17-206] Exiting Vivado at Mon Feb 28 08:01:55 2022...
