

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Tue Mar  2 23:01:27 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.254|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10817|  10817|  10817|  10817|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  10816|  10816|         4|          -|          -|  2704|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     53|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     51|
|Register         |        -|      -|     82|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     82|    104|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |ii_1_fu_63_p2         |     +    |      0|  0|  12|          12|           1|
    |tmp_1_fu_78_p2        |   icmp   |      0|  0|  13|          14|           1|
    |tmp_fu_57_p2          |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |datareg_V_1_fu_83_p3  |  select  |      0|  0|  13|           1|          13|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  53|          40|          28|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |ap_done    |   9|          2|    1|          2|
    |ii_reg_46  |   9|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |  51|         10|   14|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |datareg_V_1_reg_118  |  13|   0|   13|          0|
    |datareg_V_reg_108    |  14|   0|   14|          0|
    |ii_1_reg_93          |  12|   0|   12|          0|
    |ii_reg_46            |  12|   0|   12|          0|
    |tmp_17_reg_113       |  13|   0|   13|          0|
    |tmp_s_reg_98         |  12|   0|   64|         52|
    +---------------------+----+----+-----+-----------+
    |Total                |  82|   0|  134|         52|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_done          | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |     relu     | return value |
|data_V_address0  | out |   12|  ap_memory |    data_V    |     array    |
|data_V_ce0       | out |    1|  ap_memory |    data_V    |     array    |
|data_V_q0        |  in |   14|  ap_memory |    data_V    |     array    |
|res_V_address0   | out |   12|  ap_memory |     res_V    |     array    |
|res_V_ce0        | out |    1|  ap_memory |     res_V    |     array    |
|res_V_we0        | out |    1|  ap_memory |     res_V    |     array    |
|res_V_d0         | out |   13|  ap_memory |     res_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

