
CDI_do_Jerena_Linux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077a8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080078b4  080078b4  000178b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007988  08007988  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  08007988  08007988  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007988  08007988  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007988  08007988  00017988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800798c  0800798c  0001798c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08007990  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f8  200000a0  08007a2c  000200a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  08007a2c  00020498  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012658  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037e0  00000000  00000000  0003271d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  00035f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001188  00000000  00000000  00037220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2b2  00000000  00000000  000383a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015b9e  00000000  00000000  0005265a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091b14  00000000  00000000  000681f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f9d0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000500c  00000000  00000000  000f9d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a0 	.word	0x200000a0
 8000128:	00000000 	.word	0x00000000
 800012c:	0800789c 	.word	0x0800789c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a4 	.word	0x200000a4
 8000148:	0800789c 	.word	0x0800789c

0800014c <Task_Fast>:

/* External variables --------------------------------------------------------*/
extern IWDG_HandleTypeDef hiwdg;

void Task_Fast(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    HAL_IWDG_Init(&hiwdg);
 8000150:	4802      	ldr	r0, [pc, #8]	; (800015c <Task_Fast+0x10>)
 8000152:	f004 f915 	bl	8004380 <HAL_IWDG_Init>
	//Hardware_Test();
}
 8000156:	bf00      	nop
 8000158:	bd80      	pop	{r7, pc}
 800015a:	bf00      	nop
 800015c:	200002f8 	.word	0x200002f8

08000160 <Task_Medium>:

void Task_Medium(void)
{    
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
	Read_Analog_Sensors();
 8000164:	f000 ff9a 	bl	800109c <Read_Analog_Sensors>
    Cut_Igntion();
 8000168:	f000 f974 	bl	8000454 <Cut_Igntion>
    receiveData();
 800016c:	f001 fab4 	bl	80016d8 <receiveData>
    Statistics();		
 8000170:	f001 f87e 	bl	8001270 <Statistics>
	ledTest();
 8000174:	f000 fd02 	bl	8000b7c <ledTest>
	sparkTest();
 8000178:	f000 fd58 	bl	8000c2c <sparkTest>
	manageCommunicationLED();
 800017c:	f000 fdcc 	bl	8000d18 <manageCommunicationLED>
}
 8000180:	bf00      	nop
 8000182:	bd80      	pop	{r7, pc}

08000184 <Task_Slow>:

void Task_Slow(void)
{
 8000184:	b580      	push	{r7, lr}
 8000186:	af00      	add	r7, sp, #0
	Engine_STOP_test();
 8000188:	f000 faa8 	bl	80006dc <Engine_STOP_test>
	updateSystemData();
 800018c:	f000 fc96 	bl	8000abc <updateSystemData>
	
	if((flgTransmition==ON)&&(transmstatus!=TRANSMITING))
 8000190:	4b07      	ldr	r3, [pc, #28]	; (80001b0 <Task_Slow+0x2c>)
 8000192:	781b      	ldrb	r3, [r3, #0]
 8000194:	2b01      	cmp	r3, #1
 8000196:	d105      	bne.n	80001a4 <Task_Slow+0x20>
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <Task_Slow+0x30>)
 800019a:	781b      	ldrb	r3, [r3, #0]
 800019c:	2b00      	cmp	r3, #0
 800019e:	d001      	beq.n	80001a4 <Task_Slow+0x20>
    {
		transmitSystemInfo();
 80001a0:	f001 fc00 	bl	80019a4 <transmitSystemInfo>
    }	  
		
	manageDignosticLED();
 80001a4:	f000 fd94 	bl	8000cd0 <manageDignosticLED>
	BlinkLEDEcuAlive();
 80001a8:	f000 fdfa 	bl	8000da0 <BlinkLEDEcuAlive>
}
 80001ac:	bf00      	nop
 80001ae:	bd80      	pop	{r7, pc}
 80001b0:	20000214 	.word	0x20000214
 80001b4:	20000024 	.word	0x20000024

080001b8 <Running_Scheduller>:

void Running_Scheduller(void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	Periodic_task(  20,&Task_Fast,   array_sched_var, 0);
 80001bc:	2300      	movs	r3, #0
 80001be:	4a0a      	ldr	r2, [pc, #40]	; (80001e8 <Running_Scheduller+0x30>)
 80001c0:	490a      	ldr	r1, [pc, #40]	; (80001ec <Running_Scheduller+0x34>)
 80001c2:	2014      	movs	r0, #20
 80001c4:	f001 f8fc 	bl	80013c0 <Periodic_task>
    Periodic_task( 100,&Task_Medium, array_sched_var, 1);
 80001c8:	2301      	movs	r3, #1
 80001ca:	4a07      	ldr	r2, [pc, #28]	; (80001e8 <Running_Scheduller+0x30>)
 80001cc:	4908      	ldr	r1, [pc, #32]	; (80001f0 <Running_Scheduller+0x38>)
 80001ce:	2064      	movs	r0, #100	; 0x64
 80001d0:	f001 f8f6 	bl	80013c0 <Periodic_task>
    Periodic_task(1000,&Task_Slow,   array_sched_var, 2);
 80001d4:	2302      	movs	r3, #2
 80001d6:	4a04      	ldr	r2, [pc, #16]	; (80001e8 <Running_Scheduller+0x30>)
 80001d8:	4906      	ldr	r1, [pc, #24]	; (80001f4 <Running_Scheduller+0x3c>)
 80001da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001de:	f001 f8ef 	bl	80013c0 <Periodic_task>
}
 80001e2:	bf00      	nop
 80001e4:	bd80      	pop	{r7, pc}
 80001e6:	bf00      	nop
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	0800014d 	.word	0x0800014d
 80001f0:	08000161 	.word	0x08000161
 80001f4:	08000185 	.word	0x08000185

080001f8 <GetPage>:
#include "FLASH_PAGE.h"
#include "string.h"
#include "stdio.h"

static uint32_t GetPage(uint32_t Address)
{
 80001f8:	b480      	push	{r7}
 80001fa:	b085      	sub	sp, #20
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
  for (int indx=0; indx<128; indx++)
 8000200:	2300      	movs	r3, #0
 8000202:	60fb      	str	r3, [r7, #12]
 8000204:	e018      	b.n	8000238 <GetPage+0x40>
  {
	  if((Address < (0x08000000 + (1024 *(indx+1))) ) && (Address >= (0x08000000 + 1024*indx)))
 8000206:	68fb      	ldr	r3, [r7, #12]
 8000208:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800020c:	3301      	adds	r3, #1
 800020e:	029b      	lsls	r3, r3, #10
 8000210:	461a      	mov	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	4293      	cmp	r3, r2
 8000216:	d20c      	bcs.n	8000232 <GetPage+0x3a>
 8000218:	68fb      	ldr	r3, [r7, #12]
 800021a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800021e:	029b      	lsls	r3, r3, #10
 8000220:	461a      	mov	r2, r3
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	4293      	cmp	r3, r2
 8000226:	d304      	bcc.n	8000232 <GetPage+0x3a>
	  {
		  return (0x08000000 + 1024*indx);
 8000228:	68fb      	ldr	r3, [r7, #12]
 800022a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800022e:	029b      	lsls	r3, r3, #10
 8000230:	e007      	b.n	8000242 <GetPage+0x4a>
  for (int indx=0; indx<128; indx++)
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	3301      	adds	r3, #1
 8000236:	60fb      	str	r3, [r7, #12]
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	2b7f      	cmp	r3, #127	; 0x7f
 800023c:	dde3      	ble.n	8000206 <GetPage+0xe>
	  }
  }

  return 0xFFFFFFFF;
 800023e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000242:	4618      	mov	r0, r3
 8000244:	3714      	adds	r7, #20
 8000246:	46bd      	mov	sp, r7
 8000248:	bc80      	pop	{r7}
 800024a:	4770      	bx	lr

0800024c <Flash_Write_Data>:

uint32_t Flash_Write_Data (uint32_t StartPageAddress, uint32_t * DATA_32, uint32_t dataSize)
{                         
 800024c:	b5b0      	push	{r4, r5, r7, lr}
 800024e:	b08a      	sub	sp, #40	; 0x28
 8000250:	af00      	add	r7, sp, #0
 8000252:	60f8      	str	r0, [r7, #12]
 8000254:	60b9      	str	r1, [r7, #8]
 8000256:	607a      	str	r2, [r7, #4]
		 static FLASH_EraseInitTypeDef EraseInitStruct;
		 uint32_t PAGEError;
     int sofar=0;
 8000258:	2300      	movs	r3, #0
 800025a:	627b      	str	r3, [r7, #36]	; 0x24
	
		 //int numberofwords = (strlen((char *)DATA_32)/4) + ((strlen((char *)DATA_32) % 4) != 0);
		 int numberofwords = dataSize;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	623b      	str	r3, [r7, #32]
  	
	   /* Unlock the Flash to enable the flash control register access *************/
	   HAL_FLASH_Unlock();
 8000260:	f003 fd1c 	bl	8003c9c <HAL_FLASH_Unlock>

	   /* Erase the user Flash area*/

		 uint32_t StartPage = GetPage(StartPageAddress);
 8000264:	68f8      	ldr	r0, [r7, #12]
 8000266:	f7ff ffc7 	bl	80001f8 <GetPage>
 800026a:	61f8      	str	r0, [r7, #28]
	   uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 800026c:	6a3b      	ldr	r3, [r7, #32]
 800026e:	009b      	lsls	r3, r3, #2
 8000270:	461a      	mov	r2, r3
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	4413      	add	r3, r2
 8000276:	61bb      	str	r3, [r7, #24]
	   uint32_t EndPage = GetPage(EndPageAdress);
 8000278:	69b8      	ldr	r0, [r7, #24]
 800027a:	f7ff ffbd 	bl	80001f8 <GetPage>
 800027e:	6178      	str	r0, [r7, #20]
		
	   /* Fill EraseInit structure*/
	   EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000280:	4b20      	ldr	r3, [pc, #128]	; (8000304 <Flash_Write_Data+0xb8>)
 8000282:	2200      	movs	r2, #0
 8000284:	601a      	str	r2, [r3, #0]
	   EraseInitStruct.PageAddress = StartPage;
 8000286:	4a1f      	ldr	r2, [pc, #124]	; (8000304 <Flash_Write_Data+0xb8>)
 8000288:	69fb      	ldr	r3, [r7, #28]
 800028a:	6093      	str	r3, [r2, #8]
	   EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 800028c:	697a      	ldr	r2, [r7, #20]
 800028e:	69fb      	ldr	r3, [r7, #28]
 8000290:	1ad3      	subs	r3, r2, r3
 8000292:	0a9b      	lsrs	r3, r3, #10
 8000294:	3301      	adds	r3, #1
 8000296:	4a1b      	ldr	r2, [pc, #108]	; (8000304 <Flash_Write_Data+0xb8>)
 8000298:	60d3      	str	r3, [r2, #12]

	   if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 800029a:	f107 0310 	add.w	r3, r7, #16
 800029e:	4619      	mov	r1, r3
 80002a0:	4818      	ldr	r0, [pc, #96]	; (8000304 <Flash_Write_Data+0xb8>)
 80002a2:	f003 fded 	bl	8003e80 <HAL_FLASHEx_Erase>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d01f      	beq.n	80002ec <Flash_Write_Data+0xa0>
	   {
	     /*Error occurred while page erase.*/
		  return HAL_FLASH_GetError ();
 80002ac:	f003 fd2c 	bl	8003d08 <HAL_FLASH_GetError>
 80002b0:	4603      	mov	r3, r0
 80002b2:	e022      	b.n	80002fa <Flash_Write_Data+0xae>

	   /* Program the user Flash area word by word*/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, DATA_32[sofar]) == HAL_OK)
 80002b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002b6:	009b      	lsls	r3, r3, #2
 80002b8:	68ba      	ldr	r2, [r7, #8]
 80002ba:	4413      	add	r3, r2
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	2200      	movs	r2, #0
 80002c0:	461c      	mov	r4, r3
 80002c2:	4615      	mov	r5, r2
 80002c4:	4622      	mov	r2, r4
 80002c6:	462b      	mov	r3, r5
 80002c8:	68f9      	ldr	r1, [r7, #12]
 80002ca:	2002      	movs	r0, #2
 80002cc:	f003 fb80 	bl	80039d0 <HAL_FLASH_Program>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d106      	bne.n	80002e4 <Flash_Write_Data+0x98>
	     {
	    	 StartPageAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	3304      	adds	r3, #4
 80002da:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 80002dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002de:	3301      	adds	r3, #1
 80002e0:	627b      	str	r3, [r7, #36]	; 0x24
 80002e2:	e003      	b.n	80002ec <Flash_Write_Data+0xa0>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 80002e4:	f003 fd10 	bl	8003d08 <HAL_FLASH_GetError>
 80002e8:	4603      	mov	r3, r0
 80002ea:	e006      	b.n	80002fa <Flash_Write_Data+0xae>
	   while (sofar<numberofwords)
 80002ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80002ee:	6a3b      	ldr	r3, [r7, #32]
 80002f0:	429a      	cmp	r2, r3
 80002f2:	dbdf      	blt.n	80002b4 <Flash_Write_Data+0x68>
	     }
	   }

	   /* Lock the Flash to disable the flash control register access (recommended
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();
 80002f4:	f003 fcf8 	bl	8003ce8 <HAL_FLASH_Lock>

	   return 0;
 80002f8:	2300      	movs	r3, #0
}
 80002fa:	4618      	mov	r0, r3
 80002fc:	3728      	adds	r7, #40	; 0x28
 80002fe:	46bd      	mov	sp, r7
 8000300:	bdb0      	pop	{r4, r5, r7, pc}
 8000302:	bf00      	nop
 8000304:	200000bc 	.word	0x200000bc

08000308 <Flash_Read_Data>:

void Flash_Read_Data (uint32_t StartPageAddress, __IO uint32_t * DATA_32)
{
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
 8000310:	6039      	str	r1, [r7, #0]
	while (1)
	{
		*DATA_32 = *(__IO uint32_t *)StartPageAddress;
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	681a      	ldr	r2, [r3, #0]
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	601a      	str	r2, [r3, #0]
		if (*DATA_32 == 0xffffffff)
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000322:	d103      	bne.n	800032c <Flash_Read_Data+0x24>
		{
			*DATA_32 = '\0';
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	2200      	movs	r2, #0
 8000328:	601a      	str	r2, [r3, #0]
			break;
 800032a:	e006      	b.n	800033a <Flash_Read_Data+0x32>
		}
		StartPageAddress += 4;
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	3304      	adds	r3, #4
 8000330:	607b      	str	r3, [r7, #4]
		DATA_32++;
 8000332:	683b      	ldr	r3, [r7, #0]
 8000334:	3304      	adds	r3, #4
 8000336:	603b      	str	r3, [r7, #0]
		*DATA_32 = *(__IO uint32_t *)StartPageAddress;
 8000338:	e7eb      	b.n	8000312 <Flash_Read_Data+0xa>
	}
}
 800033a:	bf00      	nop
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	bc80      	pop	{r7}
 8000342:	4770      	bx	lr

08000344 <Set_Diagnose>:
                                              //64 -> 18 degree, calib_table = 64-ang_obj+18 <-> ang_obj = 64-calib_table+		

volatile system_vars scenario = {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};
	
void Set_Diagnose(uint8_t diagnose)
{
 8000344:	b480      	push	{r7}
 8000346:	b083      	sub	sp, #12
 8000348:	af00      	add	r7, sp, #0
 800034a:	4603      	mov	r3, r0
 800034c:	71fb      	strb	r3, [r7, #7]
		sysInfoBlock.systemInfo_RAM.diagCode=(sysInfoBlock.systemInfo_RAM.diagCode|diagnose);
 800034e:	4b06      	ldr	r3, [pc, #24]	; (8000368 <Set_Diagnose+0x24>)
 8000350:	791a      	ldrb	r2, [r3, #4]
 8000352:	79fb      	ldrb	r3, [r7, #7]
 8000354:	4313      	orrs	r3, r2
 8000356:	b2da      	uxtb	r2, r3
 8000358:	4b03      	ldr	r3, [pc, #12]	; (8000368 <Set_Diagnose+0x24>)
 800035a:	711a      	strb	r2, [r3, #4]
}	
 800035c:	bf00      	nop
 800035e:	370c      	adds	r7, #12
 8000360:	46bd      	mov	sp, r7
 8000362:	bc80      	pop	{r7}
 8000364:	4770      	bx	lr
 8000366:	bf00      	nop
 8000368:	200000f8 	.word	0x200000f8

0800036c <Clear_Diagnose>:

void Clear_Diagnose(uint8_t diagnose)
{
 800036c:	b480      	push	{r7}
 800036e:	b083      	sub	sp, #12
 8000370:	af00      	add	r7, sp, #0
 8000372:	4603      	mov	r3, r0
 8000374:	71fb      	strb	r3, [r7, #7]
		sysInfoBlock.systemInfo_RAM.diagCode=(sysInfoBlock.systemInfo_RAM.diagCode&(~diagnose));
 8000376:	4b08      	ldr	r3, [pc, #32]	; (8000398 <Clear_Diagnose+0x2c>)
 8000378:	791b      	ldrb	r3, [r3, #4]
 800037a:	b25a      	sxtb	r2, r3
 800037c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000380:	43db      	mvns	r3, r3
 8000382:	b25b      	sxtb	r3, r3
 8000384:	4013      	ands	r3, r2
 8000386:	b25b      	sxtb	r3, r3
 8000388:	b2da      	uxtb	r2, r3
 800038a:	4b03      	ldr	r3, [pc, #12]	; (8000398 <Clear_Diagnose+0x2c>)
 800038c:	711a      	strb	r2, [r3, #4]
}	
 800038e:	bf00      	nop
 8000390:	370c      	adds	r7, #12
 8000392:	46bd      	mov	sp, r7
 8000394:	bc80      	pop	{r7}
 8000396:	4770      	bx	lr
 8000398:	200000f8 	.word	0x200000f8

0800039c <Clear_All_Diagnoses>:

void Clear_All_Diagnoses(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
		sysInfoBlock.systemInfo_RAM.diagCode=0x00;  
 80003a0:	4b03      	ldr	r3, [pc, #12]	; (80003b0 <Clear_All_Diagnoses+0x14>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	711a      	strb	r2, [r3, #4]
}
 80003a6:	bf00      	nop
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bc80      	pop	{r7}
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	200000f8 	.word	0x200000f8

080003b4 <reset_cause_get>:

/// @brief      Obtain the STM32 system reset cause
/// @param      None
/// @return     The system reset cause
reset_cause_t reset_cause_get(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b083      	sub	sp, #12
 80003b8:	af00      	add	r7, sp, #0
    reset_cause_t reset_cause;

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST))
 80003ba:	4b24      	ldr	r3, [pc, #144]	; (800044c <reset_cause_get+0x98>)
 80003bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003be:	2b00      	cmp	r3, #0
 80003c0:	da02      	bge.n	80003c8 <reset_cause_get+0x14>
    {
        reset_cause = RESET_CAUSE_LOW_POWER_RESET;
 80003c2:	2301      	movs	r3, #1
 80003c4:	71fb      	strb	r3, [r7, #7]
 80003c6:	e037      	b.n	8000438 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST))
 80003c8:	4b20      	ldr	r3, [pc, #128]	; (800044c <reset_cause_get+0x98>)
 80003ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003cc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d002      	beq.n	80003da <reset_cause_get+0x26>
    {
        reset_cause = RESET_CAUSE_WINDOW_WATCHDOG_RESET;
 80003d4:	2302      	movs	r3, #2
 80003d6:	71fb      	strb	r3, [r7, #7]
 80003d8:	e02e      	b.n	8000438 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST))
 80003da:	4b1c      	ldr	r3, [pc, #112]	; (800044c <reset_cause_get+0x98>)
 80003dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d002      	beq.n	80003ec <reset_cause_get+0x38>
    {
        reset_cause = RESET_CAUSE_INDEPENDENT_WATCHDOG_RESET;
 80003e6:	2303      	movs	r3, #3
 80003e8:	71fb      	strb	r3, [r7, #7]
 80003ea:	e025      	b.n	8000438 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST))
 80003ec:	4b17      	ldr	r3, [pc, #92]	; (800044c <reset_cause_get+0x98>)
 80003ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d002      	beq.n	80003fe <reset_cause_get+0x4a>
    {
        reset_cause = RESET_CAUSE_SOFTWARE_RESET; // This reset is induced by calling the ARM CMSIS `NVIC_SystemReset()` function!
 80003f8:	2304      	movs	r3, #4
 80003fa:	71fb      	strb	r3, [r7, #7]
 80003fc:	e01c      	b.n	8000438 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST))
 80003fe:	4b13      	ldr	r3, [pc, #76]	; (800044c <reset_cause_get+0x98>)
 8000400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000402:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000406:	2b00      	cmp	r3, #0
 8000408:	d002      	beq.n	8000410 <reset_cause_get+0x5c>
    {
        reset_cause = RESET_CAUSE_POWER_ON_POWER_DOWN_RESET;
 800040a:	2305      	movs	r3, #5
 800040c:	71fb      	strb	r3, [r7, #7]
 800040e:	e013      	b.n	8000438 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST))
 8000410:	4b0e      	ldr	r3, [pc, #56]	; (800044c <reset_cause_get+0x98>)
 8000412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000414:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000418:	2b00      	cmp	r3, #0
 800041a:	d002      	beq.n	8000422 <reset_cause_get+0x6e>
    {
        reset_cause = RESET_CAUSE_EXTERNAL_RESET_PIN_RESET;
 800041c:	2306      	movs	r3, #6
 800041e:	71fb      	strb	r3, [r7, #7]
 8000420:	e00a      	b.n	8000438 <reset_cause_get+0x84>
    }
    // Needs to come *after* checking the `RCC_FLAG_PORRST` flag in order to ensure first that the reset cause is 
    // NOT a POR/PDR reset. See note below. 
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST))
 8000422:	4b0a      	ldr	r3, [pc, #40]	; (800044c <reset_cause_get+0x98>)
 8000424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000426:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800042a:	2b00      	cmp	r3, #0
 800042c:	d002      	beq.n	8000434 <reset_cause_get+0x80>
    {
        reset_cause = RESET_CAUSE_BROWNOUT_RESET;
 800042e:	2307      	movs	r3, #7
 8000430:	71fb      	strb	r3, [r7, #7]
 8000432:	e001      	b.n	8000438 <reset_cause_get+0x84>
    }
    else
    {
        reset_cause = RESET_CAUSE_UNKNOWN;
 8000434:	2300      	movs	r3, #0
 8000436:	71fb      	strb	r3, [r7, #7]
    }

    // Clear all the reset flags or else they will remain set during future resets until system power is fully removed.
    __HAL_RCC_CLEAR_RESET_FLAGS();
 8000438:	4b05      	ldr	r3, [pc, #20]	; (8000450 <reset_cause_get+0x9c>)
 800043a:	2201      	movs	r2, #1
 800043c:	601a      	str	r2, [r3, #0]

    return reset_cause; 
 800043e:	79fb      	ldrb	r3, [r7, #7]
}
 8000440:	4618      	mov	r0, r3
 8000442:	370c      	adds	r7, #12
 8000444:	46bd      	mov	sp, r7
 8000446:	bc80      	pop	{r7}
 8000448:	4770      	bx	lr
 800044a:	bf00      	nop
 800044c:	40021000 	.word	0x40021000
 8000450:	424204e0 	.word	0x424204e0

08000454 <Cut_Igntion>:

    return reset_cause_name;
}

void Cut_Igntion(void)
{	
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
		static uint8_t flagCutoff = OFF;
	
    if(scenario.Engine_Speed>calibFlashBlock.Calibration_RAM.Max_Engine_Speed)
 8000458:	4b16      	ldr	r3, [pc, #88]	; (80004b4 <Cut_Igntion+0x60>)
 800045a:	885b      	ldrh	r3, [r3, #2]
 800045c:	b29a      	uxth	r2, r3
 800045e:	4b16      	ldr	r3, [pc, #88]	; (80004b8 <Cut_Igntion+0x64>)
 8000460:	885b      	ldrh	r3, [r3, #2]
 8000462:	429a      	cmp	r2, r3
 8000464:	d907      	bls.n	8000476 <Cut_Igntion+0x22>
    {
        scenario.Cutoff_IGN = ON;
 8000466:	4b13      	ldr	r3, [pc, #76]	; (80004b4 <Cut_Igntion+0x60>)
 8000468:	2201      	movs	r2, #1
 800046a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			  flagCutoff = ON;
 800046e:	4b13      	ldr	r3, [pc, #76]	; (80004bc <Cut_Igntion+0x68>)
 8000470:	2201      	movs	r2, #1
 8000472:	701a      	strb	r2, [r3, #0]
				{
						scenario.Cutoff_IGN = OFF;
						flagCutoff = OFF;
				}					
    }
}
 8000474:	e019      	b.n	80004aa <Cut_Igntion+0x56>
			  if(flagCutoff == OFF)
 8000476:	4b11      	ldr	r3, [pc, #68]	; (80004bc <Cut_Igntion+0x68>)
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	2b00      	cmp	r3, #0
 800047c:	d104      	bne.n	8000488 <Cut_Igntion+0x34>
						scenario.Cutoff_IGN = OFF;
 800047e:	4b0d      	ldr	r3, [pc, #52]	; (80004b4 <Cut_Igntion+0x60>)
 8000480:	2200      	movs	r2, #0
 8000482:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
}
 8000486:	e010      	b.n	80004aa <Cut_Igntion+0x56>
				else if(scenario.Engine_Speed<(calibFlashBlock.Calibration_RAM.Max_Engine_Speed)-300u)
 8000488:	4b0a      	ldr	r3, [pc, #40]	; (80004b4 <Cut_Igntion+0x60>)
 800048a:	885b      	ldrh	r3, [r3, #2]
 800048c:	b29b      	uxth	r3, r3
 800048e:	461a      	mov	r2, r3
 8000490:	4b09      	ldr	r3, [pc, #36]	; (80004b8 <Cut_Igntion+0x64>)
 8000492:	885b      	ldrh	r3, [r3, #2]
 8000494:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000498:	429a      	cmp	r2, r3
 800049a:	d206      	bcs.n	80004aa <Cut_Igntion+0x56>
						scenario.Cutoff_IGN = OFF;
 800049c:	4b05      	ldr	r3, [pc, #20]	; (80004b4 <Cut_Igntion+0x60>)
 800049e:	2200      	movs	r2, #0
 80004a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
						flagCutoff = OFF;
 80004a4:	4b05      	ldr	r3, [pc, #20]	; (80004bc <Cut_Igntion+0x68>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	701a      	strb	r2, [r3, #0]
}
 80004aa:	bf00      	nop
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bc80      	pop	{r7}
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	20000100 	.word	0x20000100
 80004b8:	200000cc 	.word	0x200000cc
 80004bc:	20000188 	.word	0x20000188

080004c0 <Ignition_nTime>:

uint8_t Ignition_nTime(uint16_t eng_speed)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	4603      	mov	r3, r0
 80004c8:	80fb      	strh	r3, [r7, #6]
    static uint8_t advance;

    advance = linearInterpolation(eng_speed, calibFlashBlock.Calibration_RAM.BP_Engine_Speed, calibFlashBlock.Calibration_RAM.BP_Timing_Advance);
 80004ca:	88fb      	ldrh	r3, [r7, #6]
 80004cc:	4a07      	ldr	r2, [pc, #28]	; (80004ec <Ignition_nTime+0x2c>)
 80004ce:	4908      	ldr	r1, [pc, #32]	; (80004f0 <Ignition_nTime+0x30>)
 80004d0:	4618      	mov	r0, r3
 80004d2:	f000 fe5a 	bl	800118a <linearInterpolation>
 80004d6:	4603      	mov	r3, r0
 80004d8:	461a      	mov	r2, r3
 80004da:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <Ignition_nTime+0x34>)
 80004dc:	701a      	strb	r2, [r3, #0]
    return(advance);
 80004de:	4b05      	ldr	r3, [pc, #20]	; (80004f4 <Ignition_nTime+0x34>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
}
 80004e2:	4618      	mov	r0, r3
 80004e4:	3708      	adds	r7, #8
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	200000e8 	.word	0x200000e8
 80004f0:	200000d0 	.word	0x200000d0
 80004f4:	20000189 	.word	0x20000189

080004f8 <Set_Pulse_Program>:

void Set_Pulse_Program(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
    static uint32_t Event1, Event2, Event3, Event4;

    Set_Ouput_InterruptionTest();
 80004fc:	f000 fd06 	bl	8000f0c <Set_Ouput_InterruptionTest>

    scenario.Measured_Period += scenario.nOverflow_RE*TMR2_16bits;
 8000500:	4b6c      	ldr	r3, [pc, #432]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000502:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000506:	b2db      	uxtb	r3, r3
 8000508:	041a      	lsls	r2, r3, #16
 800050a:	4b6a      	ldr	r3, [pc, #424]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 800050c:	69db      	ldr	r3, [r3, #28]
 800050e:	4413      	add	r3, r2
 8000510:	4a68      	ldr	r2, [pc, #416]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000512:	61d3      	str	r3, [r2, #28]

    //Engine speed must be greater than 100rpm and less than 15000rpm to consider Measured_Period useful for calculations
    if((scenario.Measured_Period<=EngineSpeedPeriod_Min)&&
 8000514:	4b67      	ldr	r3, [pc, #412]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000516:	69db      	ldr	r3, [r3, #28]
 8000518:	4a67      	ldr	r2, [pc, #412]	; (80006b8 <Set_Pulse_Program+0x1c0>)
 800051a:	4293      	cmp	r3, r2
 800051c:	f200 80b7 	bhi.w	800068e <Set_Pulse_Program+0x196>
       (scenario.Measured_Period>=EngineSpeedPeriod_Max))
 8000520:	4b64      	ldr	r3, [pc, #400]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000522:	69db      	ldr	r3, [r3, #28]
    if((scenario.Measured_Period<=EngineSpeedPeriod_Min)&&
 8000524:	f241 4273 	movw	r2, #5235	; 0x1473
 8000528:	4293      	cmp	r3, r2
 800052a:	f240 80b0 	bls.w	800068e <Set_Pulse_Program+0x196>
    {
        scenario.Engine_Speed = RPM_const/scenario.Measured_Period;
 800052e:	4b61      	ldr	r3, [pc, #388]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000530:	69db      	ldr	r3, [r3, #28]
 8000532:	4a62      	ldr	r2, [pc, #392]	; (80006bc <Set_Pulse_Program+0x1c4>)
 8000534:	fbb2 f3f3 	udiv	r3, r2, r3
 8000538:	b29a      	uxth	r2, r3
 800053a:	4b5e      	ldr	r3, [pc, #376]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 800053c:	805a      	strh	r2, [r3, #2]
        scenario.Engine_Speed_old = scenario.Engine_Speed;
 800053e:	4b5d      	ldr	r3, [pc, #372]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000540:	885b      	ldrh	r3, [r3, #2]
 8000542:	b29a      	uxth	r2, r3
 8000544:	4b5b      	ldr	r3, [pc, #364]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000546:	801a      	strh	r2, [r3, #0]
        scenario.deltaEngineSpeed = scenario.Engine_Speed-scenario.Engine_Speed_old;
 8000548:	4b5a      	ldr	r3, [pc, #360]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 800054a:	885b      	ldrh	r3, [r3, #2]
 800054c:	b29b      	uxth	r3, r3
 800054e:	461a      	mov	r2, r3
 8000550:	4b58      	ldr	r3, [pc, #352]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000552:	881b      	ldrh	r3, [r3, #0]
 8000554:	b29b      	uxth	r3, r3
 8000556:	1ad3      	subs	r3, r2, r3
 8000558:	4a56      	ldr	r2, [pc, #344]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 800055a:	60d3      	str	r3, [r2, #12]

        //Linear prediction
        if((scenario.Engine_Speed<<1u)>scenario.Engine_Speed_old)
 800055c:	4b55      	ldr	r3, [pc, #340]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 800055e:	885b      	ldrh	r3, [r3, #2]
 8000560:	b29b      	uxth	r3, r3
 8000562:	005b      	lsls	r3, r3, #1
 8000564:	4a53      	ldr	r2, [pc, #332]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000566:	8812      	ldrh	r2, [r2, #0]
 8000568:	b292      	uxth	r2, r2
 800056a:	4293      	cmp	r3, r2
 800056c:	dd1e      	ble.n	80005ac <Set_Pulse_Program+0xb4>
        {
            scenario.engineSpeedPred = (scenario.Engine_Speed<<1u)-scenario.Engine_Speed_old;
 800056e:	4b51      	ldr	r3, [pc, #324]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000570:	885b      	ldrh	r3, [r3, #2]
 8000572:	b29b      	uxth	r3, r3
 8000574:	005b      	lsls	r3, r3, #1
 8000576:	b29a      	uxth	r2, r3
 8000578:	4b4e      	ldr	r3, [pc, #312]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 800057a:	881b      	ldrh	r3, [r3, #0]
 800057c:	b29b      	uxth	r3, r3
 800057e:	1ad3      	subs	r3, r2, r3
 8000580:	b29a      	uxth	r2, r3
 8000582:	4b4c      	ldr	r3, [pc, #304]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000584:	809a      	strh	r2, [r3, #4]
            scenario.tdutyInputSignalPredLinear = (RPM_const*calibFlashBlock.Calibration_RAM.sensorAngDisplecement)/(scenario.engineSpeedPred*360u);
 8000586:	4b4e      	ldr	r3, [pc, #312]	; (80006c0 <Set_Pulse_Program+0x1c8>)
 8000588:	785b      	ldrb	r3, [r3, #1]
 800058a:	461a      	mov	r2, r3
 800058c:	4b4b      	ldr	r3, [pc, #300]	; (80006bc <Set_Pulse_Program+0x1c4>)
 800058e:	fb03 f202 	mul.w	r2, r3, r2
 8000592:	4b48      	ldr	r3, [pc, #288]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000594:	889b      	ldrh	r3, [r3, #4]
 8000596:	b29b      	uxth	r3, r3
 8000598:	4619      	mov	r1, r3
 800059a:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800059e:	fb01 f303 	mul.w	r3, r1, r3
 80005a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005a6:	4a43      	ldr	r2, [pc, #268]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005a8:	6293      	str	r3, [r2, #40]	; 0x28
 80005aa:	e002      	b.n	80005b2 <Set_Pulse_Program+0xba>
        }
        else
        {
            scenario.engineSpeedPred = 0u;
 80005ac:	4b41      	ldr	r3, [pc, #260]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	809a      	strh	r2, [r3, #4]
        }

        //For calculus purpose I decided to use the linear prediction
        scenario.Engine_Speed = scenario.engineSpeedPred;
 80005b2:	4b40      	ldr	r3, [pc, #256]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005b4:	889b      	ldrh	r3, [r3, #4]
 80005b6:	b29a      	uxth	r2, r3
 80005b8:	4b3e      	ldr	r3, [pc, #248]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005ba:	805a      	strh	r2, [r3, #2]

        if(scenario.Engine_Speed>=calibFlashBlock.Calibration_RAM.BP_Engine_Speed[0])
 80005bc:	4b3d      	ldr	r3, [pc, #244]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005be:	885b      	ldrh	r3, [r3, #2]
 80005c0:	b29a      	uxth	r2, r3
 80005c2:	4b3f      	ldr	r3, [pc, #252]	; (80006c0 <Set_Pulse_Program+0x1c8>)
 80005c4:	889b      	ldrh	r3, [r3, #4]
 80005c6:	429a      	cmp	r2, r3
 80005c8:	d32f      	bcc.n	800062a <Set_Pulse_Program+0x132>
        {
            request.engSpeed = HIGH;
 80005ca:	4b3e      	ldr	r3, [pc, #248]	; (80006c4 <Set_Pulse_Program+0x1cc>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	701a      	strb	r2, [r3, #0]
            scenario.TDuty_Input_Signal += scenario.nOverflow_FE*TMR2_16bits;
 80005d0:	4b38      	ldr	r3, [pc, #224]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	041a      	lsls	r2, r3, #16
 80005da:	4b36      	ldr	r3, [pc, #216]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005dc:	6a1b      	ldr	r3, [r3, #32]
 80005de:	4413      	add	r3, r2
 80005e0:	4a34      	ldr	r2, [pc, #208]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005e2:	6213      	str	r3, [r2, #32]
            scenario.tdutyInputSignalPred = predictionCalc(scenario.TDuty_Input_Signal);
 80005e4:	4b33      	ldr	r3, [pc, #204]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005e6:	6a1b      	ldr	r3, [r3, #32]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 fe7b 	bl	80012e4 <predictionCalc>
 80005ee:	4603      	mov	r3, r0
 80005f0:	4a30      	ldr	r2, [pc, #192]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005f2:	6253      	str	r3, [r2, #36]	; 0x24
            //scenario.TStep = scenario.TDuty_Input_Signal/nSteps;
            scenario.TStep = scenario.tdutyInputSignalPredLinear/nSteps;
 80005f4:	4b2f      	ldr	r3, [pc, #188]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005f8:	099b      	lsrs	r3, r3, #6
 80005fa:	4a2e      	ldr	r2, [pc, #184]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 80005fc:	6313      	str	r3, [r2, #48]	; 0x30
            scenario.nAdv = Ignition_nTime(scenario.Engine_Speed);
 80005fe:	4b2d      	ldr	r3, [pc, #180]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000600:	885b      	ldrh	r3, [r3, #2]
 8000602:	b29b      	uxth	r3, r3
 8000604:	4618      	mov	r0, r3
 8000606:	f7ff ff5b 	bl	80004c0 <Ignition_nTime>
 800060a:	4603      	mov	r3, r0
 800060c:	461a      	mov	r2, r3
 800060e:	4b29      	ldr	r3, [pc, #164]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000610:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            Event1 = scenario.TStep*scenario.nAdv;
 8000614:	4b27      	ldr	r3, [pc, #156]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000618:	4a26      	ldr	r2, [pc, #152]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 800061a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800061e:	b2d2      	uxtb	r2, r2
 8000620:	fb02 f303 	mul.w	r3, r2, r3
 8000624:	4a28      	ldr	r2, [pc, #160]	; (80006c8 <Set_Pulse_Program+0x1d0>)
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	e009      	b.n	800063e <Set_Pulse_Program+0x146>
        }
        else
        {
            //Will be trigger at the same routine that treats the falling edge detection
            request.engSpeed = LOW;
 800062a:	4b26      	ldr	r3, [pc, #152]	; (80006c4 <Set_Pulse_Program+0x1cc>)
 800062c:	2200      	movs	r2, #0
 800062e:	701a      	strb	r2, [r3, #0]
            //This value was set to generate the rising edge pulse immediately
            scenario.nAdv = 0u;
 8000630:	4b20      	ldr	r3, [pc, #128]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000632:	2200      	movs	r2, #0
 8000634:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            Event1 = 0u;
 8000638:	4b23      	ldr	r3, [pc, #140]	; (80006c8 <Set_Pulse_Program+0x1d0>)
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
        }

        Event2 = Event1+TDutyTriggerK;
 800063e:	4b22      	ldr	r3, [pc, #136]	; (80006c8 <Set_Pulse_Program+0x1d0>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f203 531d 	addw	r3, r3, #1309	; 0x51d
 8000646:	4a21      	ldr	r2, [pc, #132]	; (80006cc <Set_Pulse_Program+0x1d4>)
 8000648:	6013      	str	r3, [r2, #0]
        Event3 = Event2+TIntervPulseInv;
 800064a:	4b20      	ldr	r3, [pc, #128]	; (80006cc <Set_Pulse_Program+0x1d4>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	f203 238f 	addw	r3, r3, #655	; 0x28f
 8000652:	4a1f      	ldr	r2, [pc, #124]	; (80006d0 <Set_Pulse_Program+0x1d8>)
 8000654:	6013      	str	r3, [r2, #0]
        Event4 = Event3+TPulseInv;
 8000656:	4b1e      	ldr	r3, [pc, #120]	; (80006d0 <Set_Pulse_Program+0x1d8>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	f503 538f 	add.w	r3, r3, #4576	; 0x11e0
 800065e:	3306      	adds	r3, #6
 8000660:	4a1c      	ldr	r2, [pc, #112]	; (80006d4 <Set_Pulse_Program+0x1dc>)
 8000662:	6013      	str	r3, [r2, #0]

        //Event 1 - Generates Rising Edge for trigger signal using TMR4 to generate the event
        request.timerCtrl[0].counter = Event1%65536u;
 8000664:	4b18      	ldr	r3, [pc, #96]	; (80006c8 <Set_Pulse_Program+0x1d0>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	b29b      	uxth	r3, r3
 800066a:	4a16      	ldr	r2, [pc, #88]	; (80006c4 <Set_Pulse_Program+0x1cc>)
 800066c:	6053      	str	r3, [r2, #4]

        //Event 2 - Generates Falling Edge for trigger signal using TMR4 to generate the event
        request.timerCtrl[1].counter = Event2%65536u;
 800066e:	4b17      	ldr	r3, [pc, #92]	; (80006cc <Set_Pulse_Program+0x1d4>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	b29b      	uxth	r3, r3
 8000674:	4a13      	ldr	r2, [pc, #76]	; (80006c4 <Set_Pulse_Program+0x1cc>)
 8000676:	60d3      	str	r3, [r2, #12]

        //Event 3 - Generates Rising Edge for inversor signal using TMR4 to generate the event
        request.timerCtrl[2].counter = Event3%65536u;
 8000678:	4b15      	ldr	r3, [pc, #84]	; (80006d0 <Set_Pulse_Program+0x1d8>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	b29b      	uxth	r3, r3
 800067e:	4a11      	ldr	r2, [pc, #68]	; (80006c4 <Set_Pulse_Program+0x1cc>)
 8000680:	6153      	str	r3, [r2, #20]

        //Event 4 - Generates Falling Edge for inversor signal using TMR4 to generate the event
        request.timerCtrl[3].counter = Event4%65536u;
 8000682:	4b14      	ldr	r3, [pc, #80]	; (80006d4 <Set_Pulse_Program+0x1dc>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	b29b      	uxth	r3, r3
 8000688:	4a0e      	ldr	r2, [pc, #56]	; (80006c4 <Set_Pulse_Program+0x1cc>)
 800068a:	61d3      	str	r3, [r2, #28]
 800068c:	e001      	b.n	8000692 <Set_Pulse_Program+0x19a>
    }
    else if(scenario.Measured_Period<EngineSpeedPeriod_Max)
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <Set_Pulse_Program+0x1bc>)
 8000690:	69db      	ldr	r3, [r3, #28]
    {
        //Underspeed
        //maybe I don´t need to register this because will happening all engine start event
    }

    Pulse_Program.timerCtrl[0].timer_program = EMPTY;
 8000692:	4b11      	ldr	r3, [pc, #68]	; (80006d8 <Set_Pulse_Program+0x1e0>)
 8000694:	2200      	movs	r2, #0
 8000696:	721a      	strb	r2, [r3, #8]
    Pulse_Program.timerCtrl[1].timer_program = EMPTY;
 8000698:	4b0f      	ldr	r3, [pc, #60]	; (80006d8 <Set_Pulse_Program+0x1e0>)
 800069a:	2200      	movs	r2, #0
 800069c:	741a      	strb	r2, [r3, #16]
    Pulse_Program.timerCtrl[2].timer_program = EMPTY;
 800069e:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <Set_Pulse_Program+0x1e0>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	761a      	strb	r2, [r3, #24]
    Pulse_Program.timerCtrl[3].timer_program = EMPTY;
 80006a4:	4b0c      	ldr	r3, [pc, #48]	; (80006d8 <Set_Pulse_Program+0x1e0>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	f883 2020 	strb.w	r2, [r3, #32]

    Set_Ouput_InterruptionTest();
 80006ac:	f000 fc2e 	bl	8000f0c <Set_Ouput_InterruptionTest>
}
 80006b0:	bf00      	nop
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20000100 	.word	0x20000100
 80006b8:	000bfc2f 	.word	0x000bfc2f
 80006bc:	04ae822f 	.word	0x04ae822f
 80006c0:	200000cc 	.word	0x200000cc
 80006c4:	20000140 	.word	0x20000140
 80006c8:	2000018c 	.word	0x2000018c
 80006cc:	20000190 	.word	0x20000190
 80006d0:	20000194 	.word	0x20000194
 80006d4:	20000198 	.word	0x20000198
 80006d8:	20000164 	.word	0x20000164

080006dc <Engine_STOP_test>:

void Engine_STOP_test(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
    static uint8_t program;
    static uint32_t initial_value;

    if(program == FALSE)
 80006e0:	4b2e      	ldr	r3, [pc, #184]	; (800079c <Engine_STOP_test+0xc0>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d107      	bne.n	80006f8 <Engine_STOP_test+0x1c>
    {
        initial_value = scenario.Rising_Edge_Counter;
 80006e8:	4b2d      	ldr	r3, [pc, #180]	; (80007a0 <Engine_STOP_test+0xc4>)
 80006ea:	691b      	ldr	r3, [r3, #16]
 80006ec:	4a2d      	ldr	r2, [pc, #180]	; (80007a4 <Engine_STOP_test+0xc8>)
 80006ee:	6013      	str	r3, [r2, #0]
        program = TRUE;
 80006f0:	4b2a      	ldr	r3, [pc, #168]	; (800079c <Engine_STOP_test+0xc0>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	701a      	strb	r2, [r3, #0]
						scenario.nOverflow_FE=0;
        }
				
				program = FALSE;
    }
}
 80006f6:	e04d      	b.n	8000794 <Engine_STOP_test+0xb8>
        if(scenario.Rising_Edge_Counter == initial_value)
 80006f8:	4b29      	ldr	r3, [pc, #164]	; (80007a0 <Engine_STOP_test+0xc4>)
 80006fa:	691a      	ldr	r2, [r3, #16]
 80006fc:	4b29      	ldr	r3, [pc, #164]	; (80007a4 <Engine_STOP_test+0xc8>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	429a      	cmp	r2, r3
 8000702:	d144      	bne.n	800078e <Engine_STOP_test+0xb2>
            scenario.Engine_Speed_old=0;
 8000704:	4b26      	ldr	r3, [pc, #152]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000706:	2200      	movs	r2, #0
 8000708:	801a      	strh	r2, [r3, #0]
						scenario.Engine_Speed=0;
 800070a:	4b25      	ldr	r3, [pc, #148]	; (80007a0 <Engine_STOP_test+0xc4>)
 800070c:	2200      	movs	r2, #0
 800070e:	805a      	strh	r2, [r3, #2]
						scenario.engineSpeedPred=0;
 8000710:	4b23      	ldr	r3, [pc, #140]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000712:	2200      	movs	r2, #0
 8000714:	809a      	strh	r2, [r3, #4]
						scenario.engineSpeedFiltered=0;
 8000716:	4b22      	ldr	r3, [pc, #136]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000718:	2200      	movs	r2, #0
 800071a:	80da      	strh	r2, [r3, #6]
						scenario.avarageEngineSpeed=0;
 800071c:	4b20      	ldr	r3, [pc, #128]	; (80007a0 <Engine_STOP_test+0xc4>)
 800071e:	2200      	movs	r2, #0
 8000720:	811a      	strh	r2, [r3, #8]
						scenario.deltaEngineSpeed=0;
 8000722:	4b1f      	ldr	r3, [pc, #124]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
						scenario.Rising_Edge_Counter=0;
 8000728:	4b1d      	ldr	r3, [pc, #116]	; (80007a0 <Engine_STOP_test+0xc4>)
 800072a:	2200      	movs	r2, #0
 800072c:	611a      	str	r2, [r3, #16]
						scenario.triggerEventCounter=0;
 800072e:	4b1c      	ldr	r3, [pc, #112]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000730:	2200      	movs	r2, #0
 8000732:	615a      	str	r2, [r3, #20]
						scenario.inversorEventCounter=0;
 8000734:	4b1a      	ldr	r3, [pc, #104]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000736:	2200      	movs	r2, #0
 8000738:	619a      	str	r2, [r3, #24]
						scenario.Measured_Period=0;
 800073a:	4b19      	ldr	r3, [pc, #100]	; (80007a0 <Engine_STOP_test+0xc4>)
 800073c:	2200      	movs	r2, #0
 800073e:	61da      	str	r2, [r3, #28]
						scenario.TDuty_Input_Signal=0;
 8000740:	4b17      	ldr	r3, [pc, #92]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000742:	2200      	movs	r2, #0
 8000744:	621a      	str	r2, [r3, #32]
						scenario.tdutyInputSignalPred=0;
 8000746:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000748:	2200      	movs	r2, #0
 800074a:	625a      	str	r2, [r3, #36]	; 0x24
						scenario.tdutyInputSignalPredLinear=0;
 800074c:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <Engine_STOP_test+0xc4>)
 800074e:	2200      	movs	r2, #0
 8000750:	629a      	str	r2, [r3, #40]	; 0x28
						scenario.sensorAngDisplecementMeasured=0;
 8000752:	4b13      	ldr	r3, [pc, #76]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000754:	2200      	movs	r2, #0
 8000756:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
						scenario.TStep=0;
 800075a:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <Engine_STOP_test+0xc4>)
 800075c:	2200      	movs	r2, #0
 800075e:	631a      	str	r2, [r3, #48]	; 0x30
						scenario.nAdv=0;
 8000760:	4b0f      	ldr	r3, [pc, #60]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000762:	2200      	movs	r2, #0
 8000764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
						scenario.Cutoff_IGN=0;
 8000768:	4b0d      	ldr	r3, [pc, #52]	; (80007a0 <Engine_STOP_test+0xc4>)
 800076a:	2200      	movs	r2, #0
 800076c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
						scenario.Update_calc=0;
 8000770:	4b0b      	ldr	r3, [pc, #44]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000772:	2200      	movs	r2, #0
 8000774:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
						scenario.nOverflow=0;
 8000778:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <Engine_STOP_test+0xc4>)
 800077a:	2200      	movs	r2, #0
 800077c:	639a      	str	r2, [r3, #56]	; 0x38
						scenario.nOverflow_RE=0;
 800077e:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000780:	2200      	movs	r2, #0
 8000782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						scenario.nOverflow_FE=0;
 8000786:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <Engine_STOP_test+0xc4>)
 8000788:	2200      	movs	r2, #0
 800078a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
				program = FALSE;
 800078e:	4b03      	ldr	r3, [pc, #12]	; (800079c <Engine_STOP_test+0xc0>)
 8000790:	2200      	movs	r2, #0
 8000792:	701a      	strb	r2, [r3, #0]
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr
 800079c:	2000019c 	.word	0x2000019c
 80007a0:	20000100 	.word	0x20000100
 80007a4:	200001a0 	.word	0x200001a0

080007a8 <Pulse_Generator_Scheduler>:

void Pulse_Generator_Scheduler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
    uint8_t i;

    for(i=0;i<4;i++)
 80007ae:	2300      	movs	r3, #0
 80007b0:	71fb      	strb	r3, [r7, #7]
 80007b2:	e00c      	b.n	80007ce <Pulse_Generator_Scheduler+0x26>
    {
       Pulse_Program.timerCtrl[i].counter = request.timerCtrl[i].counter;
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	79f9      	ldrb	r1, [r7, #7]
 80007b8:	4a26      	ldr	r2, [pc, #152]	; (8000854 <Pulse_Generator_Scheduler+0xac>)
 80007ba:	00db      	lsls	r3, r3, #3
 80007bc:	4413      	add	r3, r2
 80007be:	685a      	ldr	r2, [r3, #4]
 80007c0:	4825      	ldr	r0, [pc, #148]	; (8000858 <Pulse_Generator_Scheduler+0xb0>)
 80007c2:	00cb      	lsls	r3, r1, #3
 80007c4:	4403      	add	r3, r0
 80007c6:	605a      	str	r2, [r3, #4]
    for(i=0;i<4;i++)
 80007c8:	79fb      	ldrb	r3, [r7, #7]
 80007ca:	3301      	adds	r3, #1
 80007cc:	71fb      	strb	r3, [r7, #7]
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	2b03      	cmp	r3, #3
 80007d2:	d9ef      	bls.n	80007b4 <Pulse_Generator_Scheduler+0xc>
    }

    Set_Ouput_Trigger(OFF);
 80007d4:	2000      	movs	r0, #0
 80007d6:	f000 fb7f 	bl	8000ed8 <Set_Ouput_Trigger>
    Set_Ouput_Inversor(OFF);
 80007da:	2000      	movs	r0, #0
 80007dc:	f000 fb62 	bl	8000ea4 <Set_Ouput_Inversor>

    __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,Pulse_Program.timerCtrl[0].counter);
 80007e0:	4b1e      	ldr	r3, [pc, #120]	; (800085c <Pulse_Generator_Scheduler+0xb4>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a1c      	ldr	r2, [pc, #112]	; (8000858 <Pulse_Generator_Scheduler+0xb0>)
 80007e6:	6852      	ldr	r2, [r2, #4]
 80007e8:	635a      	str	r2, [r3, #52]	; 0x34
    Pulse_Program.timerCtrl[0].timer_program = PROGRAMMED;
 80007ea:	4b1b      	ldr	r3, [pc, #108]	; (8000858 <Pulse_Generator_Scheduler+0xb0>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	721a      	strb	r2, [r3, #8]

    __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,Pulse_Program.timerCtrl[1].counter);
 80007f0:	4b1a      	ldr	r3, [pc, #104]	; (800085c <Pulse_Generator_Scheduler+0xb4>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a18      	ldr	r2, [pc, #96]	; (8000858 <Pulse_Generator_Scheduler+0xb0>)
 80007f6:	68d2      	ldr	r2, [r2, #12]
 80007f8:	639a      	str	r2, [r3, #56]	; 0x38
    Pulse_Program.timerCtrl[1].timer_program = PROGRAMMED;
 80007fa:	4b17      	ldr	r3, [pc, #92]	; (8000858 <Pulse_Generator_Scheduler+0xb0>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	741a      	strb	r2, [r3, #16]

    __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_3,Pulse_Program.timerCtrl[2].counter);
 8000800:	4b16      	ldr	r3, [pc, #88]	; (800085c <Pulse_Generator_Scheduler+0xb4>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a14      	ldr	r2, [pc, #80]	; (8000858 <Pulse_Generator_Scheduler+0xb0>)
 8000806:	6952      	ldr	r2, [r2, #20]
 8000808:	63da      	str	r2, [r3, #60]	; 0x3c
    Pulse_Program.timerCtrl[2].timer_program = PROGRAMMED;
 800080a:	4b13      	ldr	r3, [pc, #76]	; (8000858 <Pulse_Generator_Scheduler+0xb0>)
 800080c:	2201      	movs	r2, #1
 800080e:	761a      	strb	r2, [r3, #24]

    __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_4,Pulse_Program.timerCtrl[3].counter);
 8000810:	4b12      	ldr	r3, [pc, #72]	; (800085c <Pulse_Generator_Scheduler+0xb4>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a10      	ldr	r2, [pc, #64]	; (8000858 <Pulse_Generator_Scheduler+0xb0>)
 8000816:	69d2      	ldr	r2, [r2, #28]
 8000818:	641a      	str	r2, [r3, #64]	; 0x40
    Pulse_Program.timerCtrl[3].timer_program = PROGRAMMED;
 800081a:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <Pulse_Generator_Scheduler+0xb0>)
 800081c:	2201      	movs	r2, #1
 800081e:	f883 2020 	strb.w	r2, [r3, #32]

    __HAL_TIM_SET_COUNTER(&htim4,0u);
 8000822:	4b0e      	ldr	r3, [pc, #56]	; (800085c <Pulse_Generator_Scheduler+0xb4>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	2200      	movs	r2, #0
 8000828:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_TIM_OC_Start_IT(&htim4,TIM_CHANNEL_1);
 800082a:	2100      	movs	r1, #0
 800082c:	480b      	ldr	r0, [pc, #44]	; (800085c <Pulse_Generator_Scheduler+0xb4>)
 800082e:	f004 fb79 	bl	8004f24 <HAL_TIM_OC_Start_IT>
    HAL_TIM_OC_Start_IT(&htim4,TIM_CHANNEL_2);
 8000832:	2104      	movs	r1, #4
 8000834:	4809      	ldr	r0, [pc, #36]	; (800085c <Pulse_Generator_Scheduler+0xb4>)
 8000836:	f004 fb75 	bl	8004f24 <HAL_TIM_OC_Start_IT>
    HAL_TIM_OC_Start_IT(&htim4,TIM_CHANNEL_3);
 800083a:	2108      	movs	r1, #8
 800083c:	4807      	ldr	r0, [pc, #28]	; (800085c <Pulse_Generator_Scheduler+0xb4>)
 800083e:	f004 fb71 	bl	8004f24 <HAL_TIM_OC_Start_IT>
    HAL_TIM_OC_Start_IT(&htim4,TIM_CHANNEL_4);
 8000842:	210c      	movs	r1, #12
 8000844:	4805      	ldr	r0, [pc, #20]	; (800085c <Pulse_Generator_Scheduler+0xb4>)
 8000846:	f004 fb6d 	bl	8004f24 <HAL_TIM_OC_Start_IT>
}
 800084a:	bf00      	nop
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	20000140 	.word	0x20000140
 8000858:	20000164 	.word	0x20000164
 800085c:	2000034c 	.word	0x2000034c

08000860 <TurnOffAllPulseInt>:

void TurnOffAllPulseInt(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
    HAL_TIM_OC_Stop_IT(&htim4,TIM_CHANNEL_1);
 8000864:	2100      	movs	r1, #0
 8000866:	4808      	ldr	r0, [pc, #32]	; (8000888 <TurnOffAllPulseInt+0x28>)
 8000868:	f004 fc44 	bl	80050f4 <HAL_TIM_OC_Stop_IT>
    HAL_TIM_OC_Stop_IT(&htim4,TIM_CHANNEL_2);
 800086c:	2104      	movs	r1, #4
 800086e:	4806      	ldr	r0, [pc, #24]	; (8000888 <TurnOffAllPulseInt+0x28>)
 8000870:	f004 fc40 	bl	80050f4 <HAL_TIM_OC_Stop_IT>
    HAL_TIM_OC_Stop_IT(&htim4,TIM_CHANNEL_3);
 8000874:	2108      	movs	r1, #8
 8000876:	4804      	ldr	r0, [pc, #16]	; (8000888 <TurnOffAllPulseInt+0x28>)
 8000878:	f004 fc3c 	bl	80050f4 <HAL_TIM_OC_Stop_IT>
    HAL_TIM_OC_Stop_IT(&htim4,TIM_CHANNEL_4);
 800087c:	210c      	movs	r1, #12
 800087e:	4802      	ldr	r0, [pc, #8]	; (8000888 <TurnOffAllPulseInt+0x28>)
 8000880:	f004 fc38 	bl	80050f4 <HAL_TIM_OC_Stop_IT>
}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}
 8000888:	2000034c 	.word	0x2000034c

0800088c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
		if(htim->Instance == TIM2)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800089c:	d104      	bne.n	80008a8 <HAL_TIM_PeriodElapsedCallback+0x1c>
    {
        scenario.nOverflow++;
 800089e:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80008a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008a2:	3301      	adds	r3, #1
 80008a4:	4a03      	ldr	r2, [pc, #12]	; (80008b4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80008a6:	6393      	str	r3, [r2, #56]	; 0x38
    }
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bc80      	pop	{r7}
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	20000100 	.word	0x20000100

080008b8 <Rising_Edge_Event>:

void Rising_Edge_Event(void)
{	  
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
    scenario.Measured_Period = HAL_TIM_ReadCapturedValue(&htim2,TIM_CHANNEL_1);
 80008bc:	2100      	movs	r1, #0
 80008be:	4816      	ldr	r0, [pc, #88]	; (8000918 <Rising_Edge_Event+0x60>)
 80008c0:	f005 f8d8 	bl	8005a74 <HAL_TIM_ReadCapturedValue>
 80008c4:	4603      	mov	r3, r0
 80008c6:	4a15      	ldr	r2, [pc, #84]	; (800091c <Rising_Edge_Event+0x64>)
 80008c8:	61d3      	str	r3, [r2, #28]
    scenario.nOverflow_RE = scenario.nOverflow;
 80008ca:	4b14      	ldr	r3, [pc, #80]	; (800091c <Rising_Edge_Event+0x64>)
 80008cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	4b12      	ldr	r3, [pc, #72]	; (800091c <Rising_Edge_Event+0x64>)
 80008d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    __HAL_TIM_SET_COUNTER(&htim2,0u);
 80008d6:	4b10      	ldr	r3, [pc, #64]	; (8000918 <Rising_Edge_Event+0x60>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2200      	movs	r2, #0
 80008dc:	625a      	str	r2, [r3, #36]	; 0x24
    scenario.nOverflow = 0u;
 80008de:	4b0f      	ldr	r3, [pc, #60]	; (800091c <Rising_Edge_Event+0x64>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	639a      	str	r2, [r3, #56]	; 0x38
    Pulse_Program.engSpeed = request.engSpeed;
 80008e4:	4b0e      	ldr	r3, [pc, #56]	; (8000920 <Rising_Edge_Event+0x68>)
 80008e6:	781a      	ldrb	r2, [r3, #0]
 80008e8:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <Rising_Edge_Event+0x6c>)
 80008ea:	701a      	strb	r2, [r3, #0]

    if((Pulse_Program.engSpeed == HIGH)&&
 80008ec:	4b0d      	ldr	r3, [pc, #52]	; (8000924 <Rising_Edge_Event+0x6c>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d107      	bne.n	8000904 <Rising_Edge_Event+0x4c>
    (scenario.Cutoff_IGN == OFF))
 80008f4:	4b09      	ldr	r3, [pc, #36]	; (800091c <Rising_Edge_Event+0x64>)
 80008f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80008fa:	b2db      	uxtb	r3, r3
    if((Pulse_Program.engSpeed == HIGH)&&
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d101      	bne.n	8000904 <Rising_Edge_Event+0x4c>
    {
        Pulse_Generator_Scheduler();
 8000900:	f7ff ff52 	bl	80007a8 <Pulse_Generator_Scheduler>
    }

    scenario.Rising_Edge_Counter++;
 8000904:	4b05      	ldr	r3, [pc, #20]	; (800091c <Rising_Edge_Event+0x64>)
 8000906:	691b      	ldr	r3, [r3, #16]
 8000908:	3301      	adds	r3, #1
 800090a:	4a04      	ldr	r2, [pc, #16]	; (800091c <Rising_Edge_Event+0x64>)
 800090c:	6113      	str	r3, [r2, #16]
		Toggle_LED_Red();
 800090e:	f000 fa69 	bl	8000de4 <Toggle_LED_Red>
}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000304 	.word	0x20000304
 800091c:	20000100 	.word	0x20000100
 8000920:	20000140 	.word	0x20000140
 8000924:	20000164 	.word	0x20000164

08000928 <Falling_Edge_Event>:

void Falling_Edge_Event(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
    scenario.TDuty_Input_Signal = HAL_TIM_ReadCapturedValue(&htim2,TIM_CHANNEL_2);
 800092c:	2104      	movs	r1, #4
 800092e:	4811      	ldr	r0, [pc, #68]	; (8000974 <Falling_Edge_Event+0x4c>)
 8000930:	f005 f8a0 	bl	8005a74 <HAL_TIM_ReadCapturedValue>
 8000934:	4603      	mov	r3, r0
 8000936:	4a10      	ldr	r2, [pc, #64]	; (8000978 <Falling_Edge_Event+0x50>)
 8000938:	6213      	str	r3, [r2, #32]
    scenario.nOverflow_FE = scenario.nOverflow;
 800093a:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <Falling_Edge_Event+0x50>)
 800093c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800093e:	b2da      	uxtb	r2, r3
 8000940:	4b0d      	ldr	r3, [pc, #52]	; (8000978 <Falling_Edge_Event+0x50>)
 8000942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    if((Pulse_Program.engSpeed == LOW)&&
 8000946:	4b0d      	ldr	r3, [pc, #52]	; (800097c <Falling_Edge_Event+0x54>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d107      	bne.n	800095e <Falling_Edge_Event+0x36>
    (scenario.Cutoff_IGN == OFF))
 800094e:	4b0a      	ldr	r3, [pc, #40]	; (8000978 <Falling_Edge_Event+0x50>)
 8000950:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000954:	b2db      	uxtb	r3, r3
    if((Pulse_Program.engSpeed == LOW)&&
 8000956:	2b00      	cmp	r3, #0
 8000958:	d101      	bne.n	800095e <Falling_Edge_Event+0x36>
    {
        Pulse_Generator_Scheduler();
 800095a:	f7ff ff25 	bl	80007a8 <Pulse_Generator_Scheduler>
    }

    if (scenario.Rising_Edge_Counter>=2u)
 800095e:	4b06      	ldr	r3, [pc, #24]	; (8000978 <Falling_Edge_Event+0x50>)
 8000960:	691b      	ldr	r3, [r3, #16]
 8000962:	2b01      	cmp	r3, #1
 8000964:	d903      	bls.n	800096e <Falling_Edge_Event+0x46>
    {
        scenario.Update_calc = TRUE;        //set zero after Engine Stop was detected
 8000966:	4b04      	ldr	r3, [pc, #16]	; (8000978 <Falling_Edge_Event+0x50>)
 8000968:	2201      	movs	r2, #1
 800096a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    }		
}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	20000304 	.word	0x20000304
 8000978:	20000100 	.word	0x20000100
 800097c:	20000164 	.word	0x20000164

08000980 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
    if((htim->Instance == TIM2)&&
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000990:	d105      	bne.n	800099e <HAL_TIM_IC_CaptureCallback+0x1e>
       (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1))
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	7f1b      	ldrb	r3, [r3, #28]
    if((htim->Instance == TIM2)&&
 8000996:	2b01      	cmp	r3, #1
 8000998:	d101      	bne.n	800099e <HAL_TIM_IC_CaptureCallback+0x1e>
    {
        Rising_Edge_Event();
 800099a:	f7ff ff8d 	bl	80008b8 <Rising_Edge_Event>
    }

    if((htim->Instance == TIM2)&&
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009a6:	d105      	bne.n	80009b4 <HAL_TIM_IC_CaptureCallback+0x34>
       (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2))
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	7f1b      	ldrb	r3, [r3, #28]
    if((htim->Instance == TIM2)&&
 80009ac:	2b02      	cmp	r3, #2
 80009ae:	d101      	bne.n	80009b4 <HAL_TIM_IC_CaptureCallback+0x34>
    {
        Falling_Edge_Event();
 80009b0:	f7ff ffba 	bl	8000928 <Falling_Edge_Event>
    }
}
 80009b4:	bf00      	nop
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <Treat_Int>:

void Treat_Int(uint8_t program)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	71fb      	strb	r3, [r7, #7]
    switch(program)
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	2b03      	cmp	r3, #3
 80009ca:	d834      	bhi.n	8000a36 <Treat_Int+0x7a>
 80009cc:	a201      	add	r2, pc, #4	; (adr r2, 80009d4 <Treat_Int+0x18>)
 80009ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d2:	bf00      	nop
 80009d4:	080009e5 	.word	0x080009e5
 80009d8:	080009fd 	.word	0x080009fd
 80009dc:	08000a0b 	.word	0x08000a0b
 80009e0:	08000a23 	.word	0x08000a23
    {
        case INT_FROM_CH1: Set_Ouput_Trigger(ON);
 80009e4:	2001      	movs	r0, #1
 80009e6:	f000 fa77 	bl	8000ed8 <Set_Ouput_Trigger>
                           Pulse_Program.timerCtrl[0].timer_program = EMPTY;
 80009ea:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <Treat_Int+0x84>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	721a      	strb	r2, [r3, #8]
                           scenario.triggerEventCounter++;
 80009f0:	4b14      	ldr	r3, [pc, #80]	; (8000a44 <Treat_Int+0x88>)
 80009f2:	695b      	ldr	r3, [r3, #20]
 80009f4:	3301      	adds	r3, #1
 80009f6:	4a13      	ldr	r2, [pc, #76]	; (8000a44 <Treat_Int+0x88>)
 80009f8:	6153      	str	r3, [r2, #20]
                           break;
 80009fa:	e01d      	b.n	8000a38 <Treat_Int+0x7c>

        case INT_FROM_CH2: Set_Ouput_Trigger(OFF);
 80009fc:	2000      	movs	r0, #0
 80009fe:	f000 fa6b 	bl	8000ed8 <Set_Ouput_Trigger>
                           Pulse_Program.timerCtrl[1].timer_program = EMPTY;
 8000a02:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <Treat_Int+0x84>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	741a      	strb	r2, [r3, #16]
                           break;
 8000a08:	e016      	b.n	8000a38 <Treat_Int+0x7c>

        case INT_FROM_CH3: Set_Ouput_Inversor(ON);
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	f000 fa4a 	bl	8000ea4 <Set_Ouput_Inversor>
                           Pulse_Program.timerCtrl[2].timer_program = EMPTY;
 8000a10:	4b0b      	ldr	r3, [pc, #44]	; (8000a40 <Treat_Int+0x84>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	761a      	strb	r2, [r3, #24]
                           scenario.inversorEventCounter++;
 8000a16:	4b0b      	ldr	r3, [pc, #44]	; (8000a44 <Treat_Int+0x88>)
 8000a18:	699b      	ldr	r3, [r3, #24]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	4a09      	ldr	r2, [pc, #36]	; (8000a44 <Treat_Int+0x88>)
 8000a1e:	6193      	str	r3, [r2, #24]
                           break;
 8000a20:	e00a      	b.n	8000a38 <Treat_Int+0x7c>

        case INT_FROM_CH4: Set_Ouput_Inversor(OFF);
 8000a22:	2000      	movs	r0, #0
 8000a24:	f000 fa3e 	bl	8000ea4 <Set_Ouput_Inversor>
                           Pulse_Program.timerCtrl[3].timer_program = EMPTY;
 8000a28:	4b05      	ldr	r3, [pc, #20]	; (8000a40 <Treat_Int+0x84>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f883 2020 	strb.w	r2, [r3, #32]
                           TurnOffAllPulseInt();
 8000a30:	f7ff ff16 	bl	8000860 <TurnOffAllPulseInt>
                           break;
 8000a34:	e000      	b.n	8000a38 <Treat_Int+0x7c>

        default          : break;
 8000a36:	bf00      	nop
    }
}
 8000a38:	bf00      	nop
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20000164 	.word	0x20000164
 8000a44:	20000100 	.word	0x20000100

08000a48 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
    if((htim->Instance == TIM4)&&
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a18      	ldr	r2, [pc, #96]	; (8000ab8 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d106      	bne.n	8000a68 <HAL_TIM_OC_DelayElapsedCallback+0x20>
       (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1))
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	7f1b      	ldrb	r3, [r3, #28]
    if((htim->Instance == TIM4)&&
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d102      	bne.n	8000a68 <HAL_TIM_OC_DelayElapsedCallback+0x20>
    {
        Treat_Int(INT_FROM_CH1);
 8000a62:	2000      	movs	r0, #0
 8000a64:	f7ff ffaa 	bl	80009bc <Treat_Int>
    }

    if((htim->Instance == TIM4)&&
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a12      	ldr	r2, [pc, #72]	; (8000ab8 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d106      	bne.n	8000a80 <HAL_TIM_OC_DelayElapsedCallback+0x38>
       (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2))
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	7f1b      	ldrb	r3, [r3, #28]
    if((htim->Instance == TIM4)&&
 8000a76:	2b02      	cmp	r3, #2
 8000a78:	d102      	bne.n	8000a80 <HAL_TIM_OC_DelayElapsedCallback+0x38>
    {
        Treat_Int(INT_FROM_CH2);
 8000a7a:	2001      	movs	r0, #1
 8000a7c:	f7ff ff9e 	bl	80009bc <Treat_Int>
    }

    if((htim->Instance == TIM4)&&
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a0c      	ldr	r2, [pc, #48]	; (8000ab8 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d106      	bne.n	8000a98 <HAL_TIM_OC_DelayElapsedCallback+0x50>
       (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3))
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	7f1b      	ldrb	r3, [r3, #28]
    if((htim->Instance == TIM4)&&
 8000a8e:	2b04      	cmp	r3, #4
 8000a90:	d102      	bne.n	8000a98 <HAL_TIM_OC_DelayElapsedCallback+0x50>
    {
        Treat_Int(INT_FROM_CH3);
 8000a92:	2002      	movs	r0, #2
 8000a94:	f7ff ff92 	bl	80009bc <Treat_Int>
    }

    if((htim->Instance == TIM4)&&
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a06      	ldr	r2, [pc, #24]	; (8000ab8 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d106      	bne.n	8000ab0 <HAL_TIM_OC_DelayElapsedCallback+0x68>
       (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4))
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	7f1b      	ldrb	r3, [r3, #28]
    if((htim->Instance == TIM4)&&
 8000aa6:	2b08      	cmp	r3, #8
 8000aa8:	d102      	bne.n	8000ab0 <HAL_TIM_OC_DelayElapsedCallback+0x68>
    {
        Treat_Int(INT_FROM_CH4);
 8000aaa:	2003      	movs	r0, #3
 8000aac:	f7ff ff86 	bl	80009bc <Treat_Int>
    }
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40000800 	.word	0x40000800

08000abc <updateSystemData>:

void updateSystemData(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
		if(scenario.Engine_Speed>sysInfoBlock.systemInfo_RAM.maxEngineSpeed)
 8000ac0:	4b1a      	ldr	r3, [pc, #104]	; (8000b2c <updateSystemData+0x70>)
 8000ac2:	885b      	ldrh	r3, [r3, #2]
 8000ac4:	b29a      	uxth	r2, r3
 8000ac6:	4b1a      	ldr	r3, [pc, #104]	; (8000b30 <updateSystemData+0x74>)
 8000ac8:	881b      	ldrh	r3, [r3, #0]
 8000aca:	429a      	cmp	r2, r3
 8000acc:	d904      	bls.n	8000ad8 <updateSystemData+0x1c>
		{
				sysInfoBlock.systemInfo_RAM.maxEngineSpeed=scenario.Engine_Speed;
 8000ace:	4b17      	ldr	r3, [pc, #92]	; (8000b2c <updateSystemData+0x70>)
 8000ad0:	885b      	ldrh	r3, [r3, #2]
 8000ad2:	b29a      	uxth	r2, r3
 8000ad4:	4b16      	ldr	r3, [pc, #88]	; (8000b30 <updateSystemData+0x74>)
 8000ad6:	801a      	strh	r2, [r3, #0]
		}
		
		if(sensors.VBat<sysInfoBlock.systemInfo_RAM.minVoltage)
 8000ad8:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <updateSystemData+0x78>)
 8000ada:	791b      	ldrb	r3, [r3, #4]
 8000adc:	b2da      	uxtb	r2, r3
 8000ade:	4b14      	ldr	r3, [pc, #80]	; (8000b30 <updateSystemData+0x74>)
 8000ae0:	789b      	ldrb	r3, [r3, #2]
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d204      	bcs.n	8000af0 <updateSystemData+0x34>
		{		
				sysInfoBlock.systemInfo_RAM.minVoltage=sensors.VBat;	
 8000ae6:	4b13      	ldr	r3, [pc, #76]	; (8000b34 <updateSystemData+0x78>)
 8000ae8:	791b      	ldrb	r3, [r3, #4]
 8000aea:	b2da      	uxtb	r2, r3
 8000aec:	4b10      	ldr	r3, [pc, #64]	; (8000b30 <updateSystemData+0x74>)
 8000aee:	709a      	strb	r2, [r3, #2]
		}
		
		if(sensors.VBat>sysInfoBlock.systemInfo_RAM.maxVoltage)
 8000af0:	4b10      	ldr	r3, [pc, #64]	; (8000b34 <updateSystemData+0x78>)
 8000af2:	791b      	ldrb	r3, [r3, #4]
 8000af4:	b2da      	uxtb	r2, r3
 8000af6:	4b0e      	ldr	r3, [pc, #56]	; (8000b30 <updateSystemData+0x74>)
 8000af8:	78db      	ldrb	r3, [r3, #3]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d904      	bls.n	8000b08 <updateSystemData+0x4c>
		{			
				sysInfoBlock.systemInfo_RAM.maxVoltage=sensors.VBat;
 8000afe:	4b0d      	ldr	r3, [pc, #52]	; (8000b34 <updateSystemData+0x78>)
 8000b00:	791b      	ldrb	r3, [r3, #4]
 8000b02:	b2da      	uxtb	r2, r3
 8000b04:	4b0a      	ldr	r3, [pc, #40]	; (8000b30 <updateSystemData+0x74>)
 8000b06:	70da      	strb	r2, [r3, #3]
		}
		
		if(sensors.VBat<60u)
 8000b08:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <updateSystemData+0x78>)
 8000b0a:	791b      	ldrb	r3, [r3, #4]
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	2b3b      	cmp	r3, #59	; 0x3b
 8000b10:	d802      	bhi.n	8000b18 <updateSystemData+0x5c>
		{
				Set_Diagnose(fail_0);
 8000b12:	2001      	movs	r0, #1
 8000b14:	f7ff fc16 	bl	8000344 <Set_Diagnose>
		}
		
		if(sensors.VBat>140u)
 8000b18:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <updateSystemData+0x78>)
 8000b1a:	791b      	ldrb	r3, [r3, #4]
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	2b8c      	cmp	r3, #140	; 0x8c
 8000b20:	d902      	bls.n	8000b28 <updateSystemData+0x6c>
		{
				Set_Diagnose(fail_1);
 8000b22:	2002      	movs	r0, #2
 8000b24:	f7ff fc0e 	bl	8000344 <Set_Diagnose>
		}  
}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000100 	.word	0x20000100
 8000b30:	200000f8 	.word	0x200000f8
 8000b34:	200001b4 	.word	0x200001b4

08000b38 <resetCauseAnalysis>:

void resetCauseAnalysis(void)
{	
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
		RMVF       // Remove reset flag
		LSIRDY     // Internal low-speed oscillator ready
		LSION      // Internal low-speed oscillator enable
		*/		
				
	  sysInfoBlock.systemInfo_RAM.resetCause = reset_cause_get();
 8000b3c:	f7ff fc3a 	bl	80003b4 <reset_cause_get>
 8000b40:	4603      	mov	r3, r0
 8000b42:	461a      	mov	r2, r3
 8000b44:	4b01      	ldr	r3, [pc, #4]	; (8000b4c <resetCauseAnalysis+0x14>)
 8000b46:	715a      	strb	r2, [r3, #5]
	  //https://stackoverflow.com/questions/34196663/stm32-how-to-get-last-reset-status
}	
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	200000f8 	.word	0x200000f8

08000b50 <Hardware_Init>:
uint8_t sequence,sequence1;	
uint8_t times;

//Hardware initialization
void Hardware_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
    Set_Output_LED_Green(OFF);
 8000b54:	2000      	movs	r0, #0
 8000b56:	f000 f929 	bl	8000dac <Set_Output_LED_Green>
    Set_Output_LED_Red(OFF);
 8000b5a:	2000      	movs	r0, #0
 8000b5c:	f000 f94e 	bl	8000dfc <Set_Output_LED_Red>
    Set_Output_LED_Blue(OFF);
 8000b60:	2000      	movs	r0, #0
 8000b62:	f000 f967 	bl	8000e34 <Set_Output_LED_Blue>
    Set_Output_LED_Yellow(OFF);    
 8000b66:	2000      	movs	r0, #0
 8000b68:	f000 f980 	bl	8000e6c <Set_Output_LED_Yellow>
	Set_Ouput_Inversor(OFF);
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f000 f999 	bl	8000ea4 <Set_Ouput_Inversor>
	Set_Ouput_Trigger(OFF);
 8000b72:	2000      	movs	r0, #0
 8000b74:	f000 f9b0 	bl	8000ed8 <Set_Ouput_Trigger>
}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <ledTest>:
				Set_Output_LED_Green(OFF);
		}	
		*/

void ledTest(void)
{	  	
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
	switch(sequence)
 8000b80:	4b29      	ldr	r3, [pc, #164]	; (8000c28 <ledTest+0xac>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b07      	cmp	r3, #7
 8000b86:	d84b      	bhi.n	8000c20 <ledTest+0xa4>
 8000b88:	a201      	add	r2, pc, #4	; (adr r2, 8000b90 <ledTest+0x14>)
 8000b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b8e:	bf00      	nop
 8000b90:	08000bb1 	.word	0x08000bb1
 8000b94:	08000bbf 	.word	0x08000bbf
 8000b98:	08000bcd 	.word	0x08000bcd
 8000b9c:	08000bdb 	.word	0x08000bdb
 8000ba0:	08000be9 	.word	0x08000be9
 8000ba4:	08000bf7 	.word	0x08000bf7
 8000ba8:	08000c05 	.word	0x08000c05
 8000bac:	08000c13 	.word	0x08000c13
	{
		case 0:  Set_Output_LED_Green(ON);
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	f000 f8fb 	bl	8000dac <Set_Output_LED_Green>
				 sequence=1;
 8000bb6:	4b1c      	ldr	r3, [pc, #112]	; (8000c28 <ledTest+0xac>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	701a      	strb	r2, [r3, #0]
				 break;
 8000bbc:	e031      	b.n	8000c22 <ledTest+0xa6>
			
		case 1:  Set_Output_LED_Green(OFF);
 8000bbe:	2000      	movs	r0, #0
 8000bc0:	f000 f8f4 	bl	8000dac <Set_Output_LED_Green>
				 sequence=2;
 8000bc4:	4b18      	ldr	r3, [pc, #96]	; (8000c28 <ledTest+0xac>)
 8000bc6:	2202      	movs	r2, #2
 8000bc8:	701a      	strb	r2, [r3, #0]
				 break;
 8000bca:	e02a      	b.n	8000c22 <ledTest+0xa6>
			
		case 2:  Set_Output_LED_Red(ON);
 8000bcc:	2001      	movs	r0, #1
 8000bce:	f000 f915 	bl	8000dfc <Set_Output_LED_Red>
				 sequence=3;
 8000bd2:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <ledTest+0xac>)
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	701a      	strb	r2, [r3, #0]
				 break;
 8000bd8:	e023      	b.n	8000c22 <ledTest+0xa6>
			
		case 3:  Set_Output_LED_Red(OFF);
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f000 f90e 	bl	8000dfc <Set_Output_LED_Red>
				 sequence=4;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <ledTest+0xac>)
 8000be2:	2204      	movs	r2, #4
 8000be4:	701a      	strb	r2, [r3, #0]
				 break;
 8000be6:	e01c      	b.n	8000c22 <ledTest+0xa6>
			
		case 4:  Set_Output_LED_Blue(ON);
 8000be8:	2001      	movs	r0, #1
 8000bea:	f000 f923 	bl	8000e34 <Set_Output_LED_Blue>
				 sequence=5;
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <ledTest+0xac>)
 8000bf0:	2205      	movs	r2, #5
 8000bf2:	701a      	strb	r2, [r3, #0]
				 break;
 8000bf4:	e015      	b.n	8000c22 <ledTest+0xa6>
			
		case 5:  Set_Output_LED_Blue(OFF);
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	f000 f91c 	bl	8000e34 <Set_Output_LED_Blue>
				 sequence=6;
 8000bfc:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <ledTest+0xac>)
 8000bfe:	2206      	movs	r2, #6
 8000c00:	701a      	strb	r2, [r3, #0]
				 break;
 8000c02:	e00e      	b.n	8000c22 <ledTest+0xa6>
								
		case 6:  Set_Output_LED_Yellow(ON);
 8000c04:	2001      	movs	r0, #1
 8000c06:	f000 f931 	bl	8000e6c <Set_Output_LED_Yellow>
				 sequence=7;
 8000c0a:	4b07      	ldr	r3, [pc, #28]	; (8000c28 <ledTest+0xac>)
 8000c0c:	2207      	movs	r2, #7
 8000c0e:	701a      	strb	r2, [r3, #0]
				 break;
 8000c10:	e007      	b.n	8000c22 <ledTest+0xa6>
			
		case 7:  Set_Output_LED_Yellow(OFF);
 8000c12:	2000      	movs	r0, #0
 8000c14:	f000 f92a 	bl	8000e6c <Set_Output_LED_Yellow>
				 sequence=8;
 8000c18:	4b03      	ldr	r3, [pc, #12]	; (8000c28 <ledTest+0xac>)
 8000c1a:	2208      	movs	r2, #8
 8000c1c:	701a      	strb	r2, [r3, #0]
				 break;
 8000c1e:	e000      	b.n	8000c22 <ledTest+0xa6>
				
		default: break;
 8000c20:	bf00      	nop
	}
}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	200001cc 	.word	0x200001cc

08000c2c <sparkTest>:
The idea of this test is turn on the inversor, measure the voltage on Capacitor (we expect something
greater than 70V), discharge the capacitor and measure again the voltage on capacitor and we expect
to remain something less than 10V
*/
void sparkTest(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
	switch(sequence1)
 8000c30:	4b25      	ldr	r3, [pc, #148]	; (8000cc8 <sparkTest+0x9c>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b05      	cmp	r3, #5
 8000c36:	d843      	bhi.n	8000cc0 <sparkTest+0x94>
 8000c38:	a201      	add	r2, pc, #4	; (adr r2, 8000c40 <sparkTest+0x14>)
 8000c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c3e:	bf00      	nop
 8000c40:	08000c59 	.word	0x08000c59
 8000c44:	08000c67 	.word	0x08000c67
 8000c48:	08000c75 	.word	0x08000c75
 8000c4c:	08000c8d 	.word	0x08000c8d
 8000c50:	08000c9b 	.word	0x08000c9b
 8000c54:	08000ca9 	.word	0x08000ca9
	{
		case 0:  Set_Ouput_Inversor(ON);
 8000c58:	2001      	movs	r0, #1
 8000c5a:	f000 f923 	bl	8000ea4 <Set_Ouput_Inversor>
				 sequence1=1;
 8000c5e:	4b1a      	ldr	r3, [pc, #104]	; (8000cc8 <sparkTest+0x9c>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	701a      	strb	r2, [r3, #0]
				 break;
 8000c64:	e02d      	b.n	8000cc2 <sparkTest+0x96>
			
		case 1:  Set_Ouput_Inversor(OFF);
 8000c66:	2000      	movs	r0, #0
 8000c68:	f000 f91c 	bl	8000ea4 <Set_Ouput_Inversor>
				 sequence1=2;
 8000c6c:	4b16      	ldr	r3, [pc, #88]	; (8000cc8 <sparkTest+0x9c>)
 8000c6e:	2202      	movs	r2, #2
 8000c70:	701a      	strb	r2, [r3, #0]
				 break;
 8000c72:	e026      	b.n	8000cc2 <sparkTest+0x96>
			
		case 2:	 if(sensors.HighVolt<70u)
 8000c74:	4b15      	ldr	r3, [pc, #84]	; (8000ccc <sparkTest+0xa0>)
 8000c76:	7d9b      	ldrb	r3, [r3, #22]
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	2b45      	cmp	r3, #69	; 0x45
 8000c7c:	d802      	bhi.n	8000c84 <sparkTest+0x58>
				 {
			     	 Set_Diagnose(fail_2);
 8000c7e:	2004      	movs	r0, #4
 8000c80:	f7ff fb60 	bl	8000344 <Set_Diagnose>
				 }
				 sequence1=3;
 8000c84:	4b10      	ldr	r3, [pc, #64]	; (8000cc8 <sparkTest+0x9c>)
 8000c86:	2203      	movs	r2, #3
 8000c88:	701a      	strb	r2, [r3, #0]
				 break;
 8000c8a:	e01a      	b.n	8000cc2 <sparkTest+0x96>
			
		case 3:  Set_Ouput_Trigger(ON);
 8000c8c:	2001      	movs	r0, #1
 8000c8e:	f000 f923 	bl	8000ed8 <Set_Ouput_Trigger>
		    	 sequence1=4;
 8000c92:	4b0d      	ldr	r3, [pc, #52]	; (8000cc8 <sparkTest+0x9c>)
 8000c94:	2204      	movs	r2, #4
 8000c96:	701a      	strb	r2, [r3, #0]
		  		 break;
 8000c98:	e013      	b.n	8000cc2 <sparkTest+0x96>
			
		case 4:  Set_Ouput_Trigger(OFF);
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f000 f91c 	bl	8000ed8 <Set_Ouput_Trigger>
		         sequence1=5;
 8000ca0:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <sparkTest+0x9c>)
 8000ca2:	2205      	movs	r2, #5
 8000ca4:	701a      	strb	r2, [r3, #0]
		         break;
 8000ca6:	e00c      	b.n	8000cc2 <sparkTest+0x96>

		case 5:	 if(sensors.HighVolt>10u)
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <sparkTest+0xa0>)
 8000caa:	7d9b      	ldrb	r3, [r3, #22]
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	2b0a      	cmp	r3, #10
 8000cb0:	d902      	bls.n	8000cb8 <sparkTest+0x8c>
				 {
		    	 	 Set_Diagnose(fail_3);
 8000cb2:	2008      	movs	r0, #8
 8000cb4:	f7ff fb46 	bl	8000344 <Set_Diagnose>
				 }
				 sequence1=6;
 8000cb8:	4b03      	ldr	r3, [pc, #12]	; (8000cc8 <sparkTest+0x9c>)
 8000cba:	2206      	movs	r2, #6
 8000cbc:	701a      	strb	r2, [r3, #0]
				 break;
 8000cbe:	e000      	b.n	8000cc2 <sparkTest+0x96>
			
		default: break;
 8000cc0:	bf00      	nop
	}
}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	200001cd 	.word	0x200001cd
 8000ccc:	200001b4 	.word	0x200001b4

08000cd0 <manageDignosticLED>:

void manageDignosticLED(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
	if(sysInfoBlock.systemInfo_RAM.diagCode>0)
 8000cd4:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <manageDignosticLED+0x20>)
 8000cd6:	791b      	ldrb	r3, [r3, #4]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d003      	beq.n	8000ce4 <manageDignosticLED+0x14>
	{
		Set_Output_LED_Yellow(ON);
 8000cdc:	2001      	movs	r0, #1
 8000cde:	f000 f8c5 	bl	8000e6c <Set_Output_LED_Yellow>
	}
	else
	{
		Set_Output_LED_Yellow(OFF);
	}
}	
 8000ce2:	e002      	b.n	8000cea <manageDignosticLED+0x1a>
		Set_Output_LED_Yellow(OFF);
 8000ce4:	2000      	movs	r0, #0
 8000ce6:	f000 f8c1 	bl	8000e6c <Set_Output_LED_Yellow>
}	
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200000f8 	.word	0x200000f8

08000cf4 <blinkCommunicationLED>:

void blinkCommunicationLED(uint8_t nblink)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
	uint8_t *var;
	
	var=&times;
 8000cfe:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <blinkCommunicationLED+0x20>)
 8000d00:	60fb      	str	r3, [r7, #12]
	*var=nblink;
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	79fa      	ldrb	r2, [r7, #7]
 8000d06:	701a      	strb	r2, [r3, #0]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bc80      	pop	{r7}
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	200001ce 	.word	0x200001ce

08000d18 <manageCommunicationLED>:
	
void manageCommunicationLED(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
	static uint8_t counter,order;
	uint8_t target;
	
	target=times*2;
 8000d1e:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <manageCommunicationLED+0x64>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	71fb      	strb	r3, [r7, #7]
	
	if(target!=counter)
 8000d26:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <manageCommunicationLED+0x68>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	79fa      	ldrb	r2, [r7, #7]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d01b      	beq.n	8000d68 <manageCommunicationLED+0x50>
	{
		switch(order)
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <manageCommunicationLED+0x6c>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d002      	beq.n	8000d3e <manageCommunicationLED+0x26>
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d007      	beq.n	8000d4c <manageCommunicationLED+0x34>
			
			case 1:  Set_Output_LED_Blue(OFF);
			   		 order=0;
			         break;
			
			default: break;
 8000d3c:	e00d      	b.n	8000d5a <manageCommunicationLED+0x42>
			case 0:  Set_Output_LED_Blue(ON);
 8000d3e:	2001      	movs	r0, #1
 8000d40:	f000 f878 	bl	8000e34 <Set_Output_LED_Blue>
					 order=1;
 8000d44:	4b0f      	ldr	r3, [pc, #60]	; (8000d84 <manageCommunicationLED+0x6c>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	701a      	strb	r2, [r3, #0]
					 break;
 8000d4a:	e006      	b.n	8000d5a <manageCommunicationLED+0x42>
			case 1:  Set_Output_LED_Blue(OFF);
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f000 f871 	bl	8000e34 <Set_Output_LED_Blue>
			   		 order=0;
 8000d52:	4b0c      	ldr	r3, [pc, #48]	; (8000d84 <manageCommunicationLED+0x6c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
			         break;
 8000d58:	bf00      	nop
		}
				
		counter++;
 8000d5a:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <manageCommunicationLED+0x68>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	b2da      	uxtb	r2, r3
 8000d62:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <manageCommunicationLED+0x68>)
 8000d64:	701a      	strb	r2, [r3, #0]
	else
	{
		counter=0;
		times=0;
	}
}	
 8000d66:	e005      	b.n	8000d74 <manageCommunicationLED+0x5c>
		counter=0;
 8000d68:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <manageCommunicationLED+0x68>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	701a      	strb	r2, [r3, #0]
		times=0;
 8000d6e:	4b03      	ldr	r3, [pc, #12]	; (8000d7c <manageCommunicationLED+0x64>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	701a      	strb	r2, [r3, #0]
}	
 8000d74:	bf00      	nop
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	200001ce 	.word	0x200001ce
 8000d80:	200001cf 	.word	0x200001cf
 8000d84:	200001d0 	.word	0x200001d0

08000d88 <Toggle_LED_Green>:
	
//Led Green (Bluepill)
void Toggle_LED_Green(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8000d8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d90:	4802      	ldr	r0, [pc, #8]	; (8000d9c <Toggle_LED_Green+0x14>)
 8000d92:	f003 fab9 	bl	8004308 <HAL_GPIO_TogglePin>
}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40011000 	.word	0x40011000

08000da0 <BlinkLEDEcuAlive>:

void BlinkLEDEcuAlive(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
	Toggle_LED_Green();
 8000da4:	f7ff fff0 	bl	8000d88 <Toggle_LED_Green>
}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}

08000dac <Set_Output_LED_Green>:

void Set_Output_LED_Green(uint8_t	Value)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	71fb      	strb	r3, [r7, #7]
	if(Value==ON)
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d106      	bne.n	8000dca <Set_Output_LED_Green+0x1e>
	{
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_RESET);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc2:	4807      	ldr	r0, [pc, #28]	; (8000de0 <Set_Output_LED_Green+0x34>)
 8000dc4:	f003 fa88 	bl	80042d8 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_SET);
	}
}
 8000dc8:	e005      	b.n	8000dd6 <Set_Output_LED_Green+0x2a>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_SET);
 8000dca:	2201      	movs	r2, #1
 8000dcc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dd0:	4803      	ldr	r0, [pc, #12]	; (8000de0 <Set_Output_LED_Green+0x34>)
 8000dd2:	f003 fa81 	bl	80042d8 <HAL_GPIO_WritePin>
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40011000 	.word	0x40011000

08000de4 <Toggle_LED_Red>:

//Led Red
void Toggle_LED_Red(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_12);
 8000de8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dec:	4802      	ldr	r0, [pc, #8]	; (8000df8 <Toggle_LED_Red+0x14>)
 8000dee:	f003 fa8b 	bl	8004308 <HAL_GPIO_TogglePin>
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40010c00 	.word	0x40010c00

08000dfc <Set_Output_LED_Red>:

void Set_Output_LED_Red(uint8_t	Value)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	71fb      	strb	r3, [r7, #7]
	if(Value==ON)
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d106      	bne.n	8000e1a <Set_Output_LED_Red+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e12:	4807      	ldr	r0, [pc, #28]	; (8000e30 <Set_Output_LED_Red+0x34>)
 8000e14:	f003 fa60 	bl	80042d8 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
	}
}
 8000e18:	e005      	b.n	8000e26 <Set_Output_LED_Red+0x2a>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e20:	4803      	ldr	r0, [pc, #12]	; (8000e30 <Set_Output_LED_Red+0x34>)
 8000e22:	f003 fa59 	bl	80042d8 <HAL_GPIO_WritePin>
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40010c00 	.word	0x40010c00

08000e34 <Set_Output_LED_Blue>:
{
    HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_13);
}

void Set_Output_LED_Blue(uint8_t Value)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
	if(Value==ON)
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d106      	bne.n	8000e52 <Set_Output_LED_Blue+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 8000e44:	2200      	movs	r2, #0
 8000e46:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e4a:	4807      	ldr	r0, [pc, #28]	; (8000e68 <Set_Output_LED_Blue+0x34>)
 8000e4c:	f003 fa44 	bl	80042d8 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
	}
}
 8000e50:	e005      	b.n	8000e5e <Set_Output_LED_Blue+0x2a>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
 8000e52:	2201      	movs	r2, #1
 8000e54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e58:	4803      	ldr	r0, [pc, #12]	; (8000e68 <Set_Output_LED_Blue+0x34>)
 8000e5a:	f003 fa3d 	bl	80042d8 <HAL_GPIO_WritePin>
}
 8000e5e:	bf00      	nop
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40010c00 	.word	0x40010c00

08000e6c <Set_Output_LED_Yellow>:
{
    HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_14);
}

void Set_Output_LED_Yellow(uint8_t Value)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	71fb      	strb	r3, [r7, #7]
	if(Value==ON)
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d106      	bne.n	8000e8a <Set_Output_LED_Yellow+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e82:	4807      	ldr	r0, [pc, #28]	; (8000ea0 <Set_Output_LED_Yellow+0x34>)
 8000e84:	f003 fa28 	bl	80042d8 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
	}
}
 8000e88:	e005      	b.n	8000e96 <Set_Output_LED_Yellow+0x2a>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e90:	4803      	ldr	r0, [pc, #12]	; (8000ea0 <Set_Output_LED_Yellow+0x34>)
 8000e92:	f003 fa21 	bl	80042d8 <HAL_GPIO_WritePin>
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40010c00 	.word	0x40010c00

08000ea4 <Set_Ouput_Inversor>:

void Set_Ouput_Inversor(uint8_t Value)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
    if (Value == ON)
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d105      	bne.n	8000ec0 <Set_Ouput_Inversor+0x1c>
    {
        HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_SET);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	2140      	movs	r1, #64	; 0x40
 8000eb8:	4806      	ldr	r0, [pc, #24]	; (8000ed4 <Set_Ouput_Inversor+0x30>)
 8000eba:	f003 fa0d 	bl	80042d8 <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);
    }
}
 8000ebe:	e004      	b.n	8000eca <Set_Ouput_Inversor+0x26>
        HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	2140      	movs	r1, #64	; 0x40
 8000ec4:	4803      	ldr	r0, [pc, #12]	; (8000ed4 <Set_Ouput_Inversor+0x30>)
 8000ec6:	f003 fa07 	bl	80042d8 <HAL_GPIO_WritePin>
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	40010c00 	.word	0x40010c00

08000ed8 <Set_Ouput_Trigger>:

void Set_Ouput_Trigger(uint8_t Value)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
    if (Value == ON)
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d105      	bne.n	8000ef4 <Set_Ouput_Trigger+0x1c>
    {
        HAL_GPIO_WritePin(GPIOA,GPIO_PIN_2,GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2104      	movs	r1, #4
 8000eec:	4806      	ldr	r0, [pc, #24]	; (8000f08 <Set_Ouput_Trigger+0x30>)
 8000eee:	f003 f9f3 	bl	80042d8 <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin(GPIOA,GPIO_PIN_2,GPIO_PIN_RESET);
    }
}
 8000ef2:	e004      	b.n	8000efe <Set_Ouput_Trigger+0x26>
        HAL_GPIO_WritePin(GPIOA,GPIO_PIN_2,GPIO_PIN_RESET);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2104      	movs	r1, #4
 8000ef8:	4803      	ldr	r0, [pc, #12]	; (8000f08 <Set_Ouput_Trigger+0x30>)
 8000efa:	f003 f9ed 	bl	80042d8 <HAL_GPIO_WritePin>
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40010800 	.word	0x40010800

08000f0c <Set_Ouput_InterruptionTest>:

void Set_Ouput_InterruptionTest(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_6);
 8000f10:	2140      	movs	r1, #64	; 0x40
 8000f12:	4802      	ldr	r0, [pc, #8]	; (8000f1c <Set_Ouput_InterruptionTest+0x10>)
 8000f14:	f003 f9f8 	bl	8004308 <HAL_GPIO_TogglePin>
}
 8000f18:	bf00      	nop
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40010800 	.word	0x40010800

08000f20 <HighVoltage>:

void HighVoltage(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	sensors.HighVoltRaw=adcInputs[0];
 8000f24:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <HighVoltage+0x50>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	4b12      	ldr	r3, [pc, #72]	; (8000f74 <HighVoltage+0x54>)
 8000f2c:	825a      	strh	r2, [r3, #18]
	sensors.HighVoltFilt=Filter16bits(sensors.HighVoltFilt,sensors.HighVoltRaw,60u);
 8000f2e:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <HighVoltage+0x54>)
 8000f30:	8a9b      	ldrh	r3, [r3, #20]
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	4a0f      	ldr	r2, [pc, #60]	; (8000f74 <HighVoltage+0x54>)
 8000f36:	8a52      	ldrh	r2, [r2, #18]
 8000f38:	b291      	uxth	r1, r2
 8000f3a:	223c      	movs	r2, #60	; 0x3c
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f000 f8b9 	bl	80010b4 <Filter16bits>
 8000f42:	4603      	mov	r3, r0
 8000f44:	461a      	mov	r2, r3
 8000f46:	4b0b      	ldr	r3, [pc, #44]	; (8000f74 <HighVoltage+0x54>)
 8000f48:	829a      	strh	r2, [r3, #20]
    sensors.HighVolt=(sensors.HighVoltFilt*150)/4095;
 8000f4a:	4b0a      	ldr	r3, [pc, #40]	; (8000f74 <HighVoltage+0x54>)
 8000f4c:	8a9b      	ldrh	r3, [r3, #20]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	461a      	mov	r2, r3
 8000f52:	2396      	movs	r3, #150	; 0x96
 8000f54:	fb02 f303 	mul.w	r3, r2, r3
 8000f58:	4a07      	ldr	r2, [pc, #28]	; (8000f78 <HighVoltage+0x58>)
 8000f5a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f5e:	441a      	add	r2, r3
 8000f60:	12d2      	asrs	r2, r2, #11
 8000f62:	17db      	asrs	r3, r3, #31
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	4b02      	ldr	r3, [pc, #8]	; (8000f74 <HighVoltage+0x54>)
 8000f6a:	759a      	strb	r2, [r3, #22]
}	
 8000f6c:	bf00      	nop
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	200001a4 	.word	0x200001a4
 8000f74:	200001b4 	.word	0x200001b4
 8000f78:	80080081 	.word	0x80080081

08000f7c <BatteryVoltage>:

void BatteryVoltage(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
    //Needs to apply a filter because the real circuit doesnï¿½t have one...
	sensors.VBatRaw=adcInputs[1];
 8000f80:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <BatteryVoltage+0x54>)
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	4b13      	ldr	r3, [pc, #76]	; (8000fd4 <BatteryVoltage+0x58>)
 8000f88:	801a      	strh	r2, [r3, #0]
    sensors.VBatFilt=Filter16bits(sensors.VBatFilt,sensors.VBatRaw,100u);
 8000f8a:	4b12      	ldr	r3, [pc, #72]	; (8000fd4 <BatteryVoltage+0x58>)
 8000f8c:	885b      	ldrh	r3, [r3, #2]
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	4a10      	ldr	r2, [pc, #64]	; (8000fd4 <BatteryVoltage+0x58>)
 8000f92:	8812      	ldrh	r2, [r2, #0]
 8000f94:	b291      	uxth	r1, r2
 8000f96:	2264      	movs	r2, #100	; 0x64
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f000 f88b 	bl	80010b4 <Filter16bits>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <BatteryVoltage+0x58>)
 8000fa4:	805a      	strh	r2, [r3, #2]
    sensors.VBat=(uint8_t)(((sensors.VBatFilt*347*455)/(4095*1000))+4);
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <BatteryVoltage+0x58>)
 8000fa8:	885b      	ldrh	r3, [r3, #2]
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	461a      	mov	r2, r3
 8000fae:	4b0a      	ldr	r3, [pc, #40]	; (8000fd8 <BatteryVoltage+0x5c>)
 8000fb0:	fb02 f303 	mul.w	r3, r2, r3
 8000fb4:	4a09      	ldr	r2, [pc, #36]	; (8000fdc <BatteryVoltage+0x60>)
 8000fb6:	fb82 1203 	smull	r1, r2, r2, r3
 8000fba:	1512      	asrs	r2, r2, #20
 8000fbc:	17db      	asrs	r3, r3, #31
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	3304      	adds	r3, #4
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <BatteryVoltage+0x58>)
 8000fc8:	711a      	strb	r2, [r3, #4]
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200001a4 	.word	0x200001a4
 8000fd4:	200001b4 	.word	0x200001b4
 8000fd8:	000268bd 	.word	0x000268bd
 8000fdc:	418d5021 	.word	0x418d5021

08000fe0 <EngineTemp>:

void EngineTemp(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	sensors.EngineTempRaw=adcInputs[2];
 8000fe4:	4b10      	ldr	r3, [pc, #64]	; (8001028 <EngineTemp+0x48>)
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	4b10      	ldr	r3, [pc, #64]	; (800102c <EngineTemp+0x4c>)
 8000fec:	819a      	strh	r2, [r3, #12]
	sensors.EngineTempFilt=Filter16bits(sensors.EngineTempFilt,sensors.EngineTempRaw,100u);
 8000fee:	4b0f      	ldr	r3, [pc, #60]	; (800102c <EngineTemp+0x4c>)
 8000ff0:	89db      	ldrh	r3, [r3, #14]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	4a0d      	ldr	r2, [pc, #52]	; (800102c <EngineTemp+0x4c>)
 8000ff6:	8992      	ldrh	r2, [r2, #12]
 8000ff8:	b291      	uxth	r1, r2
 8000ffa:	2264      	movs	r2, #100	; 0x64
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f000 f859 	bl	80010b4 <Filter16bits>
 8001002:	4603      	mov	r3, r0
 8001004:	461a      	mov	r2, r3
 8001006:	4b09      	ldr	r3, [pc, #36]	; (800102c <EngineTemp+0x4c>)
 8001008:	81da      	strh	r2, [r3, #14]
    sensors.EngineTemp=linearInterpolation(sensors.EngineTempRaw,voltageArray,temp);
 800100a:	4b08      	ldr	r3, [pc, #32]	; (800102c <EngineTemp+0x4c>)
 800100c:	899b      	ldrh	r3, [r3, #12]
 800100e:	b29b      	uxth	r3, r3
 8001010:	4a07      	ldr	r2, [pc, #28]	; (8001030 <EngineTemp+0x50>)
 8001012:	4908      	ldr	r1, [pc, #32]	; (8001034 <EngineTemp+0x54>)
 8001014:	4618      	mov	r0, r3
 8001016:	f000 f8b8 	bl	800118a <linearInterpolation>
 800101a:	4603      	mov	r3, r0
 800101c:	461a      	mov	r2, r3
 800101e:	4b03      	ldr	r3, [pc, #12]	; (800102c <EngineTemp+0x4c>)
 8001020:	741a      	strb	r2, [r3, #16]
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	200001a4 	.word	0x200001a4
 800102c:	200001b4 	.word	0x200001b4
 8001030:	20000018 	.word	0x20000018
 8001034:	20000000 	.word	0x20000000

08001038 <BoardTemp>:

void BoardTemp(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	//Enable temperature sensor
	//ADC_CR2_TSVREFE;
	//HAL_IS_BIT_SET(hadc1.Instance->CR2, ADC_CR2_TSVREFE);
	
    //Needs to apply a filter due the sensor characteristics
	sensors.TempBoardRaw=adcInputs[3];
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <BoardTemp+0x58>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	b29a      	uxth	r2, r3
 8001042:	4b14      	ldr	r3, [pc, #80]	; (8001094 <BoardTemp+0x5c>)
 8001044:	80da      	strh	r2, [r3, #6]
    sensors.TempBoardFilt=Filter16bits(sensors.TempBoardFilt,sensors.TempBoardRaw,80u);
 8001046:	4b13      	ldr	r3, [pc, #76]	; (8001094 <BoardTemp+0x5c>)
 8001048:	891b      	ldrh	r3, [r3, #8]
 800104a:	b29b      	uxth	r3, r3
 800104c:	4a11      	ldr	r2, [pc, #68]	; (8001094 <BoardTemp+0x5c>)
 800104e:	88d2      	ldrh	r2, [r2, #6]
 8001050:	b291      	uxth	r1, r2
 8001052:	2250      	movs	r2, #80	; 0x50
 8001054:	4618      	mov	r0, r3
 8001056:	f000 f82d 	bl	80010b4 <Filter16bits>
 800105a:	4603      	mov	r3, r0
 800105c:	461a      	mov	r2, r3
 800105e:	4b0d      	ldr	r3, [pc, #52]	; (8001094 <BoardTemp+0x5c>)
 8001060:	811a      	strh	r2, [r3, #8]
    //sensors.TempBoard=((V25-sensors.TempBoardFilt)/Avg_Slope)+25;
	sensors.TempBoard=((V25-(330*sensors.TempBoardRaw)/4095)/Avg_Slope)+25;
 8001062:	4b0c      	ldr	r3, [pc, #48]	; (8001094 <BoardTemp+0x5c>)
 8001064:	88db      	ldrh	r3, [r3, #6]
 8001066:	b29b      	uxth	r3, r3
 8001068:	461a      	mov	r2, r3
 800106a:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 800106e:	fb02 f303 	mul.w	r3, r2, r3
 8001072:	4a09      	ldr	r2, [pc, #36]	; (8001098 <BoardTemp+0x60>)
 8001074:	fb82 1203 	smull	r1, r2, r2, r3
 8001078:	441a      	add	r2, r3
 800107a:	12d2      	asrs	r2, r2, #11
 800107c:	17db      	asrs	r3, r3, #31
 800107e:	1a9b      	subs	r3, r3, r2
 8001080:	b2db      	uxtb	r3, r3
 8001082:	3b51      	subs	r3, #81	; 0x51
 8001084:	b2da      	uxtb	r2, r3
 8001086:	4b03      	ldr	r3, [pc, #12]	; (8001094 <BoardTemp+0x5c>)
 8001088:	729a      	strb	r2, [r3, #10]
	
	//HAL_IS_BIT_CLR(hadc1.Instance->CR2, ADC_CR2_TSVREFE);
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200001a4 	.word	0x200001a4
 8001094:	200001b4 	.word	0x200001b4
 8001098:	80080081 	.word	0x80080081

0800109c <Read_Analog_Sensors>:

void Read_Analog_Sensors(void)
{	
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
	HighVoltage();
 80010a0:	f7ff ff3e 	bl	8000f20 <HighVoltage>
	BatteryVoltage();
 80010a4:	f7ff ff6a 	bl	8000f7c <BatteryVoltage>
	EngineTemp();
 80010a8:	f7ff ff9a 	bl	8000fe0 <EngineTemp>
	BoardTemp();
 80010ac:	f7ff ffc4 	bl	8001038 <BoardTemp>
}	
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <Filter16bits>:

    return((uint8_t)varFiltered);
}

uint16_t Filter16bits(uint16_t varOld,uint16_t var,uint8_t k)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	80fb      	strh	r3, [r7, #6]
 80010be:	460b      	mov	r3, r1
 80010c0:	80bb      	strh	r3, [r7, #4]
 80010c2:	4613      	mov	r3, r2
 80010c4:	70fb      	strb	r3, [r7, #3]
    int32_t varFiltered;
	  
    varFiltered=(int32_t)varOld-(int32_t)var;
 80010c6:	88fa      	ldrh	r2, [r7, #6]
 80010c8:	88bb      	ldrh	r3, [r7, #4]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	60fb      	str	r3, [r7, #12]
    varFiltered=(int32_t)var+((int32_t)(((int32_t)k*varFiltered)/255));    
 80010ce:	88ba      	ldrh	r2, [r7, #4]
 80010d0:	78fb      	ldrb	r3, [r7, #3]
 80010d2:	68f9      	ldr	r1, [r7, #12]
 80010d4:	fb01 f303 	mul.w	r3, r1, r3
 80010d8:	4907      	ldr	r1, [pc, #28]	; (80010f8 <Filter16bits+0x44>)
 80010da:	fb81 0103 	smull	r0, r1, r1, r3
 80010de:	4419      	add	r1, r3
 80010e0:	11c9      	asrs	r1, r1, #7
 80010e2:	17db      	asrs	r3, r3, #31
 80010e4:	1acb      	subs	r3, r1, r3
 80010e6:	4413      	add	r3, r2
 80010e8:	60fb      	str	r3, [r7, #12]
	
    return((uint16_t)varFiltered);
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	b29b      	uxth	r3, r3
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3714      	adds	r7, #20
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr
 80010f8:	80808081 	.word	0x80808081

080010fc <binarySearch>:

// A iterative binary search function. It returns
// location of x in given array arr[l..r] if present,
// otherwise -1
uint8_t binarySearch(volatile uint16_t array[], uint8_t first, uint8_t last, uint16_t search)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	4608      	mov	r0, r1
 8001106:	4611      	mov	r1, r2
 8001108:	461a      	mov	r2, r3
 800110a:	4603      	mov	r3, r0
 800110c:	70fb      	strb	r3, [r7, #3]
 800110e:	460b      	mov	r3, r1
 8001110:	70bb      	strb	r3, [r7, #2]
 8001112:	4613      	mov	r3, r2
 8001114:	803b      	strh	r3, [r7, #0]
    uint8_t middle;

    middle = (first+last)>>1;
 8001116:	78fa      	ldrb	r2, [r7, #3]
 8001118:	78bb      	ldrb	r3, [r7, #2]
 800111a:	4413      	add	r3, r2
 800111c:	105b      	asrs	r3, r3, #1
 800111e:	73fb      	strb	r3, [r7, #15]

    while (first <= last)
 8001120:	e029      	b.n	8001176 <binarySearch+0x7a>
    {
        if((search >= array[middle])&&
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	881b      	ldrh	r3, [r3, #0]
 800112c:	b29b      	uxth	r3, r3
 800112e:	883a      	ldrh	r2, [r7, #0]
 8001130:	429a      	cmp	r2, r3
 8001132:	d30b      	bcc.n	800114c <binarySearch+0x50>
           (search <= array[middle+1]))
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	3301      	adds	r3, #1
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	881b      	ldrh	r3, [r3, #0]
 8001140:	b29b      	uxth	r3, r3
        if((search >= array[middle])&&
 8001142:	883a      	ldrh	r2, [r7, #0]
 8001144:	429a      	cmp	r2, r3
 8001146:	d801      	bhi.n	800114c <binarySearch+0x50>
        {
            return middle;
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	e019      	b.n	8001180 <binarySearch+0x84>
        }
        else if(search > array[middle+1])
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	3301      	adds	r3, #1
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	4413      	add	r3, r2
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	b29b      	uxth	r3, r3
 800115a:	883a      	ldrh	r2, [r7, #0]
 800115c:	429a      	cmp	r2, r3
 800115e:	d903      	bls.n	8001168 <binarySearch+0x6c>
        {
            first = middle+1;
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	3301      	adds	r3, #1
 8001164:	70fb      	strb	r3, [r7, #3]
 8001166:	e001      	b.n	800116c <binarySearch+0x70>
        }
        else //search < array[middle]
        {
            last = middle;
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	70bb      	strb	r3, [r7, #2]
        }

        middle = (first + last)>>1;
 800116c:	78fa      	ldrb	r2, [r7, #3]
 800116e:	78bb      	ldrb	r3, [r7, #2]
 8001170:	4413      	add	r3, r2
 8001172:	105b      	asrs	r3, r3, #1
 8001174:	73fb      	strb	r3, [r7, #15]
    while (first <= last)
 8001176:	78fa      	ldrb	r2, [r7, #3]
 8001178:	78bb      	ldrb	r3, [r7, #2]
 800117a:	429a      	cmp	r2, r3
 800117c:	d9d1      	bls.n	8001122 <binarySearch+0x26>
    }

    return (255u);
 800117e:	23ff      	movs	r3, #255	; 0xff
}
 8001180:	4618      	mov	r0, r3
 8001182:	3714      	adds	r7, #20
 8001184:	46bd      	mov	sp, r7
 8001186:	bc80      	pop	{r7}
 8001188:	4770      	bx	lr

0800118a <linearInterpolation>:

//This function was prepared to return a 8 bits value, however is saturated  in 64
//Its mandatory in rpm array there are some difference value between two adjacent fields, if do not respect will cause an error return 0xFF
uint8_t linearInterpolation(uint16_t value, volatile uint16_t x_array[], volatile uint8_t y_array[])
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b086      	sub	sp, #24
 800118e:	af00      	add	r7, sp, #0
 8001190:	4603      	mov	r3, r0
 8001192:	60b9      	str	r1, [r7, #8]
 8001194:	607a      	str	r2, [r7, #4]
 8001196:	81fb      	strh	r3, [r7, #14]
    uint8_t interp_index;
    uint8_t interp_res;

    //Advance saturation for array min and max
    if(value<x_array[0])
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	881b      	ldrh	r3, [r3, #0]
 800119c:	b29b      	uxth	r3, r3
 800119e:	89fa      	ldrh	r2, [r7, #14]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d203      	bcs.n	80011ac <linearInterpolation+0x22>
    {
        return(y_array[0]);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	e05d      	b.n	8001268 <linearInterpolation+0xde>
    }
    else if(value>x_array[11])
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	3316      	adds	r3, #22
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	89fa      	ldrh	r2, [r7, #14]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d904      	bls.n	80011c4 <linearInterpolation+0x3a>
    {
        return(y_array[11]);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	330b      	adds	r3, #11
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	e051      	b.n	8001268 <linearInterpolation+0xde>
    }

    interp_index = binarySearch(x_array, 0, 11, value);
 80011c4:	89fb      	ldrh	r3, [r7, #14]
 80011c6:	220b      	movs	r2, #11
 80011c8:	2100      	movs	r1, #0
 80011ca:	68b8      	ldr	r0, [r7, #8]
 80011cc:	f7ff ff96 	bl	80010fc <binarySearch>
 80011d0:	4603      	mov	r3, r0
 80011d2:	75bb      	strb	r3, [r7, #22]

    if(((x_array[interp_index+1]-x_array[interp_index])!=0)&&(interp_index!=255u))
 80011d4:	7dbb      	ldrb	r3, [r7, #22]
 80011d6:	3301      	adds	r3, #1
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	68ba      	ldr	r2, [r7, #8]
 80011dc:	4413      	add	r3, r2
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	b29a      	uxth	r2, r3
 80011e2:	7dbb      	ldrb	r3, [r7, #22]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	68b9      	ldr	r1, [r7, #8]
 80011e8:	440b      	add	r3, r1
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d039      	beq.n	8001266 <linearInterpolation+0xdc>
 80011f2:	7dbb      	ldrb	r3, [r7, #22]
 80011f4:	2bff      	cmp	r3, #255	; 0xff
 80011f6:	d036      	beq.n	8001266 <linearInterpolation+0xdc>
    {
        interp_res = (((y_array[interp_index+1]-y_array[interp_index])*(value-x_array[interp_index]))/(x_array[interp_index+1]-x_array[interp_index]))+y_array[interp_index];
 80011f8:	7dbb      	ldrb	r3, [r7, #22]
 80011fa:	3301      	adds	r3, #1
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	4413      	add	r3, r2
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	b2db      	uxtb	r3, r3
 8001204:	4619      	mov	r1, r3
 8001206:	7dbb      	ldrb	r3, [r7, #22]
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	4413      	add	r3, r2
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	b2db      	uxtb	r3, r3
 8001210:	1acb      	subs	r3, r1, r3
 8001212:	89fa      	ldrh	r2, [r7, #14]
 8001214:	7db9      	ldrb	r1, [r7, #22]
 8001216:	0049      	lsls	r1, r1, #1
 8001218:	68b8      	ldr	r0, [r7, #8]
 800121a:	4401      	add	r1, r0
 800121c:	8809      	ldrh	r1, [r1, #0]
 800121e:	b289      	uxth	r1, r1
 8001220:	1a52      	subs	r2, r2, r1
 8001222:	fb03 f202 	mul.w	r2, r3, r2
 8001226:	7dbb      	ldrb	r3, [r7, #22]
 8001228:	3301      	adds	r3, #1
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	68b9      	ldr	r1, [r7, #8]
 800122e:	440b      	add	r3, r1
 8001230:	881b      	ldrh	r3, [r3, #0]
 8001232:	b29b      	uxth	r3, r3
 8001234:	4618      	mov	r0, r3
 8001236:	7dbb      	ldrb	r3, [r7, #22]
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	68b9      	ldr	r1, [r7, #8]
 800123c:	440b      	add	r3, r1
 800123e:	881b      	ldrh	r3, [r3, #0]
 8001240:	b29b      	uxth	r3, r3
 8001242:	1ac3      	subs	r3, r0, r3
 8001244:	fb92 f3f3 	sdiv	r3, r2, r3
 8001248:	b2da      	uxtb	r2, r3
 800124a:	7dbb      	ldrb	r3, [r7, #22]
 800124c:	6879      	ldr	r1, [r7, #4]
 800124e:	440b      	add	r3, r1
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b2db      	uxtb	r3, r3
 8001254:	4413      	add	r3, r2
 8001256:	75fb      	strb	r3, [r7, #23]
        if(interp_res>64u)
 8001258:	7dfb      	ldrb	r3, [r7, #23]
 800125a:	2b40      	cmp	r3, #64	; 0x40
 800125c:	d901      	bls.n	8001262 <linearInterpolation+0xd8>
        {
            interp_res = 64u;
 800125e:	2340      	movs	r3, #64	; 0x40
 8001260:	75fb      	strb	r3, [r7, #23]
        }
        return(interp_res);
 8001262:	7dfb      	ldrb	r3, [r7, #23]
 8001264:	e000      	b.n	8001268 <linearInterpolation+0xde>
    }
    else
    {
        return(255u);
 8001266:	23ff      	movs	r3, #255	; 0xff
    }
}
 8001268:	4618      	mov	r0, r3
 800126a:	3718      	adds	r7, #24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <Statistics>:

void Statistics(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
    scenario.engineSpeedFiltered = Filter16bits(scenario.Engine_Speed,scenario.Engine_Speed_old,50u);
 8001274:	4b19      	ldr	r3, [pc, #100]	; (80012dc <Statistics+0x6c>)
 8001276:	885b      	ldrh	r3, [r3, #2]
 8001278:	b29b      	uxth	r3, r3
 800127a:	4a18      	ldr	r2, [pc, #96]	; (80012dc <Statistics+0x6c>)
 800127c:	8812      	ldrh	r2, [r2, #0]
 800127e:	b291      	uxth	r1, r2
 8001280:	2232      	movs	r2, #50	; 0x32
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff ff16 	bl	80010b4 <Filter16bits>
 8001288:	4603      	mov	r3, r0
 800128a:	461a      	mov	r2, r3
 800128c:	4b13      	ldr	r3, [pc, #76]	; (80012dc <Statistics+0x6c>)
 800128e:	80da      	strh	r2, [r3, #6]
    scenario.avarageEngineSpeed = (scenario.avarageEngineSpeed+scenario.Engine_Speed)>>1;
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <Statistics+0x6c>)
 8001292:	891b      	ldrh	r3, [r3, #8]
 8001294:	b29b      	uxth	r3, r3
 8001296:	461a      	mov	r2, r3
 8001298:	4b10      	ldr	r3, [pc, #64]	; (80012dc <Statistics+0x6c>)
 800129a:	885b      	ldrh	r3, [r3, #2]
 800129c:	b29b      	uxth	r3, r3
 800129e:	4413      	add	r3, r2
 80012a0:	105b      	asrs	r3, r3, #1
 80012a2:	b29a      	uxth	r2, r3
 80012a4:	4b0d      	ldr	r3, [pc, #52]	; (80012dc <Statistics+0x6c>)
 80012a6:	811a      	strh	r2, [r3, #8]
    if(scenario.Measured_Period>0)
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <Statistics+0x6c>)
 80012aa:	69db      	ldr	r3, [r3, #28]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d00e      	beq.n	80012ce <Statistics+0x5e>
    {
    	scenario.sensorAngDisplecementMeasured = (scenario.TDuty_Input_Signal*360u)/scenario.Measured_Period;
 80012b0:	4b0a      	ldr	r3, [pc, #40]	; (80012dc <Statistics+0x6c>)
 80012b2:	6a1b      	ldr	r3, [r3, #32]
 80012b4:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80012b8:	fb03 f202 	mul.w	r2, r3, r2
 80012bc:	4b07      	ldr	r3, [pc, #28]	; (80012dc <Statistics+0x6c>)
 80012be:	69db      	ldr	r3, [r3, #28]
 80012c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	4b05      	ldr	r3, [pc, #20]	; (80012dc <Statistics+0x6c>)
 80012c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    }
    else
    {
    	scenario.sensorAngDisplecementMeasured = calibFlashBlock.Calibration_RAM.sensorAngDisplecement;
    }
}
 80012cc:	e004      	b.n	80012d8 <Statistics+0x68>
    	scenario.sensorAngDisplecementMeasured = calibFlashBlock.Calibration_RAM.sensorAngDisplecement;
 80012ce:	4b04      	ldr	r3, [pc, #16]	; (80012e0 <Statistics+0x70>)
 80012d0:	785a      	ldrb	r2, [r3, #1]
 80012d2:	4b02      	ldr	r3, [pc, #8]	; (80012dc <Statistics+0x6c>)
 80012d4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	20000100 	.word	0x20000100
 80012e0:	200000cc 	.word	0x200000cc

080012e4 <predictionCalc>:

uint32_t predictionCalc(uint32_t period)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
    static int32_t dtpred;
    static int32_t tddts;
    static int32_t tddtpred;
    static int32_t t2dddts;

    errt = period - dtpred;
 80012ec:	4b2c      	ldr	r3, [pc, #176]	; (80013a0 <predictionCalc+0xbc>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	461a      	mov	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	1a9b      	subs	r3, r3, r2
 80012f6:	461a      	mov	r2, r3
 80012f8:	4b2a      	ldr	r3, [pc, #168]	; (80013a4 <predictionCalc+0xc0>)
 80012fa:	601a      	str	r2, [r3, #0]

    //alpha-beta-gamma filter prediction
    dts = dtpred + ((calibFlashBlock.Calibration_RAM.alpha * errt) / 100u);
 80012fc:	4b2a      	ldr	r3, [pc, #168]	; (80013a8 <predictionCalc+0xc4>)
 80012fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001302:	461a      	mov	r2, r3
 8001304:	4b27      	ldr	r3, [pc, #156]	; (80013a4 <predictionCalc+0xc0>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	fb02 f303 	mul.w	r3, r2, r3
 800130c:	461a      	mov	r2, r3
 800130e:	4b27      	ldr	r3, [pc, #156]	; (80013ac <predictionCalc+0xc8>)
 8001310:	fba3 2302 	umull	r2, r3, r3, r2
 8001314:	095b      	lsrs	r3, r3, #5
 8001316:	4a22      	ldr	r2, [pc, #136]	; (80013a0 <predictionCalc+0xbc>)
 8001318:	6812      	ldr	r2, [r2, #0]
 800131a:	4413      	add	r3, r2
 800131c:	461a      	mov	r2, r3
 800131e:	4b24      	ldr	r3, [pc, #144]	; (80013b0 <predictionCalc+0xcc>)
 8001320:	601a      	str	r2, [r3, #0]
    tddts = tddtpred + ((calibFlashBlock.Calibration_RAM.beta * errt) / 100u);
 8001322:	4b21      	ldr	r3, [pc, #132]	; (80013a8 <predictionCalc+0xc4>)
 8001324:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001328:	461a      	mov	r2, r3
 800132a:	4b1e      	ldr	r3, [pc, #120]	; (80013a4 <predictionCalc+0xc0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	fb02 f303 	mul.w	r3, r2, r3
 8001332:	461a      	mov	r2, r3
 8001334:	4b1d      	ldr	r3, [pc, #116]	; (80013ac <predictionCalc+0xc8>)
 8001336:	fba3 2302 	umull	r2, r3, r3, r2
 800133a:	095b      	lsrs	r3, r3, #5
 800133c:	4a1d      	ldr	r2, [pc, #116]	; (80013b4 <predictionCalc+0xd0>)
 800133e:	6812      	ldr	r2, [r2, #0]
 8001340:	4413      	add	r3, r2
 8001342:	461a      	mov	r2, r3
 8001344:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <predictionCalc+0xd4>)
 8001346:	601a      	str	r2, [r3, #0]
    t2dddts = t2dddts + ((calibFlashBlock.Calibration_RAM.gamma * errt) / 100u);
 8001348:	4b17      	ldr	r3, [pc, #92]	; (80013a8 <predictionCalc+0xc4>)
 800134a:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800134e:	461a      	mov	r2, r3
 8001350:	4b14      	ldr	r3, [pc, #80]	; (80013a4 <predictionCalc+0xc0>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	fb02 f303 	mul.w	r3, r2, r3
 8001358:	461a      	mov	r2, r3
 800135a:	4b14      	ldr	r3, [pc, #80]	; (80013ac <predictionCalc+0xc8>)
 800135c:	fba3 2302 	umull	r2, r3, r3, r2
 8001360:	095b      	lsrs	r3, r3, #5
 8001362:	4a16      	ldr	r2, [pc, #88]	; (80013bc <predictionCalc+0xd8>)
 8001364:	6812      	ldr	r2, [r2, #0]
 8001366:	4413      	add	r3, r2
 8001368:	461a      	mov	r2, r3
 800136a:	4b14      	ldr	r3, [pc, #80]	; (80013bc <predictionCalc+0xd8>)
 800136c:	601a      	str	r2, [r3, #0]
    dtpred = dts + tddts + (t2dddts >> 1u);
 800136e:	4b10      	ldr	r3, [pc, #64]	; (80013b0 <predictionCalc+0xcc>)
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <predictionCalc+0xd4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	441a      	add	r2, r3
 8001378:	4b10      	ldr	r3, [pc, #64]	; (80013bc <predictionCalc+0xd8>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	105b      	asrs	r3, r3, #1
 800137e:	4413      	add	r3, r2
 8001380:	4a07      	ldr	r2, [pc, #28]	; (80013a0 <predictionCalc+0xbc>)
 8001382:	6013      	str	r3, [r2, #0]
    tddtpred = tddts + t2dddts;
 8001384:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <predictionCalc+0xd4>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b0c      	ldr	r3, [pc, #48]	; (80013bc <predictionCalc+0xd8>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4413      	add	r3, r2
 800138e:	4a09      	ldr	r2, [pc, #36]	; (80013b4 <predictionCalc+0xd0>)
 8001390:	6013      	str	r3, [r2, #0]

    return(tddtpred);
 8001392:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <predictionCalc+0xd0>)
 8001394:	681b      	ldr	r3, [r3, #0]
}
 8001396:	4618      	mov	r0, r3
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr
 80013a0:	200001d4 	.word	0x200001d4
 80013a4:	200001d8 	.word	0x200001d8
 80013a8:	200000cc 	.word	0x200000cc
 80013ac:	51eb851f 	.word	0x51eb851f
 80013b0:	200001dc 	.word	0x200001dc
 80013b4:	200001e0 	.word	0x200001e0
 80013b8:	200001e4 	.word	0x200001e4
 80013bc:	200001e8 	.word	0x200001e8

080013c0 <Periodic_task>:
#include "GENERAL_DEF.h"

sched_var array_sched_var[3]={{FALSE,0},{FALSE,0},{FALSE,0}};   //Scheduller

void Periodic_task(uint32_t period, void (*func)(void), sched_var var[], uint8_t pos)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
 80013cc:	70fb      	strb	r3, [r7, #3]
    volatile uint32_t counter;

    counter = HAL_GetTick();
 80013ce:	f001 faa9 	bl	8002924 <HAL_GetTick>
 80013d2:	4603      	mov	r3, r0
 80013d4:	617b      	str	r3, [r7, #20]

    if(var[pos].program == FALSE)
 80013d6:	78fb      	ldrb	r3, [r7, #3]
 80013d8:	00db      	lsls	r3, r3, #3
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	4413      	add	r3, r2
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d10d      	bne.n	8001400 <Periodic_task+0x40>
    {
		var[pos].target_time = counter+period;
 80013e4:	6979      	ldr	r1, [r7, #20]
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	00db      	lsls	r3, r3, #3
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	4413      	add	r3, r2
 80013ee:	68fa      	ldr	r2, [r7, #12]
 80013f0:	440a      	add	r2, r1
 80013f2:	605a      	str	r2, [r3, #4]
        var[pos].program = TRUE;
 80013f4:	78fb      	ldrb	r3, [r7, #3]
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	4413      	add	r3, r2
 80013fc:	2201      	movs	r2, #1
 80013fe:	701a      	strb	r2, [r3, #0]
    }

    if(counter>=var[pos].target_time)
 8001400:	78fb      	ldrb	r3, [r7, #3]
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	4413      	add	r3, r2
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	429a      	cmp	r2, r3
 800140e:	d807      	bhi.n	8001420 <Periodic_task+0x60>
    {
        var[pos].program = FALSE;
 8001410:	78fb      	ldrb	r3, [r7, #3]
 8001412:	00db      	lsls	r3, r3, #3
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	4413      	add	r3, r2
 8001418:	2200      	movs	r2, #0
 800141a:	701a      	strb	r2, [r3, #0]
        (*func)();
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	4798      	blx	r3
    }
}
 8001420:	bf00      	nop
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <initializeCalibOnRAM>:
/*  Function definition      */
/*                           */
/*****************************/

void initializeCalibOnRAM(void)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
    uint32_t i;

    for(i=0;i<sizeof(dataCalibration);i++)
 800142e:	2300      	movs	r3, #0
 8001430:	607b      	str	r3, [r7, #4]
 8001432:	e00b      	b.n	800144c <initializeCalibOnRAM+0x24>
    {
			  calibFlashBlock.array_Calibration_RAM_UART[i] = Initial_Calibration.array_Calibration_RAM_UART[i];
 8001434:	4a0a      	ldr	r2, [pc, #40]	; (8001460 <initializeCalibOnRAM+0x38>)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4413      	add	r3, r2
 800143a:	7819      	ldrb	r1, [r3, #0]
 800143c:	4a09      	ldr	r2, [pc, #36]	; (8001464 <initializeCalibOnRAM+0x3c>)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4413      	add	r3, r2
 8001442:	460a      	mov	r2, r1
 8001444:	701a      	strb	r2, [r3, #0]
    for(i=0;i<sizeof(dataCalibration);i++)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	3301      	adds	r3, #1
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b2b      	cmp	r3, #43	; 0x2b
 8001450:	d9f0      	bls.n	8001434 <initializeCalibOnRAM+0xc>
    }
}
 8001452:	bf00      	nop
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	08007910 	.word	0x08007910
 8001464:	200000cc 	.word	0x200000cc

08001468 <copyCalibUartToRam>:

void copyCalibUartToRam(void)	
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
    uint32_t i;

    for(i=0;i<sizeof(dataCalibration);i++)
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	e00b      	b.n	800148c <copyCalibUartToRam+0x24>
    {
        calibFlashBlock.array_Calibration_RAM_UART[i] = UART1_rxBuffer[i+1];
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3301      	adds	r3, #1
 8001478:	4a09      	ldr	r2, [pc, #36]	; (80014a0 <copyCalibUartToRam+0x38>)
 800147a:	5cd1      	ldrb	r1, [r2, r3]
 800147c:	4a09      	ldr	r2, [pc, #36]	; (80014a4 <copyCalibUartToRam+0x3c>)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4413      	add	r3, r2
 8001482:	460a      	mov	r2, r1
 8001484:	701a      	strb	r2, [r3, #0]
    for(i=0;i<sizeof(dataCalibration);i++)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	3301      	adds	r3, #1
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2b2b      	cmp	r3, #43	; 0x2b
 8001490:	d9f0      	bls.n	8001474 <copyCalibUartToRam+0xc>
    }
}
 8001492:	bf00      	nop
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	20000254 	.word	0x20000254
 80014a4:	200000cc 	.word	0x200000cc

080014a8 <saveCalibRamToFlash>:
        UART1_rxBuffer[i] = calibFlashBlock.array_Calibration_RAM[i];
    }
}

void saveCalibRamToFlash(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
		Flash_Write_Data (refAddress, calibFlashBlock.array_Calibration_RAM, (sizeof(calibFlashBlock.array_Calibration_RAM))>>2);		
 80014ac:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <saveCalibRamToFlash+0x18>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	220b      	movs	r2, #11
 80014b2:	4904      	ldr	r1, [pc, #16]	; (80014c4 <saveCalibRamToFlash+0x1c>)
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7fe fec9 	bl	800024c <Flash_Write_Data>
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000028 	.word	0x20000028
 80014c4:	200000cc 	.word	0x200000cc

080014c8 <copyCalibFlashToRam>:

void copyCalibFlashToRam(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
    Flash_Read_Data (refAddress, calibFlashBlock.array_Calibration_RAM);		
 80014cc:	4b03      	ldr	r3, [pc, #12]	; (80014dc <copyCalibFlashToRam+0x14>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4903      	ldr	r1, [pc, #12]	; (80014e0 <copyCalibFlashToRam+0x18>)
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7fe ff18 	bl	8000308 <Flash_Read_Data>
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20000028 	.word	0x20000028
 80014e0:	200000cc 	.word	0x200000cc

080014e4 <initializeSysInfoRAM>:

void initializeSysInfoRAM(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
    uint32_t i;

    for(i=0;i<sizeof(systemInfo);i++)
 80014ea:	2300      	movs	r3, #0
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	e00b      	b.n	8001508 <initializeSysInfoRAM+0x24>
    {
			  sysInfoBlock.array_systemInfo_RAM_UART[i] = Initial_SystemInfo.array_systemInfo_RAM_UART[i];
 80014f0:	4a0a      	ldr	r2, [pc, #40]	; (800151c <initializeSysInfoRAM+0x38>)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4413      	add	r3, r2
 80014f6:	7819      	ldrb	r1, [r3, #0]
 80014f8:	4a09      	ldr	r2, [pc, #36]	; (8001520 <initializeSysInfoRAM+0x3c>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4413      	add	r3, r2
 80014fe:	460a      	mov	r2, r1
 8001500:	701a      	strb	r2, [r3, #0]
    for(i=0;i<sizeof(systemInfo);i++)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	3301      	adds	r3, #1
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2b05      	cmp	r3, #5
 800150c:	d9f0      	bls.n	80014f0 <initializeSysInfoRAM+0xc>
    }
}
 800150e:	bf00      	nop
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	08007908 	.word	0x08007908
 8001520:	200000f8 	.word	0x200000f8

08001524 <saveSystemData>:

void saveSystemData(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
		Flash_Write_Data (0x0800F420, sysInfoBlock.array_systemInfo_RAM, (sizeof(sysInfoBlock.array_systemInfo_RAM))>>2);		
 8001528:	2202      	movs	r2, #2
 800152a:	4903      	ldr	r1, [pc, #12]	; (8001538 <saveSystemData+0x14>)
 800152c:	4803      	ldr	r0, [pc, #12]	; (800153c <saveSystemData+0x18>)
 800152e:	f7fe fe8d 	bl	800024c <Flash_Write_Data>
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200000f8 	.word	0x200000f8
 800153c:	0800f420 	.word	0x0800f420

08001540 <copySystemInfoFlashToRam>:

void copySystemInfoFlashToRam(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
    Flash_Read_Data (0x0800F420, sysInfoBlock.array_systemInfo_RAM);		
 8001544:	4902      	ldr	r1, [pc, #8]	; (8001550 <copySystemInfoFlashToRam+0x10>)
 8001546:	4803      	ldr	r0, [pc, #12]	; (8001554 <copySystemInfoFlashToRam+0x14>)
 8001548:	f7fe fede 	bl	8000308 <Flash_Read_Data>
}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	200000f8 	.word	0x200000f8
 8001554:	0800f420 	.word	0x0800f420

08001558 <transmitCalibToUART>:

void transmitCalibToUART(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
    uint32_t i;
    uint8_t checksum;
    uint32_t buffer_length;

    if(transmstatus == TRANSMISSION_DONE)
 800155e:	4b2a      	ldr	r3, [pc, #168]	; (8001608 <transmitCalibToUART+0xb0>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d14c      	bne.n	8001600 <transmitCalibToUART+0xa8>
    {
        buffer_length = sizeof(UART1_txBuffer);
 8001566:	2339      	movs	r3, #57	; 0x39
 8001568:	607b      	str	r3, [r7, #4]
			
				for(i=0;i<buffer_length;i++)
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	e007      	b.n	8001580 <transmitCalibToUART+0x28>
				{
						UART1_txBuffer[i] = 0x00;
 8001570:	4a26      	ldr	r2, [pc, #152]	; (800160c <transmitCalibToUART+0xb4>)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	4413      	add	r3, r2
 8001576:	2200      	movs	r2, #0
 8001578:	701a      	strb	r2, [r3, #0]
				for(i=0;i<buffer_length;i++)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	3301      	adds	r3, #1
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fa      	ldr	r2, [r7, #12]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	429a      	cmp	r2, r3
 8001586:	d3f3      	bcc.n	8001570 <transmitCalibToUART+0x18>
			  }
			
        UART1_txBuffer[0] = 0x96;
 8001588:	4b20      	ldr	r3, [pc, #128]	; (800160c <transmitCalibToUART+0xb4>)
 800158a:	2296      	movs	r2, #150	; 0x96
 800158c:	701a      	strb	r2, [r3, #0]
				
				for (i=1;i<45;i++)
 800158e:	2301      	movs	r3, #1
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	e00b      	b.n	80015ac <transmitCalibToUART+0x54>
        {
            UART1_txBuffer[i] = calibFlashBlock.array_Calibration_RAM_UART[i-1];            
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	3b01      	subs	r3, #1
 8001598:	4a1d      	ldr	r2, [pc, #116]	; (8001610 <transmitCalibToUART+0xb8>)
 800159a:	5cd1      	ldrb	r1, [r2, r3]
 800159c:	4a1b      	ldr	r2, [pc, #108]	; (800160c <transmitCalibToUART+0xb4>)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	4413      	add	r3, r2
 80015a2:	460a      	mov	r2, r1
 80015a4:	701a      	strb	r2, [r3, #0]
				for (i=1;i<45;i++)
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	3301      	adds	r3, #1
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2b2c      	cmp	r3, #44	; 0x2c
 80015b0:	d9f0      	bls.n	8001594 <transmitCalibToUART+0x3c>
        }
				
        checksum = UART1_txBuffer[0];
 80015b2:	4b16      	ldr	r3, [pc, #88]	; (800160c <transmitCalibToUART+0xb4>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	72fb      	strb	r3, [r7, #11]

        for (i=1;i<buffer_length-2;i++)
 80015b8:	2301      	movs	r3, #1
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	e009      	b.n	80015d2 <transmitCalibToUART+0x7a>
        {
            checksum += UART1_txBuffer[i];
 80015be:	4a13      	ldr	r2, [pc, #76]	; (800160c <transmitCalibToUART+0xb4>)
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	4413      	add	r3, r2
 80015c4:	781a      	ldrb	r2, [r3, #0]
 80015c6:	7afb      	ldrb	r3, [r7, #11]
 80015c8:	4413      	add	r3, r2
 80015ca:	72fb      	strb	r3, [r7, #11]
        for (i=1;i<buffer_length-2;i++)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	3301      	adds	r3, #1
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	3b02      	subs	r3, #2
 80015d6:	68fa      	ldr	r2, [r7, #12]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d3f0      	bcc.n	80015be <transmitCalibToUART+0x66>
        }

        UART1_txBuffer[buffer_length-2] = checksum;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3b02      	subs	r3, #2
 80015e0:	490a      	ldr	r1, [pc, #40]	; (800160c <transmitCalibToUART+0xb4>)
 80015e2:	7afa      	ldrb	r2, [r7, #11]
 80015e4:	54ca      	strb	r2, [r1, r3]
				UART1_txBuffer[buffer_length-1] = '\n';
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3b01      	subs	r3, #1
 80015ea:	4a08      	ldr	r2, [pc, #32]	; (800160c <transmitCalibToUART+0xb4>)
 80015ec:	210a      	movs	r1, #10
 80015ee:	54d1      	strb	r1, [r2, r3]
				
        transmstatus = TRANSMITING;
 80015f0:	4b05      	ldr	r3, [pc, #20]	; (8001608 <transmitCalibToUART+0xb0>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit_DMA(&huart1, UART1_txBuffer, sizeof(UART1_txBuffer));
 80015f6:	2239      	movs	r2, #57	; 0x39
 80015f8:	4904      	ldr	r1, [pc, #16]	; (800160c <transmitCalibToUART+0xb4>)
 80015fa:	4806      	ldr	r0, [pc, #24]	; (8001614 <transmitCalibToUART+0xbc>)
 80015fc:	f004 ff00 	bl	8006400 <HAL_UART_Transmit_DMA>
    }
}
 8001600:	bf00      	nop
 8001602:	3710      	adds	r7, #16
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000024 	.word	0x20000024
 800160c:	20000218 	.word	0x20000218
 8001610:	200000cc 	.word	0x200000cc
 8001614:	20000394 	.word	0x20000394

08001618 <transmitsysInfoBlockToUART>:

void transmitsysInfoBlockToUART(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
    uint32_t i;
    uint8_t checksum;
    uint32_t buffer_length;

    if(transmstatus == TRANSMISSION_DONE)
 800161e:	4b2a      	ldr	r3, [pc, #168]	; (80016c8 <transmitsysInfoBlockToUART+0xb0>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d14c      	bne.n	80016c0 <transmitsysInfoBlockToUART+0xa8>
    {
        buffer_length = sizeof(UART1_txBuffer);
 8001626:	2339      	movs	r3, #57	; 0x39
 8001628:	607b      	str	r3, [r7, #4]
			
				for(i=0;i<buffer_length;i++)
 800162a:	2300      	movs	r3, #0
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	e007      	b.n	8001640 <transmitsysInfoBlockToUART+0x28>
				{
						UART1_txBuffer[i] = 0x00;
 8001630:	4a26      	ldr	r2, [pc, #152]	; (80016cc <transmitsysInfoBlockToUART+0xb4>)
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	4413      	add	r3, r2
 8001636:	2200      	movs	r2, #0
 8001638:	701a      	strb	r2, [r3, #0]
				for(i=0;i<buffer_length;i++)
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	3301      	adds	r3, #1
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fa      	ldr	r2, [r7, #12]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	429a      	cmp	r2, r3
 8001646:	d3f3      	bcc.n	8001630 <transmitsysInfoBlockToUART+0x18>
			  }
				
				UART1_txBuffer[0] = 0x45;
 8001648:	4b20      	ldr	r3, [pc, #128]	; (80016cc <transmitsysInfoBlockToUART+0xb4>)
 800164a:	2245      	movs	r2, #69	; 0x45
 800164c:	701a      	strb	r2, [r3, #0]
				
				for(i=1;i<9;i++)
 800164e:	2301      	movs	r3, #1
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	e00b      	b.n	800166c <transmitsysInfoBlockToUART+0x54>
				{
						UART1_txBuffer[i] = sysInfoBlock.array_systemInfo_RAM_UART[i-1];
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	3b01      	subs	r3, #1
 8001658:	4a1d      	ldr	r2, [pc, #116]	; (80016d0 <transmitsysInfoBlockToUART+0xb8>)
 800165a:	5cd1      	ldrb	r1, [r2, r3]
 800165c:	4a1b      	ldr	r2, [pc, #108]	; (80016cc <transmitsysInfoBlockToUART+0xb4>)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	4413      	add	r3, r2
 8001662:	460a      	mov	r2, r1
 8001664:	701a      	strb	r2, [r3, #0]
				for(i=1;i<9;i++)
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	3301      	adds	r3, #1
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2b08      	cmp	r3, #8
 8001670:	d9f0      	bls.n	8001654 <transmitsysInfoBlockToUART+0x3c>
				}
			
        checksum = UART1_txBuffer[0];
 8001672:	4b16      	ldr	r3, [pc, #88]	; (80016cc <transmitsysInfoBlockToUART+0xb4>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	72fb      	strb	r3, [r7, #11]

        for (i=1;i<buffer_length-2;i++)
 8001678:	2301      	movs	r3, #1
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	e009      	b.n	8001692 <transmitsysInfoBlockToUART+0x7a>
        {
            checksum += UART1_txBuffer[i];
 800167e:	4a13      	ldr	r2, [pc, #76]	; (80016cc <transmitsysInfoBlockToUART+0xb4>)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	781a      	ldrb	r2, [r3, #0]
 8001686:	7afb      	ldrb	r3, [r7, #11]
 8001688:	4413      	add	r3, r2
 800168a:	72fb      	strb	r3, [r7, #11]
        for (i=1;i<buffer_length-2;i++)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	3301      	adds	r3, #1
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	3b02      	subs	r3, #2
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	429a      	cmp	r2, r3
 800169a:	d3f0      	bcc.n	800167e <transmitsysInfoBlockToUART+0x66>
        }

        UART1_txBuffer[buffer_length-2] = checksum;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3b02      	subs	r3, #2
 80016a0:	490a      	ldr	r1, [pc, #40]	; (80016cc <transmitsysInfoBlockToUART+0xb4>)
 80016a2:	7afa      	ldrb	r2, [r7, #11]
 80016a4:	54ca      	strb	r2, [r1, r3]
				UART1_txBuffer[buffer_length-1] = '\n';
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	3b01      	subs	r3, #1
 80016aa:	4a08      	ldr	r2, [pc, #32]	; (80016cc <transmitsysInfoBlockToUART+0xb4>)
 80016ac:	210a      	movs	r1, #10
 80016ae:	54d1      	strb	r1, [r2, r3]
				
        transmstatus = TRANSMITING;
 80016b0:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <transmitsysInfoBlockToUART+0xb0>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit_DMA(&huart1, UART1_txBuffer, sizeof(UART1_txBuffer));
 80016b6:	2239      	movs	r2, #57	; 0x39
 80016b8:	4904      	ldr	r1, [pc, #16]	; (80016cc <transmitsysInfoBlockToUART+0xb4>)
 80016ba:	4806      	ldr	r0, [pc, #24]	; (80016d4 <transmitsysInfoBlockToUART+0xbc>)
 80016bc:	f004 fea0 	bl	8006400 <HAL_UART_Transmit_DMA>
    }
}
 80016c0:	bf00      	nop
 80016c2:	3710      	adds	r7, #16
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20000024 	.word	0x20000024
 80016cc:	20000218 	.word	0x20000218
 80016d0:	200000f8 	.word	0x200000f8
 80016d4:	20000394 	.word	0x20000394

080016d8 <receiveData>:

void receiveData(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
    uint8_t command;
    uint8_t checksum;
    uint32_t buffer_length;
    uint32_t i;
	  
    if(receptstatus == DATA_AVAILABLE_RX_BUFFER)
 80016de:	4b7e      	ldr	r3, [pc, #504]	; (80018d8 <receiveData+0x200>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f040 80f4 	bne.w	80018d0 <receiveData+0x1f8>
    {
				buffer_length = sizeof(UART1_rxBuffer);
 80016e8:	232d      	movs	r3, #45	; 0x2d
 80016ea:	607b      	str	r3, [r7, #4]

			  checksum = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	73fb      	strb	r3, [r7, #15]
			
        for(i=0;i<buffer_length-1;i++)
 80016f0:	2300      	movs	r3, #0
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	e009      	b.n	800170a <receiveData+0x32>
        {
            checksum += UART1_rxBuffer[i];
 80016f6:	4a79      	ldr	r2, [pc, #484]	; (80018dc <receiveData+0x204>)
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	4413      	add	r3, r2
 80016fc:	781a      	ldrb	r2, [r3, #0]
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
 8001700:	4413      	add	r3, r2
 8001702:	73fb      	strb	r3, [r7, #15]
        for(i=0;i<buffer_length-1;i++)
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	3301      	adds	r3, #1
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	3b01      	subs	r3, #1
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	429a      	cmp	r2, r3
 8001712:	d3f0      	bcc.n	80016f6 <receiveData+0x1e>
        }

        if((UART1_rxBuffer[buffer_length-1]-checksum) == 0u)				
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3b01      	subs	r3, #1
 8001718:	4a70      	ldr	r2, [pc, #448]	; (80018dc <receiveData+0x204>)
 800171a:	5cd3      	ldrb	r3, [r2, r3]
 800171c:	7bfa      	ldrb	r2, [r7, #15]
 800171e:	429a      	cmp	r2, r3
 8001720:	f040 80d0 	bne.w	80018c4 <receiveData+0x1ec>
        {
            command = UART1_rxBuffer[0];
 8001724:	4b6d      	ldr	r3, [pc, #436]	; (80018dc <receiveData+0x204>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	70fb      	strb	r3, [r7, #3]

						switch(command)
 800172a:	78fb      	ldrb	r3, [r7, #3]
 800172c:	2b7f      	cmp	r3, #127	; 0x7f
 800172e:	f300 80cb 	bgt.w	80018c8 <receiveData+0x1f0>
 8001732:	2b47      	cmp	r3, #71	; 0x47
 8001734:	da05      	bge.n	8001742 <receiveData+0x6a>
 8001736:	2b02      	cmp	r3, #2
 8001738:	d07c      	beq.n	8001834 <receiveData+0x15c>
 800173a:	2b03      	cmp	r3, #3
 800173c:	f000 8081 	beq.w	8001842 <receiveData+0x16a>

								case 0x7F:  saveCalibRamToFlash();
														blinkCommunicationLED(2);
                            break;

                default:    break;
 8001740:	e0c2      	b.n	80018c8 <receiveData+0x1f0>
						switch(command)
 8001742:	3b47      	subs	r3, #71	; 0x47
 8001744:	2b38      	cmp	r3, #56	; 0x38
 8001746:	f200 80bf 	bhi.w	80018c8 <receiveData+0x1f0>
 800174a:	a201      	add	r2, pc, #4	; (adr r2, 8001750 <receiveData+0x78>)
 800174c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001750:	08001851 	.word	0x08001851
 8001754:	080018c9 	.word	0x080018c9
 8001758:	080018c9 	.word	0x080018c9
 800175c:	080018c9 	.word	0x080018c9
 8001760:	080018c9 	.word	0x080018c9
 8001764:	080018c9 	.word	0x080018c9
 8001768:	080018c9 	.word	0x080018c9
 800176c:	080018c9 	.word	0x080018c9
 8001770:	080018c9 	.word	0x080018c9
 8001774:	08001861 	.word	0x08001861
 8001778:	0800186f 	.word	0x0800186f
 800177c:	0800187d 	.word	0x0800187d
 8001780:	08001889 	.word	0x08001889
 8001784:	08001895 	.word	0x08001895
 8001788:	080018c9 	.word	0x080018c9
 800178c:	080018c9 	.word	0x080018c9
 8001790:	080018c9 	.word	0x080018c9
 8001794:	080018c9 	.word	0x080018c9
 8001798:	080018c9 	.word	0x080018c9
 800179c:	080018c9 	.word	0x080018c9
 80017a0:	080018c9 	.word	0x080018c9
 80017a4:	080018c9 	.word	0x080018c9
 80017a8:	080018c9 	.word	0x080018c9
 80017ac:	080018c9 	.word	0x080018c9
 80017b0:	080018c9 	.word	0x080018c9
 80017b4:	080018c9 	.word	0x080018c9
 80017b8:	080018c9 	.word	0x080018c9
 80017bc:	080018c9 	.word	0x080018c9
 80017c0:	080018c9 	.word	0x080018c9
 80017c4:	080018c9 	.word	0x080018c9
 80017c8:	080018c9 	.word	0x080018c9
 80017cc:	080018c9 	.word	0x080018c9
 80017d0:	080018c9 	.word	0x080018c9
 80017d4:	080018c9 	.word	0x080018c9
 80017d8:	080018a1 	.word	0x080018a1
 80017dc:	080018c9 	.word	0x080018c9
 80017e0:	080018c9 	.word	0x080018c9
 80017e4:	080018c9 	.word	0x080018c9
 80017e8:	080018c9 	.word	0x080018c9
 80017ec:	080018c9 	.word	0x080018c9
 80017f0:	080018c9 	.word	0x080018c9
 80017f4:	080018c9 	.word	0x080018c9
 80017f8:	080018c9 	.word	0x080018c9
 80017fc:	080018c9 	.word	0x080018c9
 8001800:	080018c9 	.word	0x080018c9
 8001804:	080018c9 	.word	0x080018c9
 8001808:	080018c9 	.word	0x080018c9
 800180c:	080018c9 	.word	0x080018c9
 8001810:	080018c9 	.word	0x080018c9
 8001814:	080018c9 	.word	0x080018c9
 8001818:	080018c9 	.word	0x080018c9
 800181c:	080018c9 	.word	0x080018c9
 8001820:	080018c9 	.word	0x080018c9
 8001824:	080018c9 	.word	0x080018c9
 8001828:	080018c9 	.word	0x080018c9
 800182c:	080018ad 	.word	0x080018ad
 8001830:	080018b9 	.word	0x080018b9
								case 0x02:  flgTransmition = ON;
 8001834:	4b2a      	ldr	r3, [pc, #168]	; (80018e0 <receiveData+0x208>)
 8001836:	2201      	movs	r2, #1
 8001838:	701a      	strb	r2, [r3, #0]
														blinkCommunicationLED(1);
 800183a:	2001      	movs	r0, #1
 800183c:	f7ff fa5a 	bl	8000cf4 <blinkCommunicationLED>
                            break;
 8001840:	e043      	b.n	80018ca <receiveData+0x1f2>
								case 0x03:  flgTransmition = OFF;
 8001842:	4b27      	ldr	r3, [pc, #156]	; (80018e0 <receiveData+0x208>)
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
														blinkCommunicationLED(2);
 8001848:	2002      	movs	r0, #2
 800184a:	f7ff fa53 	bl	8000cf4 <blinkCommunicationLED>
                            break;
 800184e:	e03c      	b.n	80018ca <receiveData+0x1f2>
								case 0x47:  copyCalibUartToRam();	
 8001850:	f7ff fe0a 	bl	8001468 <copyCalibUartToRam>
									          saveCalibRamToFlash();		
 8001854:	f7ff fe28 	bl	80014a8 <saveCalibRamToFlash>
														blinkCommunicationLED(4);
 8001858:	2004      	movs	r0, #4
 800185a:	f7ff fa4b 	bl	8000cf4 <blinkCommunicationLED>
							              break;
 800185e:	e034      	b.n	80018ca <receiveData+0x1f2>
								case 0x50:  Clear_Diagnose(fail_0);
 8001860:	2001      	movs	r0, #1
 8001862:	f7fe fd83 	bl	800036c <Clear_Diagnose>
														blinkCommunicationLED(1);
 8001866:	2001      	movs	r0, #1
 8001868:	f7ff fa44 	bl	8000cf4 <blinkCommunicationLED>
														break;
 800186c:	e02d      	b.n	80018ca <receiveData+0x1f2>
								case 0x51:  Clear_Diagnose(fail_1);
 800186e:	2002      	movs	r0, #2
 8001870:	f7fe fd7c 	bl	800036c <Clear_Diagnose>
														blinkCommunicationLED(2);
 8001874:	2002      	movs	r0, #2
 8001876:	f7ff fa3d 	bl	8000cf4 <blinkCommunicationLED>
														break;
 800187a:	e026      	b.n	80018ca <receiveData+0x1f2>
								case 0x52:  Clear_All_Diagnoses();					
 800187c:	f7fe fd8e 	bl	800039c <Clear_All_Diagnoses>
														blinkCommunicationLED(3);
 8001880:	2003      	movs	r0, #3
 8001882:	f7ff fa37 	bl	8000cf4 <blinkCommunicationLED>
														break;
 8001886:	e020      	b.n	80018ca <receiveData+0x1f2>
								case 0x53:  saveSystemData();              //Record the sysInfoBlock structure to flash
 8001888:	f7ff fe4c 	bl	8001524 <saveSystemData>
														blinkCommunicationLED(5);
 800188c:	2005      	movs	r0, #5
 800188e:	f7ff fa31 	bl	8000cf4 <blinkCommunicationLED>
														break;	
 8001892:	e01a      	b.n	80018ca <receiveData+0x1f2>
								case 0x54:  transmitsysInfoBlockToUART();  //Read sysInfoBlock data by rs232
 8001894:	f7ff fec0 	bl	8001618 <transmitsysInfoBlockToUART>
														blinkCommunicationLED(3);
 8001898:	2003      	movs	r0, #3
 800189a:	f7ff fa2b 	bl	8000cf4 <blinkCommunicationLED>
														break;
 800189e:	e014      	b.n	80018ca <receiveData+0x1f2>
                case 0x69:  transmitCalibToUART();         //Read the calibration by rs232
 80018a0:	f7ff fe5a 	bl	8001558 <transmitCalibToUART>
														blinkCommunicationLED(1);
 80018a4:	2001      	movs	r0, #1
 80018a6:	f7ff fa25 	bl	8000cf4 <blinkCommunicationLED>
                            break;								
 80018aa:	e00e      	b.n	80018ca <receiveData+0x1f2>
							  case 0x7E:  copyCalibUartToRam();
 80018ac:	f7ff fddc 	bl	8001468 <copyCalibUartToRam>
														blinkCommunicationLED(3);
 80018b0:	2003      	movs	r0, #3
 80018b2:	f7ff fa1f 	bl	8000cf4 <blinkCommunicationLED>
                            break;  
 80018b6:	e008      	b.n	80018ca <receiveData+0x1f2>
								case 0x7F:  saveCalibRamToFlash();
 80018b8:	f7ff fdf6 	bl	80014a8 <saveCalibRamToFlash>
														blinkCommunicationLED(2);
 80018bc:	2002      	movs	r0, #2
 80018be:	f7ff fa19 	bl	8000cf4 <blinkCommunicationLED>
                            break;
 80018c2:	e002      	b.n	80018ca <receiveData+0x1f2>
            }
        }
 80018c4:	bf00      	nop
 80018c6:	e000      	b.n	80018ca <receiveData+0x1f2>
                default:    break;
 80018c8:	bf00      	nop

        receptstatus = RECEPTION_DONE;
 80018ca:	4b03      	ldr	r3, [pc, #12]	; (80018d8 <receiveData+0x200>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	701a      	strb	r2, [r3, #0]
    }
}
 80018d0:	bf00      	nop
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000025 	.word	0x20000025
 80018dc:	20000254 	.word	0x20000254
 80018e0:	20000214 	.word	0x20000214

080018e4 <memoryInitialization>:

void memoryInitialization(void)
{	
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	  copyCalibFlashToRam();
 80018e8:	f7ff fdee 	bl	80014c8 <copyCalibFlashToRam>
	
    //Identify if there are some data recorded
    if (calibFlashBlock.Calibration_RAM.Max_Engine_Speed == 0u)
 80018ec:	4b09      	ldr	r3, [pc, #36]	; (8001914 <memoryInitialization+0x30>)
 80018ee:	885b      	ldrh	r3, [r3, #2]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d103      	bne.n	80018fc <memoryInitialization+0x18>
    {
		initializeCalibOnRAM();
 80018f4:	f7ff fd98 	bl	8001428 <initializeCalibOnRAM>
        saveCalibRamToFlash();      
 80018f8:	f7ff fdd6 	bl	80014a8 <saveCalibRamToFlash>
    }
	  		
    copySystemInfoFlashToRam();
 80018fc:	f7ff fe20 	bl	8001540 <copySystemInfoFlashToRam>
		
	if(sysInfoBlock.systemInfo_RAM.minVoltage == 0u)
 8001900:	4b05      	ldr	r3, [pc, #20]	; (8001918 <memoryInitialization+0x34>)
 8001902:	789b      	ldrb	r3, [r3, #2]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d103      	bne.n	8001910 <memoryInitialization+0x2c>
	{
		initializeSysInfoRAM();
 8001908:	f7ff fdec 	bl	80014e4 <initializeSysInfoRAM>
		saveSystemData();
 800190c:	f7ff fe0a 	bl	8001524 <saveSystemData>
	}
}
 8001910:	bf00      	nop
 8001912:	bd80      	pop	{r7, pc}
 8001914:	200000cc 	.word	0x200000cc
 8001918:	200000f8 	.word	0x200000f8

0800191c <overwriteIntEdgeFromCalib>:

void overwriteIntEdgeFromCalib(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
		if(calibFlashBlock.Calibration_RAM.Edge==1)
 8001920:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <overwriteIntEdgeFromCalib+0x7c>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d103      	bne.n	8001930 <overwriteIntEdgeFromCalib+0x14>
		{
				sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001928:	4b1c      	ldr	r3, [pc, #112]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	e002      	b.n	8001936 <overwriteIntEdgeFromCalib+0x1a>
		}
		else
		{
				sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001930:	4b1a      	ldr	r3, [pc, #104]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 8001932:	2202      	movs	r2, #2
 8001934:	601a      	str	r2, [r3, #0]
		}
		sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001936:	4b19      	ldr	r3, [pc, #100]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 8001938:	2201      	movs	r2, #1
 800193a:	605a      	str	r2, [r3, #4]
		sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800193c:	4b17      	ldr	r3, [pc, #92]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 800193e:	2200      	movs	r2, #0
 8001940:	609a      	str	r2, [r3, #8]
		sConfigIC.ICFilter = 3;
 8001942:	4b16      	ldr	r3, [pc, #88]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 8001944:	2203      	movs	r2, #3
 8001946:	60da      	str	r2, [r3, #12]
		if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001948:	2200      	movs	r2, #0
 800194a:	4914      	ldr	r1, [pc, #80]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 800194c:	4814      	ldr	r0, [pc, #80]	; (80019a0 <overwriteIntEdgeFromCalib+0x84>)
 800194e:	f003 ff39 	bl	80057c4 <HAL_TIM_IC_ConfigChannel>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <overwriteIntEdgeFromCalib+0x40>
		{
				Error_Handler();
 8001958:	f000 fc90 	bl	800227c <Error_Handler>
		}
		if(calibFlashBlock.Calibration_RAM.Edge==1)
 800195c:	4b0e      	ldr	r3, [pc, #56]	; (8001998 <overwriteIntEdgeFromCalib+0x7c>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d103      	bne.n	800196c <overwriteIntEdgeFromCalib+0x50>
		{
				sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001964:	4b0d      	ldr	r3, [pc, #52]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 8001966:	2202      	movs	r2, #2
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	e002      	b.n	8001972 <overwriteIntEdgeFromCalib+0x56>
		}
		else
		{
				sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800196c:	4b0b      	ldr	r3, [pc, #44]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
		}
		sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001972:	4b0a      	ldr	r3, [pc, #40]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 8001974:	2202      	movs	r2, #2
 8001976:	605a      	str	r2, [r3, #4]
		sConfigIC.ICFilter = 0;
 8001978:	4b08      	ldr	r3, [pc, #32]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 800197a:	2200      	movs	r2, #0
 800197c:	60da      	str	r2, [r3, #12]
		if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800197e:	2204      	movs	r2, #4
 8001980:	4906      	ldr	r1, [pc, #24]	; (800199c <overwriteIntEdgeFromCalib+0x80>)
 8001982:	4807      	ldr	r0, [pc, #28]	; (80019a0 <overwriteIntEdgeFromCalib+0x84>)
 8001984:	f003 ff1e 	bl	80057c4 <HAL_TIM_IC_ConfigChannel>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <overwriteIntEdgeFromCalib+0x76>
		{
				Error_Handler();
 800198e:	f000 fc75 	bl	800227c <Error_Handler>
		}
}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	200000cc 	.word	0x200000cc
 800199c:	20000204 	.word	0x20000204
 80019a0:	20000304 	.word	0x20000304

080019a4 <transmitSystemInfo>:

void transmitSystemInfo(void)
{
 80019a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019a6:	b08d      	sub	sp, #52	; 0x34
 80019a8:	af08      	add	r7, sp, #32
	
		uint32_t i;
    uint8_t checksum;
    uint32_t buffer_length;

    buffer_length = sizeof(UART1_txBuffer);
 80019aa:	2339      	movs	r3, #57	; 0x39
 80019ac:	607b      	str	r3, [r7, #4]

		sprintf((char *)UART1_txBuffer,"  S%0.5u R%0.5u F%0.5u A%0.3u B%0.3u H%0.3u E%0.3u T%0.3u N%0.3u ",scenario.Engine_Speed,scenario.engineSpeedPred,scenario.engineSpeedFiltered,scenario.nAdv,sensors.VBat,sensors.HighVolt,sensors.EngineTemp,sensors.TempBoard,scenario.sensorAngDisplecementMeasured);
 80019ae:	4b30      	ldr	r3, [pc, #192]	; (8001a70 <transmitSystemInfo+0xcc>)
 80019b0:	885b      	ldrh	r3, [r3, #2]
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	469c      	mov	ip, r3
 80019b6:	4b2e      	ldr	r3, [pc, #184]	; (8001a70 <transmitSystemInfo+0xcc>)
 80019b8:	889b      	ldrh	r3, [r3, #4]
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	469e      	mov	lr, r3
 80019be:	4b2c      	ldr	r3, [pc, #176]	; (8001a70 <transmitSystemInfo+0xcc>)
 80019c0:	88db      	ldrh	r3, [r3, #6]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	461a      	mov	r2, r3
 80019c6:	4b2a      	ldr	r3, [pc, #168]	; (8001a70 <transmitSystemInfo+0xcc>)
 80019c8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	4619      	mov	r1, r3
 80019d0:	4b28      	ldr	r3, [pc, #160]	; (8001a74 <transmitSystemInfo+0xd0>)
 80019d2:	791b      	ldrb	r3, [r3, #4]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	4618      	mov	r0, r3
 80019d8:	4b26      	ldr	r3, [pc, #152]	; (8001a74 <transmitSystemInfo+0xd0>)
 80019da:	7d9b      	ldrb	r3, [r3, #22]
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	461c      	mov	r4, r3
 80019e0:	4b24      	ldr	r3, [pc, #144]	; (8001a74 <transmitSystemInfo+0xd0>)
 80019e2:	7c1b      	ldrb	r3, [r3, #16]
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	461d      	mov	r5, r3
 80019e8:	4b22      	ldr	r3, [pc, #136]	; (8001a74 <transmitSystemInfo+0xd0>)
 80019ea:	7a9b      	ldrb	r3, [r3, #10]
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	461e      	mov	r6, r3
 80019f0:	4b1f      	ldr	r3, [pc, #124]	; (8001a70 <transmitSystemInfo+0xcc>)
 80019f2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	9306      	str	r3, [sp, #24]
 80019fa:	9605      	str	r6, [sp, #20]
 80019fc:	9504      	str	r5, [sp, #16]
 80019fe:	9403      	str	r4, [sp, #12]
 8001a00:	9002      	str	r0, [sp, #8]
 8001a02:	9101      	str	r1, [sp, #4]
 8001a04:	9200      	str	r2, [sp, #0]
 8001a06:	4673      	mov	r3, lr
 8001a08:	4662      	mov	r2, ip
 8001a0a:	491b      	ldr	r1, [pc, #108]	; (8001a78 <transmitSystemInfo+0xd4>)
 8001a0c:	481b      	ldr	r0, [pc, #108]	; (8001a7c <transmitSystemInfo+0xd8>)
 8001a0e:	f005 facb 	bl	8006fa8 <siprintf>
    UART1_txBuffer[0] = 0xFA;
 8001a12:	4b1a      	ldr	r3, [pc, #104]	; (8001a7c <transmitSystemInfo+0xd8>)
 8001a14:	22fa      	movs	r2, #250	; 0xfa
 8001a16:	701a      	strb	r2, [r3, #0]
		
    checksum = UART1_txBuffer[0];
 8001a18:	4b18      	ldr	r3, [pc, #96]	; (8001a7c <transmitSystemInfo+0xd8>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	72fb      	strb	r3, [r7, #11]

    for (i=1;i<buffer_length-2;i++)
 8001a1e:	2301      	movs	r3, #1
 8001a20:	60fb      	str	r3, [r7, #12]
 8001a22:	e009      	b.n	8001a38 <transmitSystemInfo+0x94>
    {
				checksum += UART1_txBuffer[i];
 8001a24:	4a15      	ldr	r2, [pc, #84]	; (8001a7c <transmitSystemInfo+0xd8>)
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	4413      	add	r3, r2
 8001a2a:	781a      	ldrb	r2, [r3, #0]
 8001a2c:	7afb      	ldrb	r3, [r7, #11]
 8001a2e:	4413      	add	r3, r2
 8001a30:	72fb      	strb	r3, [r7, #11]
    for (i=1;i<buffer_length-2;i++)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	3301      	adds	r3, #1
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	3b02      	subs	r3, #2
 8001a3c:	68fa      	ldr	r2, [r7, #12]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d3f0      	bcc.n	8001a24 <transmitSystemInfo+0x80>
    }

    UART1_txBuffer[buffer_length-2] = checksum;	
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	3b02      	subs	r3, #2
 8001a46:	490d      	ldr	r1, [pc, #52]	; (8001a7c <transmitSystemInfo+0xd8>)
 8001a48:	7afa      	ldrb	r2, [r7, #11]
 8001a4a:	54ca      	strb	r2, [r1, r3]
		UART1_txBuffer[buffer_length-1] = '\n';		
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	4a0a      	ldr	r2, [pc, #40]	; (8001a7c <transmitSystemInfo+0xd8>)
 8001a52:	210a      	movs	r1, #10
 8001a54:	54d1      	strb	r1, [r2, r3]

    transmstatus = TRANSMITING;
 8001a56:	4b0a      	ldr	r3, [pc, #40]	; (8001a80 <transmitSystemInfo+0xdc>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, UART1_txBuffer, sizeof(UART1_txBuffer));				
 8001a5c:	2239      	movs	r2, #57	; 0x39
 8001a5e:	4907      	ldr	r1, [pc, #28]	; (8001a7c <transmitSystemInfo+0xd8>)
 8001a60:	4808      	ldr	r0, [pc, #32]	; (8001a84 <transmitSystemInfo+0xe0>)
 8001a62:	f004 fccd 	bl	8006400 <HAL_UART_Transmit_DMA>
}
 8001a66:	bf00      	nop
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000100 	.word	0x20000100
 8001a74:	200001b4 	.word	0x200001b4
 8001a78:	080078b4 	.word	0x080078b4
 8001a7c:	20000218 	.word	0x20000218
 8001a80:	20000024 	.word	0x20000024
 8001a84:	20000394 	.word	0x20000394

08001a88 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
    transmstatus = TRANSMISSION_DONE;
 8001a90:	4b03      	ldr	r3, [pc, #12]	; (8001aa0 <HAL_UART_TxCpltCallback+0x18>)
 8001a92:	2201      	movs	r2, #1
 8001a94:	701a      	strb	r2, [r3, #0]
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	20000024 	.word	0x20000024

08001aa4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(&huart1, (uint8_t*)UART1_rxBuffer, sizeof(UART1_rxBuffer));
 8001aac:	222d      	movs	r2, #45	; 0x2d
 8001aae:	4905      	ldr	r1, [pc, #20]	; (8001ac4 <HAL_UART_RxCpltCallback+0x20>)
 8001ab0:	4805      	ldr	r0, [pc, #20]	; (8001ac8 <HAL_UART_RxCpltCallback+0x24>)
 8001ab2:	f004 fd11 	bl	80064d8 <HAL_UART_Receive_DMA>
    receptstatus = DATA_AVAILABLE_RX_BUFFER;
 8001ab6:	4b05      	ldr	r3, [pc, #20]	; (8001acc <HAL_UART_RxCpltCallback+0x28>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
}
 8001abc:	bf00      	nop
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000254 	.word	0x20000254
 8001ac8:	20000394 	.word	0x20000394
 8001acc:	20000025 	.word	0x20000025

08001ad0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
    comErrorDetected++;
 8001ad8:	4b06      	ldr	r3, [pc, #24]	; (8001af4 <HAL_UART_ErrorCallback+0x24>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	3301      	adds	r3, #1
 8001ade:	b2da      	uxtb	r2, r3
 8001ae0:	4b04      	ldr	r3, [pc, #16]	; (8001af4 <HAL_UART_ErrorCallback+0x24>)
 8001ae2:	701a      	strb	r2, [r3, #0]
		Set_Diagnose(fail_4);
 8001ae4:	2010      	movs	r0, #16
 8001ae6:	f7fe fc2d 	bl	8000344 <Set_Diagnose>
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000281 	.word	0x20000281

08001af8 <Variables_Init>:

void Variables_Init(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
		//Communication
    transmstatus = TRANSMISSION_DONE;
 8001afc:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <Variables_Init+0x24>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	701a      	strb	r2, [r3, #0]
    receptstatus = RECEPTION_DONE;	
 8001b02:	4b07      	ldr	r3, [pc, #28]	; (8001b20 <Variables_Init+0x28>)
 8001b04:	2201      	movs	r2, #1
 8001b06:	701a      	strb	r2, [r3, #0]
		flgTransmition = OFF;	
 8001b08:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <Variables_Init+0x2c>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	701a      	strb	r2, [r3, #0]
		comErrorDetected = 0;
 8001b0e:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <Variables_Init+0x30>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	701a      	strb	r2, [r3, #0]
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr
 8001b1c:	20000024 	.word	0x20000024
 8001b20:	20000025 	.word	0x20000025
 8001b24:	20000214 	.word	0x20000214
 8001b28:	20000281 	.word	0x20000281

08001b2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b30:	f000 fea0 	bl	8002874 <HAL_Init>

  /* USER CODE BEGIN Init */
	
  //System Initialization
  memoryInitialization();
 8001b34:	f7ff fed6 	bl	80018e4 <memoryInitialization>
  resetCauseAnalysis();     //Needs to running after memoryInitialization();
 8001b38:	f7fe fffe 	bl	8000b38 <resetCauseAnalysis>
  Variables_Init();
 8001b3c:	f7ff ffdc 	bl	8001af8 <Variables_Init>
	
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b40:	f000 f84e 	bl	8001be0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b44:	f000 fa9e 	bl	8002084 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b48:	f000 fa6e 	bl	8002028 <MX_DMA_Init>
  MX_TIM2_Init();
 8001b4c:	f000 f92a 	bl	8001da4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001b50:	f000 f9a8 	bl	8001ea4 <MX_TIM4_Init>
  MX_ADC1_Init();
 8001b54:	f000 f8a2 	bl	8001c9c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001b58:	f000 fa3c 	bl	8001fd4 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 8001b5c:	f000 f908 	bl	8001d70 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  //I will insert the routine to overwrite the interruption edge according FLASH calibration
  overwriteIntEdgeFromCalib();
 8001b60:	f7ff fedc 	bl	800191c <overwriteIntEdgeFromCalib>

  HAL_ADC_Start_DMA(&hadc1,adcInputs,4);
 8001b64:	2204      	movs	r2, #4
 8001b66:	4917      	ldr	r1, [pc, #92]	; (8001bc4 <main+0x98>)
 8001b68:	4817      	ldr	r0, [pc, #92]	; (8001bc8 <main+0x9c>)
 8001b6a:	f000 ffbd 	bl	8002ae8 <HAL_ADC_Start_DMA>
  __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8001b6e:	4b17      	ldr	r3, [pc, #92]	; (8001bcc <main+0xa0>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68da      	ldr	r2, [r3, #12]
 8001b74:	4b15      	ldr	r3, [pc, #84]	; (8001bcc <main+0xa0>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f042 0201 	orr.w	r2, r2, #1
 8001b7c:	60da      	str	r2, [r3, #12]
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4812      	ldr	r0, [pc, #72]	; (8001bcc <main+0xa0>)
 8001b82:	f003 fbb9 	bl	80052f8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8001b86:	2104      	movs	r1, #4
 8001b88:	4810      	ldr	r0, [pc, #64]	; (8001bcc <main+0xa0>)
 8001b8a:	f003 fbb5 	bl	80052f8 <HAL_TIM_IC_Start_IT>
  HAL_UART_Receive_DMA(&huart1, (uint8_t*)UART1_rxBuffer, sizeof(UART1_rxBuffer));
 8001b8e:	222d      	movs	r2, #45	; 0x2d
 8001b90:	490f      	ldr	r1, [pc, #60]	; (8001bd0 <main+0xa4>)
 8001b92:	4810      	ldr	r0, [pc, #64]	; (8001bd4 <main+0xa8>)
 8001b94:	f004 fca0 	bl	80064d8 <HAL_UART_Receive_DMA>
  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)UART1_txBuffer, sizeof(UART1_txBuffer));
 8001b98:	2239      	movs	r2, #57	; 0x39
 8001b9a:	490f      	ldr	r1, [pc, #60]	; (8001bd8 <main+0xac>)
 8001b9c:	480d      	ldr	r0, [pc, #52]	; (8001bd4 <main+0xa8>)
 8001b9e:	f004 fc2f 	bl	8006400 <HAL_UART_Transmit_DMA>
	
  //Hardware initialization
  Hardware_Init();
 8001ba2:	f7fe ffd5 	bl	8000b50 <Hardware_Init>
  /* USER CODE BEGIN WHILE */
  while (TRUE)
  {

	//Update the pulse calc scenario
    if (scenario.Update_calc == TRUE)
 8001ba6:	4b0d      	ldr	r3, [pc, #52]	; (8001bdc <main+0xb0>)
 8001ba8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d105      	bne.n	8001bbe <main+0x92>
    {
        Set_Pulse_Program();
 8001bb2:	f7fe fca1 	bl	80004f8 <Set_Pulse_Program>
        scenario.Update_calc = FALSE;
 8001bb6:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <main+0xb0>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    }

    Running_Scheduller();
 8001bbe:	f7fe fafb 	bl	80001b8 <Running_Scheduller>
    if (scenario.Update_calc == TRUE)
 8001bc2:	e7f0      	b.n	8001ba6 <main+0x7a>
 8001bc4:	200001a4 	.word	0x200001a4
 8001bc8:	20000284 	.word	0x20000284
 8001bcc:	20000304 	.word	0x20000304
 8001bd0:	20000254 	.word	0x20000254
 8001bd4:	20000394 	.word	0x20000394
 8001bd8:	20000218 	.word	0x20000218
 8001bdc:	20000100 	.word	0x20000100

08001be0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b094      	sub	sp, #80	; 0x50
 8001be4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001be6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bea:	2228      	movs	r2, #40	; 0x28
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f005 f9d2 	bl	8006f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c04:	1d3b      	adds	r3, r7, #4
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
 8001c0e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001c10:	2309      	movs	r3, #9
 8001c12:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c18:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001c22:	2301      	movs	r3, #1
 8001c24:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c26:	2302      	movs	r3, #2
 8001c28:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c2e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c30:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001c34:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f002 fbfa 	bl	8004434 <HAL_RCC_OscConfig>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001c46:	f000 fb19 	bl	800227c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c4a:	230f      	movs	r3, #15
 8001c4c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c52:	2300      	movs	r3, #0
 8001c54:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c5a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8001c5c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c62:	f107 0314 	add.w	r3, r7, #20
 8001c66:	2102      	movs	r1, #2
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f002 fe65 	bl	8004938 <HAL_RCC_ClockConfig>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001c74:	f000 fb02 	bl	800227c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001c7c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001c80:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	4618      	mov	r0, r3
 8001c86:	f002 ffef 	bl	8004c68 <HAL_RCCEx_PeriphCLKConfig>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001c90:	f000 faf4 	bl	800227c <Error_Handler>
  }
}
 8001c94:	bf00      	nop
 8001c96:	3750      	adds	r7, #80	; 0x50
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001cac:	4b2e      	ldr	r3, [pc, #184]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001cae:	4a2f      	ldr	r2, [pc, #188]	; (8001d6c <MX_ADC1_Init+0xd0>)
 8001cb0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001cb2:	4b2d      	ldr	r3, [pc, #180]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001cb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cb8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001cba:	4b2b      	ldr	r3, [pc, #172]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cc0:	4b29      	ldr	r3, [pc, #164]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cc6:	4b28      	ldr	r3, [pc, #160]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001cc8:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001ccc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cce:	4b26      	ldr	r3, [pc, #152]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001cd4:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001cd6:	2204      	movs	r2, #4
 8001cd8:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cda:	4823      	ldr	r0, [pc, #140]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001cdc:	f000 fe2c 	bl	8002938 <HAL_ADC_Init>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001ce6:	f000 fac9 	bl	800227c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001cea:	2303      	movs	r3, #3
 8001cec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001cf2:	2307      	movs	r3, #7
 8001cf4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	481b      	ldr	r0, [pc, #108]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001cfc:	f001 f8ba 	bl	8002e74 <HAL_ADC_ConfigChannel>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001d06:	f000 fab9 	bl	800227c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d12:	1d3b      	adds	r3, r7, #4
 8001d14:	4619      	mov	r1, r3
 8001d16:	4814      	ldr	r0, [pc, #80]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001d18:	f001 f8ac 	bl	8002e74 <HAL_ADC_ConfigChannel>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001d22:	f000 faab 	bl	800227c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001d26:	2305      	movs	r3, #5
 8001d28:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	4619      	mov	r1, r3
 8001d32:	480d      	ldr	r0, [pc, #52]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001d34:	f001 f89e 	bl	8002e74 <HAL_ADC_ConfigChannel>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001d3e:	f000 fa9d 	bl	800227c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001d42:	2310      	movs	r3, #16
 8001d44:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001d46:	2304      	movs	r3, #4
 8001d48:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4806      	ldr	r0, [pc, #24]	; (8001d68 <MX_ADC1_Init+0xcc>)
 8001d50:	f001 f890 	bl	8002e74 <HAL_ADC_ConfigChannel>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001d5a:	f000 fa8f 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d5e:	bf00      	nop
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000284 	.word	0x20000284
 8001d6c:	40012400 	.word	0x40012400

08001d70 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001d74:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <MX_IWDG_Init+0x2c>)
 8001d76:	4a0a      	ldr	r2, [pc, #40]	; (8001da0 <MX_IWDG_Init+0x30>)
 8001d78:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <MX_IWDG_Init+0x2c>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2000;
 8001d80:	4b06      	ldr	r3, [pc, #24]	; (8001d9c <MX_IWDG_Init+0x2c>)
 8001d82:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001d86:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001d88:	4804      	ldr	r0, [pc, #16]	; (8001d9c <MX_IWDG_Init+0x2c>)
 8001d8a:	f002 faf9 	bl	8004380 <HAL_IWDG_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001d94:	f000 fa72 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001d98:	bf00      	nop
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	200002f8 	.word	0x200002f8
 8001da0:	40003000 	.word	0x40003000

08001da4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	; 0x28
 8001da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001daa:	f107 0318 	add.w	r3, r7, #24
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	609a      	str	r2, [r3, #8]
 8001db6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001db8:	f107 0310 	add.w	r3, r7, #16
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001dc2:	463b      	mov	r3, r7
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dce:	4b34      	ldr	r3, [pc, #208]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001dd0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001dd4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 55;
 8001dd6:	4b32      	ldr	r3, [pc, #200]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001dd8:	2237      	movs	r2, #55	; 0x37
 8001dda:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ddc:	4b30      	ldr	r3, [pc, #192]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001de2:	4b2f      	ldr	r3, [pc, #188]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001de4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001de8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dea:	4b2d      	ldr	r3, [pc, #180]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001df0:	4b2b      	ldr	r3, [pc, #172]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001df6:	482a      	ldr	r0, [pc, #168]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001df8:	f002 ffec 	bl	8004dd4 <HAL_TIM_Base_Init>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001e02:	f000 fa3b 	bl	800227c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e0a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e0c:	f107 0318 	add.w	r3, r7, #24
 8001e10:	4619      	mov	r1, r3
 8001e12:	4823      	ldr	r0, [pc, #140]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001e14:	f003 fd6a 	bl	80058ec <HAL_TIM_ConfigClockSource>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001e1e:	f000 fa2d 	bl	800227c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001e22:	481f      	ldr	r0, [pc, #124]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001e24:	f003 fa10 	bl	8005248 <HAL_TIM_IC_Init>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001e2e:	f000 fa25 	bl	800227c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e32:	2300      	movs	r3, #0
 8001e34:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e3a:	f107 0310 	add.w	r3, r7, #16
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4817      	ldr	r0, [pc, #92]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001e42:	f004 fa1f 	bl	8006284 <HAL_TIMEx_MasterConfigSynchronization>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001e4c:	f000 fa16 	bl	800227c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001e50:	2302      	movs	r3, #2
 8001e52:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e54:	2301      	movs	r3, #1
 8001e56:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 3;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001e60:	463b      	mov	r3, r7
 8001e62:	2200      	movs	r2, #0
 8001e64:	4619      	mov	r1, r3
 8001e66:	480e      	ldr	r0, [pc, #56]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001e68:	f003 fcac 	bl	80057c4 <HAL_TIM_IC_ConfigChannel>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001e72:	f000 fa03 	bl	800227c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e76:	2300      	movs	r3, #0
 8001e78:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001e82:	463b      	mov	r3, r7
 8001e84:	2204      	movs	r2, #4
 8001e86:	4619      	mov	r1, r3
 8001e88:	4805      	ldr	r0, [pc, #20]	; (8001ea0 <MX_TIM2_Init+0xfc>)
 8001e8a:	f003 fc9b 	bl	80057c4 <HAL_TIM_IC_ConfigChannel>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8001e94:	f000 f9f2 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e98:	bf00      	nop
 8001e9a:	3728      	adds	r7, #40	; 0x28
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000304 	.word	0x20000304

08001ea4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08e      	sub	sp, #56	; 0x38
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eaa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb8:	f107 0320 	add.w	r3, r7, #32
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ec2:	1d3b      	adds	r3, r7, #4
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]
 8001ece:	611a      	str	r2, [r3, #16]
 8001ed0:	615a      	str	r2, [r3, #20]
 8001ed2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ed4:	4b3d      	ldr	r3, [pc, #244]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001ed6:	4a3e      	ldr	r2, [pc, #248]	; (8001fd0 <MX_TIM4_Init+0x12c>)
 8001ed8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 55;
 8001eda:	4b3c      	ldr	r3, [pc, #240]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001edc:	2237      	movs	r2, #55	; 0x37
 8001ede:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee0:	4b3a      	ldr	r3, [pc, #232]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001ee6:	4b39      	ldr	r3, [pc, #228]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001ee8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001eec:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eee:	4b37      	ldr	r3, [pc, #220]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef4:	4b35      	ldr	r3, [pc, #212]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001efa:	4834      	ldr	r0, [pc, #208]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001efc:	f002 ff6a 	bl	8004dd4 <HAL_TIM_Base_Init>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001f06:	f000 f9b9 	bl	800227c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f0e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f14:	4619      	mov	r1, r3
 8001f16:	482d      	ldr	r0, [pc, #180]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001f18:	f003 fce8 	bl	80058ec <HAL_TIM_ConfigClockSource>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001f22:	f000 f9ab 	bl	800227c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001f26:	4829      	ldr	r0, [pc, #164]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001f28:	f002 ffa3 	bl	8004e72 <HAL_TIM_OC_Init>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001f32:	f000 f9a3 	bl	800227c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f36:	2300      	movs	r3, #0
 8001f38:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f3e:	f107 0320 	add.w	r3, r7, #32
 8001f42:	4619      	mov	r1, r3
 8001f44:	4821      	ldr	r0, [pc, #132]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001f46:	f004 f99d 	bl	8006284 <HAL_TIMEx_MasterConfigSynchronization>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001f50:	f000 f994 	bl	800227c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001f54:	2310      	movs	r3, #16
 8001f56:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f64:	1d3b      	adds	r3, r7, #4
 8001f66:	2200      	movs	r2, #0
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4818      	ldr	r0, [pc, #96]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001f6c:	f003 fbd2 	bl	8005714 <HAL_TIM_OC_ConfigChannel>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001f76:	f000 f981 	bl	800227c <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f7a:	1d3b      	adds	r3, r7, #4
 8001f7c:	2204      	movs	r2, #4
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4812      	ldr	r0, [pc, #72]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001f82:	f003 fbc7 	bl	8005714 <HAL_TIM_OC_ConfigChannel>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001f8c:	f000 f976 	bl	800227c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001f90:	2300      	movs	r3, #0
 8001f92:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f98:	1d3b      	adds	r3, r7, #4
 8001f9a:	2208      	movs	r2, #8
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	480b      	ldr	r0, [pc, #44]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001fa0:	f003 fbb8 	bl	8005714 <HAL_TIM_OC_ConfigChannel>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM4_Init+0x10a>
  {
    Error_Handler();
 8001faa:	f000 f967 	bl	800227c <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001fae:	1d3b      	adds	r3, r7, #4
 8001fb0:	220c      	movs	r2, #12
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4805      	ldr	r0, [pc, #20]	; (8001fcc <MX_TIM4_Init+0x128>)
 8001fb6:	f003 fbad 	bl	8005714 <HAL_TIM_OC_ConfigChannel>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_TIM4_Init+0x120>
  {
    Error_Handler();
 8001fc0:	f000 f95c 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001fc4:	bf00      	nop
 8001fc6:	3738      	adds	r7, #56	; 0x38
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	2000034c 	.word	0x2000034c
 8001fd0:	40000800 	.word	0x40000800

08001fd4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fd8:	4b11      	ldr	r3, [pc, #68]	; (8002020 <MX_USART1_UART_Init+0x4c>)
 8001fda:	4a12      	ldr	r2, [pc, #72]	; (8002024 <MX_USART1_UART_Init+0x50>)
 8001fdc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001fde:	4b10      	ldr	r3, [pc, #64]	; (8002020 <MX_USART1_UART_Init+0x4c>)
 8001fe0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fe4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	; (8002020 <MX_USART1_UART_Init+0x4c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fec:	4b0c      	ldr	r3, [pc, #48]	; (8002020 <MX_USART1_UART_Init+0x4c>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ff2:	4b0b      	ldr	r3, [pc, #44]	; (8002020 <MX_USART1_UART_Init+0x4c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ff8:	4b09      	ldr	r3, [pc, #36]	; (8002020 <MX_USART1_UART_Init+0x4c>)
 8001ffa:	220c      	movs	r2, #12
 8001ffc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffe:	4b08      	ldr	r3, [pc, #32]	; (8002020 <MX_USART1_UART_Init+0x4c>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002004:	4b06      	ldr	r3, [pc, #24]	; (8002020 <MX_USART1_UART_Init+0x4c>)
 8002006:	2200      	movs	r2, #0
 8002008:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800200a:	4805      	ldr	r0, [pc, #20]	; (8002020 <MX_USART1_UART_Init+0x4c>)
 800200c:	f004 f9aa 	bl	8006364 <HAL_UART_Init>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002016:	f000 f931 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20000394 	.word	0x20000394
 8002024:	40013800 	.word	0x40013800

08002028 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800202e:	4b14      	ldr	r3, [pc, #80]	; (8002080 <MX_DMA_Init+0x58>)
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	4a13      	ldr	r2, [pc, #76]	; (8002080 <MX_DMA_Init+0x58>)
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	6153      	str	r3, [r2, #20]
 800203a:	4b11      	ldr	r3, [pc, #68]	; (8002080 <MX_DMA_Init+0x58>)
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	607b      	str	r3, [r7, #4]
 8002044:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002046:	2200      	movs	r2, #0
 8002048:	2100      	movs	r1, #0
 800204a:	200b      	movs	r0, #11
 800204c:	f001 f9eb 	bl	8003426 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002050:	200b      	movs	r0, #11
 8002052:	f001 fa04 	bl	800345e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002056:	2200      	movs	r2, #0
 8002058:	2100      	movs	r1, #0
 800205a:	200e      	movs	r0, #14
 800205c:	f001 f9e3 	bl	8003426 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002060:	200e      	movs	r0, #14
 8002062:	f001 f9fc 	bl	800345e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	2100      	movs	r1, #0
 800206a:	200f      	movs	r0, #15
 800206c:	f001 f9db 	bl	8003426 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002070:	200f      	movs	r0, #15
 8002072:	f001 f9f4 	bl	800345e <HAL_NVIC_EnableIRQ>

}
 8002076:	bf00      	nop
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40021000 	.word	0x40021000

08002084 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b088      	sub	sp, #32
 8002088:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208a:	f107 0310 	add.w	r3, r7, #16
 800208e:	2200      	movs	r2, #0
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	605a      	str	r2, [r3, #4]
 8002094:	609a      	str	r2, [r3, #8]
 8002096:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002098:	4b73      	ldr	r3, [pc, #460]	; (8002268 <MX_GPIO_Init+0x1e4>)
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	4a72      	ldr	r2, [pc, #456]	; (8002268 <MX_GPIO_Init+0x1e4>)
 800209e:	f043 0310 	orr.w	r3, r3, #16
 80020a2:	6193      	str	r3, [r2, #24]
 80020a4:	4b70      	ldr	r3, [pc, #448]	; (8002268 <MX_GPIO_Init+0x1e4>)
 80020a6:	699b      	ldr	r3, [r3, #24]
 80020a8:	f003 0310 	and.w	r3, r3, #16
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020b0:	4b6d      	ldr	r3, [pc, #436]	; (8002268 <MX_GPIO_Init+0x1e4>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	4a6c      	ldr	r2, [pc, #432]	; (8002268 <MX_GPIO_Init+0x1e4>)
 80020b6:	f043 0320 	orr.w	r3, r3, #32
 80020ba:	6193      	str	r3, [r2, #24]
 80020bc:	4b6a      	ldr	r3, [pc, #424]	; (8002268 <MX_GPIO_Init+0x1e4>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	f003 0320 	and.w	r3, r3, #32
 80020c4:	60bb      	str	r3, [r7, #8]
 80020c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c8:	4b67      	ldr	r3, [pc, #412]	; (8002268 <MX_GPIO_Init+0x1e4>)
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	4a66      	ldr	r2, [pc, #408]	; (8002268 <MX_GPIO_Init+0x1e4>)
 80020ce:	f043 0304 	orr.w	r3, r3, #4
 80020d2:	6193      	str	r3, [r2, #24]
 80020d4:	4b64      	ldr	r3, [pc, #400]	; (8002268 <MX_GPIO_Init+0x1e4>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	f003 0304 	and.w	r3, r3, #4
 80020dc:	607b      	str	r3, [r7, #4]
 80020de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e0:	4b61      	ldr	r3, [pc, #388]	; (8002268 <MX_GPIO_Init+0x1e4>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	4a60      	ldr	r2, [pc, #384]	; (8002268 <MX_GPIO_Init+0x1e4>)
 80020e6:	f043 0308 	orr.w	r3, r3, #8
 80020ea:	6193      	str	r3, [r2, #24]
 80020ec:	4b5e      	ldr	r3, [pc, #376]	; (8002268 <MX_GPIO_Init+0x1e4>)
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	f003 0308 	and.w	r3, r3, #8
 80020f4:	603b      	str	r3, [r7, #0]
 80020f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80020f8:	2200      	movs	r2, #0
 80020fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020fe:	485b      	ldr	r0, [pc, #364]	; (800226c <MX_GPIO_Init+0x1e8>)
 8002100:	f002 f8ea 	bl	80042d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6
 8002104:	2200      	movs	r2, #0
 8002106:	f240 11c7 	movw	r1, #455	; 0x1c7
 800210a:	4859      	ldr	r0, [pc, #356]	; (8002270 <MX_GPIO_Init+0x1ec>)
 800210c:	f002 f8e4 	bl	80042d8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8002110:	2200      	movs	r2, #0
 8002112:	f64f 51ff 	movw	r1, #65023	; 0xfdff
 8002116:	4857      	ldr	r0, [pc, #348]	; (8002274 <MX_GPIO_Init+0x1f0>)
 8002118:	f002 f8de 	bl	80042d8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800211c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002120:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002122:	2301      	movs	r3, #1
 8002124:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800212a:	2303      	movs	r3, #3
 800212c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800212e:	f107 0310 	add.w	r3, r7, #16
 8002132:	4619      	mov	r1, r3
 8002134:	484d      	ldr	r0, [pc, #308]	; (800226c <MX_GPIO_Init+0x1e8>)
 8002136:	f001 ff4b 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800213a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800213e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002148:	f107 0310 	add.w	r3, r7, #16
 800214c:	4619      	mov	r1, r3
 800214e:	4847      	ldr	r0, [pc, #284]	; (800226c <MX_GPIO_Init+0x1e8>)
 8002150:	f001 ff3e 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6;
 8002154:	2347      	movs	r3, #71	; 0x47
 8002156:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002158:	2301      	movs	r3, #1
 800215a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215c:	2300      	movs	r3, #0
 800215e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002160:	2303      	movs	r3, #3
 8002162:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002164:	f107 0310 	add.w	r3, r7, #16
 8002168:	4619      	mov	r1, r3
 800216a:	4841      	ldr	r0, [pc, #260]	; (8002270 <MX_GPIO_Init+0x1ec>)
 800216c:	f001 ff30 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002170:	2380      	movs	r3, #128	; 0x80
 8002172:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002174:	2311      	movs	r3, #17
 8002176:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217c:	2302      	movs	r3, #2
 800217e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002180:	f107 0310 	add.w	r3, r7, #16
 8002184:	4619      	mov	r1, r3
 8002186:	483a      	ldr	r0, [pc, #232]	; (8002270 <MX_GPIO_Init+0x1ec>)
 8002188:	f001 ff22 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800218c:	2303      	movs	r3, #3
 800218e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002190:	2301      	movs	r3, #1
 8002192:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002198:	2303      	movs	r3, #3
 800219a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219c:	f107 0310 	add.w	r3, r7, #16
 80021a0:	4619      	mov	r1, r3
 80021a2:	4834      	ldr	r0, [pc, #208]	; (8002274 <MX_GPIO_Init+0x1f0>)
 80021a4:	f001 ff14 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB11 PB12
                           PB13 PB14 PB15 PB3
                           PB4 PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 80021a8:	f64f 43fc 	movw	r3, #64764	; 0xfcfc
 80021ac:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ae:	2301      	movs	r3, #1
 80021b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b6:	2302      	movs	r3, #2
 80021b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ba:	f107 0310 	add.w	r3, r7, #16
 80021be:	4619      	mov	r1, r3
 80021c0:	482c      	ldr	r0, [pc, #176]	; (8002274 <MX_GPIO_Init+0x1f0>)
 80021c2:	f001 ff05 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021cc:	2301      	movs	r3, #1
 80021ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2302      	movs	r3, #2
 80021d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d8:	f107 0310 	add.w	r3, r7, #16
 80021dc:	4619      	mov	r1, r3
 80021de:	4824      	ldr	r0, [pc, #144]	; (8002270 <MX_GPIO_Init+0x1ec>)
 80021e0:	f001 fef6 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80021e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ea:	2300      	movs	r3, #0
 80021ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f2:	f107 0310 	add.w	r3, r7, #16
 80021f6:	4619      	mov	r1, r3
 80021f8:	481d      	ldr	r0, [pc, #116]	; (8002270 <MX_GPIO_Init+0x1ec>)
 80021fa:	f001 fee9 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80021fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002202:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002204:	2302      	movs	r3, #2
 8002206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002208:	2303      	movs	r3, #3
 800220a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220c:	f107 0310 	add.w	r3, r7, #16
 8002210:	4619      	mov	r1, r3
 8002212:	4817      	ldr	r0, [pc, #92]	; (8002270 <MX_GPIO_Init+0x1ec>)
 8002214:	f001 fedc 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002218:	f44f 7380 	mov.w	r3, #256	; 0x100
 800221c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800221e:	2311      	movs	r3, #17
 8002220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	2300      	movs	r3, #0
 8002224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002226:	2302      	movs	r3, #2
 8002228:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800222a:	f107 0310 	add.w	r3, r7, #16
 800222e:	4619      	mov	r1, r3
 8002230:	4810      	ldr	r0, [pc, #64]	; (8002274 <MX_GPIO_Init+0x1f0>)
 8002232:	f001 fecd 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002236:	f44f 7300 	mov.w	r3, #512	; 0x200
 800223a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800223c:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <MX_GPIO_Init+0x1f4>)
 800223e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002244:	f107 0310 	add.w	r3, r7, #16
 8002248:	4619      	mov	r1, r3
 800224a:	480a      	ldr	r0, [pc, #40]	; (8002274 <MX_GPIO_Init+0x1f0>)
 800224c:	f001 fec0 	bl	8003fd0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002250:	2200      	movs	r2, #0
 8002252:	2100      	movs	r1, #0
 8002254:	2017      	movs	r0, #23
 8002256:	f001 f8e6 	bl	8003426 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800225a:	2017      	movs	r0, #23
 800225c:	f001 f8ff 	bl	800345e <HAL_NVIC_EnableIRQ>

}
 8002260:	bf00      	nop
 8002262:	3720      	adds	r7, #32
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40021000 	.word	0x40021000
 800226c:	40011000 	.word	0x40011000
 8002270:	40010800 	.word	0x40010800
 8002274:	40010c00 	.word	0x40010c00
 8002278:	10110000 	.word	0x10110000

0800227c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr

08002288 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800228e:	4b22      	ldr	r3, [pc, #136]	; (8002318 <HAL_MspInit+0x90>)
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	4a21      	ldr	r2, [pc, #132]	; (8002318 <HAL_MspInit+0x90>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	6193      	str	r3, [r2, #24]
 800229a:	4b1f      	ldr	r3, [pc, #124]	; (8002318 <HAL_MspInit+0x90>)
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022a6:	4b1c      	ldr	r3, [pc, #112]	; (8002318 <HAL_MspInit+0x90>)
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	4a1b      	ldr	r2, [pc, #108]	; (8002318 <HAL_MspInit+0x90>)
 80022ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022b0:	61d3      	str	r3, [r2, #28]
 80022b2:	4b19      	ldr	r3, [pc, #100]	; (8002318 <HAL_MspInit+0x90>)
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ba:	607b      	str	r3, [r7, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80022be:	2004      	movs	r0, #4
 80022c0:	f001 f8a6 	bl	8003410 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 80022c4:	2200      	movs	r2, #0
 80022c6:	2100      	movs	r1, #0
 80022c8:	2001      	movs	r0, #1
 80022ca:	f001 f8ac 	bl	8003426 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 80022ce:	2001      	movs	r0, #1
 80022d0:	f001 f8c5 	bl	800345e <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 80022d4:	2200      	movs	r2, #0
 80022d6:	2100      	movs	r1, #0
 80022d8:	2004      	movs	r0, #4
 80022da:	f001 f8a4 	bl	8003426 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80022de:	2004      	movs	r0, #4
 80022e0:	f001 f8bd 	bl	800345e <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80022e4:	2200      	movs	r2, #0
 80022e6:	2100      	movs	r1, #0
 80022e8:	2005      	movs	r0, #5
 80022ea:	f001 f89c 	bl	8003426 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80022ee:	2005      	movs	r0, #5
 80022f0:	f001 f8b5 	bl	800345e <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80022f4:	4b09      	ldr	r3, [pc, #36]	; (800231c <HAL_MspInit+0x94>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	60fb      	str	r3, [r7, #12]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	4a04      	ldr	r2, [pc, #16]	; (800231c <HAL_MspInit+0x94>)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002310:	bf00      	nop
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40021000 	.word	0x40021000
 800231c:	40010000 	.word	0x40010000

08002320 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b088      	sub	sp, #32
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002328:	f107 0310 	add.w	r3, r7, #16
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	605a      	str	r2, [r3, #4]
 8002332:	609a      	str	r2, [r3, #8]
 8002334:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a2c      	ldr	r2, [pc, #176]	; (80023ec <HAL_ADC_MspInit+0xcc>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d151      	bne.n	80023e4 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002340:	4b2b      	ldr	r3, [pc, #172]	; (80023f0 <HAL_ADC_MspInit+0xd0>)
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	4a2a      	ldr	r2, [pc, #168]	; (80023f0 <HAL_ADC_MspInit+0xd0>)
 8002346:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800234a:	6193      	str	r3, [r2, #24]
 800234c:	4b28      	ldr	r3, [pc, #160]	; (80023f0 <HAL_ADC_MspInit+0xd0>)
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002358:	4b25      	ldr	r3, [pc, #148]	; (80023f0 <HAL_ADC_MspInit+0xd0>)
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	4a24      	ldr	r2, [pc, #144]	; (80023f0 <HAL_ADC_MspInit+0xd0>)
 800235e:	f043 0304 	orr.w	r3, r3, #4
 8002362:	6193      	str	r3, [r2, #24]
 8002364:	4b22      	ldr	r3, [pc, #136]	; (80023f0 <HAL_ADC_MspInit+0xd0>)
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	f003 0304 	and.w	r3, r3, #4
 800236c:	60bb      	str	r3, [r7, #8]
 800236e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002370:	2338      	movs	r3, #56	; 0x38
 8002372:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002374:	2303      	movs	r3, #3
 8002376:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002378:	f107 0310 	add.w	r3, r7, #16
 800237c:	4619      	mov	r1, r3
 800237e:	481d      	ldr	r0, [pc, #116]	; (80023f4 <HAL_ADC_MspInit+0xd4>)
 8002380:	f001 fe26 	bl	8003fd0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002384:	4b1c      	ldr	r3, [pc, #112]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 8002386:	4a1d      	ldr	r2, [pc, #116]	; (80023fc <HAL_ADC_MspInit+0xdc>)
 8002388:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800238a:	4b1b      	ldr	r3, [pc, #108]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 800238c:	2200      	movs	r2, #0
 800238e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002390:	4b19      	ldr	r3, [pc, #100]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 8002392:	2200      	movs	r2, #0
 8002394:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002396:	4b18      	ldr	r3, [pc, #96]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 8002398:	2280      	movs	r2, #128	; 0x80
 800239a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800239c:	4b16      	ldr	r3, [pc, #88]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 800239e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023a2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80023a4:	4b14      	ldr	r3, [pc, #80]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 80023a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023aa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80023ac:	4b12      	ldr	r3, [pc, #72]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 80023ae:	2220      	movs	r2, #32
 80023b0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80023b2:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80023b8:	480f      	ldr	r0, [pc, #60]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 80023ba:	f001 f86b 	bl	8003494 <HAL_DMA_Init>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80023c4:	f7ff ff5a 	bl	800227c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4a0b      	ldr	r2, [pc, #44]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 80023cc:	621a      	str	r2, [r3, #32]
 80023ce:	4a0a      	ldr	r2, [pc, #40]	; (80023f8 <HAL_ADC_MspInit+0xd8>)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80023d4:	2200      	movs	r2, #0
 80023d6:	2100      	movs	r1, #0
 80023d8:	2012      	movs	r0, #18
 80023da:	f001 f824 	bl	8003426 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80023de:	2012      	movs	r0, #18
 80023e0:	f001 f83d 	bl	800345e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80023e4:	bf00      	nop
 80023e6:	3720      	adds	r7, #32
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	40012400 	.word	0x40012400
 80023f0:	40021000 	.word	0x40021000
 80023f4:	40010800 	.word	0x40010800
 80023f8:	200002b4 	.word	0x200002b4
 80023fc:	40020008 	.word	0x40020008

08002400 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b08a      	sub	sp, #40	; 0x28
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002408:	f107 0314 	add.w	r3, r7, #20
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	605a      	str	r2, [r3, #4]
 8002412:	609a      	str	r2, [r3, #8]
 8002414:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800241e:	d13f      	bne.n	80024a0 <HAL_TIM_Base_MspInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002420:	4b2e      	ldr	r3, [pc, #184]	; (80024dc <HAL_TIM_Base_MspInit+0xdc>)
 8002422:	69db      	ldr	r3, [r3, #28]
 8002424:	4a2d      	ldr	r2, [pc, #180]	; (80024dc <HAL_TIM_Base_MspInit+0xdc>)
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	61d3      	str	r3, [r2, #28]
 800242c:	4b2b      	ldr	r3, [pc, #172]	; (80024dc <HAL_TIM_Base_MspInit+0xdc>)
 800242e:	69db      	ldr	r3, [r3, #28]
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002438:	4b28      	ldr	r3, [pc, #160]	; (80024dc <HAL_TIM_Base_MspInit+0xdc>)
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	4a27      	ldr	r2, [pc, #156]	; (80024dc <HAL_TIM_Base_MspInit+0xdc>)
 800243e:	f043 0304 	orr.w	r3, r3, #4
 8002442:	6193      	str	r3, [r2, #24]
 8002444:	4b25      	ldr	r3, [pc, #148]	; (80024dc <HAL_TIM_Base_MspInit+0xdc>)
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	60fb      	str	r3, [r7, #12]
 800244e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002450:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002456:	2300      	movs	r3, #0
 8002458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245a:	2300      	movs	r3, #0
 800245c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	4619      	mov	r1, r3
 8002464:	481e      	ldr	r0, [pc, #120]	; (80024e0 <HAL_TIM_Base_MspInit+0xe0>)
 8002466:	f001 fdb3 	bl	8003fd0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800246a:	4b1e      	ldr	r3, [pc, #120]	; (80024e4 <HAL_TIM_Base_MspInit+0xe4>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	627b      	str	r3, [r7, #36]	; 0x24
 8002470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
 8002478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800247e:	627b      	str	r3, [r7, #36]	; 0x24
 8002480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002486:	627b      	str	r3, [r7, #36]	; 0x24
 8002488:	4a16      	ldr	r2, [pc, #88]	; (80024e4 <HAL_TIM_Base_MspInit+0xe4>)
 800248a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248c:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800248e:	2200      	movs	r2, #0
 8002490:	2100      	movs	r1, #0
 8002492:	201c      	movs	r0, #28
 8002494:	f000 ffc7 	bl	8003426 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002498:	201c      	movs	r0, #28
 800249a:	f000 ffe0 	bl	800345e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800249e:	e018      	b.n	80024d2 <HAL_TIM_Base_MspInit+0xd2>
  else if(htim_base->Instance==TIM4)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a10      	ldr	r2, [pc, #64]	; (80024e8 <HAL_TIM_Base_MspInit+0xe8>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d113      	bne.n	80024d2 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024aa:	4b0c      	ldr	r3, [pc, #48]	; (80024dc <HAL_TIM_Base_MspInit+0xdc>)
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	4a0b      	ldr	r2, [pc, #44]	; (80024dc <HAL_TIM_Base_MspInit+0xdc>)
 80024b0:	f043 0304 	orr.w	r3, r3, #4
 80024b4:	61d3      	str	r3, [r2, #28]
 80024b6:	4b09      	ldr	r3, [pc, #36]	; (80024dc <HAL_TIM_Base_MspInit+0xdc>)
 80024b8:	69db      	ldr	r3, [r3, #28]
 80024ba:	f003 0304 	and.w	r3, r3, #4
 80024be:	60bb      	str	r3, [r7, #8]
 80024c0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 80024c2:	2200      	movs	r2, #0
 80024c4:	2101      	movs	r1, #1
 80024c6:	201e      	movs	r0, #30
 80024c8:	f000 ffad 	bl	8003426 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80024cc:	201e      	movs	r0, #30
 80024ce:	f000 ffc6 	bl	800345e <HAL_NVIC_EnableIRQ>
}
 80024d2:	bf00      	nop
 80024d4:	3728      	adds	r7, #40	; 0x28
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40021000 	.word	0x40021000
 80024e0:	40010800 	.word	0x40010800
 80024e4:	40010000 	.word	0x40010000
 80024e8:	40000800 	.word	0x40000800

080024ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b088      	sub	sp, #32
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f4:	f107 0310 	add.w	r3, r7, #16
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]
 80024fc:	605a      	str	r2, [r3, #4]
 80024fe:	609a      	str	r2, [r3, #8]
 8002500:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a47      	ldr	r2, [pc, #284]	; (8002624 <HAL_UART_MspInit+0x138>)
 8002508:	4293      	cmp	r3, r2
 800250a:	f040 8086 	bne.w	800261a <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800250e:	4b46      	ldr	r3, [pc, #280]	; (8002628 <HAL_UART_MspInit+0x13c>)
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	4a45      	ldr	r2, [pc, #276]	; (8002628 <HAL_UART_MspInit+0x13c>)
 8002514:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002518:	6193      	str	r3, [r2, #24]
 800251a:	4b43      	ldr	r3, [pc, #268]	; (8002628 <HAL_UART_MspInit+0x13c>)
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002526:	4b40      	ldr	r3, [pc, #256]	; (8002628 <HAL_UART_MspInit+0x13c>)
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	4a3f      	ldr	r2, [pc, #252]	; (8002628 <HAL_UART_MspInit+0x13c>)
 800252c:	f043 0304 	orr.w	r3, r3, #4
 8002530:	6193      	str	r3, [r2, #24]
 8002532:	4b3d      	ldr	r3, [pc, #244]	; (8002628 <HAL_UART_MspInit+0x13c>)
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	f003 0304 	and.w	r3, r3, #4
 800253a:	60bb      	str	r3, [r7, #8]
 800253c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800253e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002542:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002544:	2302      	movs	r3, #2
 8002546:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002548:	2303      	movs	r3, #3
 800254a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254c:	f107 0310 	add.w	r3, r7, #16
 8002550:	4619      	mov	r1, r3
 8002552:	4836      	ldr	r0, [pc, #216]	; (800262c <HAL_UART_MspInit+0x140>)
 8002554:	f001 fd3c 	bl	8003fd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002558:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800255c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800255e:	2300      	movs	r3, #0
 8002560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002566:	f107 0310 	add.w	r3, r7, #16
 800256a:	4619      	mov	r1, r3
 800256c:	482f      	ldr	r0, [pc, #188]	; (800262c <HAL_UART_MspInit+0x140>)
 800256e:	f001 fd2f 	bl	8003fd0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002572:	4b2f      	ldr	r3, [pc, #188]	; (8002630 <HAL_UART_MspInit+0x144>)
 8002574:	4a2f      	ldr	r2, [pc, #188]	; (8002634 <HAL_UART_MspInit+0x148>)
 8002576:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002578:	4b2d      	ldr	r3, [pc, #180]	; (8002630 <HAL_UART_MspInit+0x144>)
 800257a:	2200      	movs	r2, #0
 800257c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800257e:	4b2c      	ldr	r3, [pc, #176]	; (8002630 <HAL_UART_MspInit+0x144>)
 8002580:	2200      	movs	r2, #0
 8002582:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002584:	4b2a      	ldr	r3, [pc, #168]	; (8002630 <HAL_UART_MspInit+0x144>)
 8002586:	2280      	movs	r2, #128	; 0x80
 8002588:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800258a:	4b29      	ldr	r3, [pc, #164]	; (8002630 <HAL_UART_MspInit+0x144>)
 800258c:	2200      	movs	r2, #0
 800258e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002590:	4b27      	ldr	r3, [pc, #156]	; (8002630 <HAL_UART_MspInit+0x144>)
 8002592:	2200      	movs	r2, #0
 8002594:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002596:	4b26      	ldr	r3, [pc, #152]	; (8002630 <HAL_UART_MspInit+0x144>)
 8002598:	2200      	movs	r2, #0
 800259a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800259c:	4b24      	ldr	r3, [pc, #144]	; (8002630 <HAL_UART_MspInit+0x144>)
 800259e:	2200      	movs	r2, #0
 80025a0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80025a2:	4823      	ldr	r0, [pc, #140]	; (8002630 <HAL_UART_MspInit+0x144>)
 80025a4:	f000 ff76 	bl	8003494 <HAL_DMA_Init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80025ae:	f7ff fe65 	bl	800227c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a1e      	ldr	r2, [pc, #120]	; (8002630 <HAL_UART_MspInit+0x144>)
 80025b6:	639a      	str	r2, [r3, #56]	; 0x38
 80025b8:	4a1d      	ldr	r2, [pc, #116]	; (8002630 <HAL_UART_MspInit+0x144>)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80025be:	4b1e      	ldr	r3, [pc, #120]	; (8002638 <HAL_UART_MspInit+0x14c>)
 80025c0:	4a1e      	ldr	r2, [pc, #120]	; (800263c <HAL_UART_MspInit+0x150>)
 80025c2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025c4:	4b1c      	ldr	r3, [pc, #112]	; (8002638 <HAL_UART_MspInit+0x14c>)
 80025c6:	2210      	movs	r2, #16
 80025c8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025ca:	4b1b      	ldr	r3, [pc, #108]	; (8002638 <HAL_UART_MspInit+0x14c>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025d0:	4b19      	ldr	r3, [pc, #100]	; (8002638 <HAL_UART_MspInit+0x14c>)
 80025d2:	2280      	movs	r2, #128	; 0x80
 80025d4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025d6:	4b18      	ldr	r3, [pc, #96]	; (8002638 <HAL_UART_MspInit+0x14c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025dc:	4b16      	ldr	r3, [pc, #88]	; (8002638 <HAL_UART_MspInit+0x14c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80025e2:	4b15      	ldr	r3, [pc, #84]	; (8002638 <HAL_UART_MspInit+0x14c>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025e8:	4b13      	ldr	r3, [pc, #76]	; (8002638 <HAL_UART_MspInit+0x14c>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80025ee:	4812      	ldr	r0, [pc, #72]	; (8002638 <HAL_UART_MspInit+0x14c>)
 80025f0:	f000 ff50 	bl	8003494 <HAL_DMA_Init>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80025fa:	f7ff fe3f 	bl	800227c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a0d      	ldr	r2, [pc, #52]	; (8002638 <HAL_UART_MspInit+0x14c>)
 8002602:	635a      	str	r2, [r3, #52]	; 0x34
 8002604:	4a0c      	ldr	r2, [pc, #48]	; (8002638 <HAL_UART_MspInit+0x14c>)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800260a:	2200      	movs	r2, #0
 800260c:	2100      	movs	r1, #0
 800260e:	2025      	movs	r0, #37	; 0x25
 8002610:	f000 ff09 	bl	8003426 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002614:	2025      	movs	r0, #37	; 0x25
 8002616:	f000 ff22 	bl	800345e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800261a:	bf00      	nop
 800261c:	3720      	adds	r7, #32
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40013800 	.word	0x40013800
 8002628:	40021000 	.word	0x40021000
 800262c:	40010800 	.word	0x40010800
 8002630:	200003d8 	.word	0x200003d8
 8002634:	40020058 	.word	0x40020058
 8002638:	2000041c 	.word	0x2000041c
 800263c:	40020044 	.word	0x40020044

08002640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr

0800264c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002650:	e7fe      	b.n	8002650 <HardFault_Handler+0x4>

08002652 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002652:	b480      	push	{r7}
 8002654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002656:	e7fe      	b.n	8002656 <MemManage_Handler+0x4>

08002658 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800265c:	e7fe      	b.n	800265c <BusFault_Handler+0x4>

0800265e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800265e:	b480      	push	{r7}
 8002660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002662:	e7fe      	b.n	8002662 <UsageFault_Handler+0x4>

08002664 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002674:	bf00      	nop
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr

0800267c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002680:	bf00      	nop
 8002682:	46bd      	mov	sp, r7
 8002684:	bc80      	pop	{r7}
 8002686:	4770      	bx	lr

08002688 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800268c:	f000 f938 	bl	8002900 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002690:	bf00      	nop
 8002692:	bd80      	pop	{r7, pc}

08002694 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8002698:	f001 feb4 	bl	8004404 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 800269c:	bf00      	nop
 800269e:	bd80      	pop	{r7, pc}

080026a0 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80026a4:	f001 fa04 	bl	8003ab0 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}

080026ac <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr

080026b8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80026bc:	4802      	ldr	r0, [pc, #8]	; (80026c8 <DMA1_Channel1_IRQHandler+0x10>)
 80026be:	f001 f853 	bl	8003768 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	200002b4 	.word	0x200002b4

080026cc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80026d0:	4802      	ldr	r0, [pc, #8]	; (80026dc <DMA1_Channel4_IRQHandler+0x10>)
 80026d2:	f001 f849 	bl	8003768 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	2000041c 	.word	0x2000041c

080026e0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80026e4:	4802      	ldr	r0, [pc, #8]	; (80026f0 <DMA1_Channel5_IRQHandler+0x10>)
 80026e6:	f001 f83f 	bl	8003768 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	200003d8 	.word	0x200003d8

080026f4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80026f8:	4802      	ldr	r0, [pc, #8]	; (8002704 <ADC1_2_IRQHandler+0x10>)
 80026fa:	f000 fad3 	bl	8002ca4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20000284 	.word	0x20000284

08002708 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 800270c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002710:	f001 fe14 	bl	800433c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002714:	bf00      	nop
 8002716:	bd80      	pop	{r7, pc}

08002718 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
		
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800271c:	4802      	ldr	r0, [pc, #8]	; (8002728 <TIM2_IRQHandler+0x10>)
 800271e:	f002 fef1 	bl	8005504 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000304 	.word	0x20000304

0800272c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002730:	4802      	ldr	r0, [pc, #8]	; (800273c <TIM4_IRQHandler+0x10>)
 8002732:	f002 fee7 	bl	8005504 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	2000034c 	.word	0x2000034c

08002740 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002744:	4802      	ldr	r0, [pc, #8]	; (8002750 <USART1_IRQHandler+0x10>)
 8002746:	f003 fef7 	bl	8006538 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000394 	.word	0x20000394

08002754 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800275c:	4a14      	ldr	r2, [pc, #80]	; (80027b0 <_sbrk+0x5c>)
 800275e:	4b15      	ldr	r3, [pc, #84]	; (80027b4 <_sbrk+0x60>)
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002768:	4b13      	ldr	r3, [pc, #76]	; (80027b8 <_sbrk+0x64>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d102      	bne.n	8002776 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002770:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <_sbrk+0x64>)
 8002772:	4a12      	ldr	r2, [pc, #72]	; (80027bc <_sbrk+0x68>)
 8002774:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002776:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <_sbrk+0x64>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4413      	add	r3, r2
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	429a      	cmp	r2, r3
 8002782:	d207      	bcs.n	8002794 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002784:	f004 fbde 	bl	8006f44 <__errno>
 8002788:	4603      	mov	r3, r0
 800278a:	220c      	movs	r2, #12
 800278c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800278e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002792:	e009      	b.n	80027a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002794:	4b08      	ldr	r3, [pc, #32]	; (80027b8 <_sbrk+0x64>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800279a:	4b07      	ldr	r3, [pc, #28]	; (80027b8 <_sbrk+0x64>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4413      	add	r3, r2
 80027a2:	4a05      	ldr	r2, [pc, #20]	; (80027b8 <_sbrk+0x64>)
 80027a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027a6:	68fb      	ldr	r3, [r7, #12]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20005000 	.word	0x20005000
 80027b4:	00000400 	.word	0x00000400
 80027b8:	20000460 	.word	0x20000460
 80027bc:	20000498 	.word	0x20000498

080027c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80027c4:	4b15      	ldr	r3, [pc, #84]	; (800281c <SystemInit+0x5c>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a14      	ldr	r2, [pc, #80]	; (800281c <SystemInit+0x5c>)
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80027d0:	4b12      	ldr	r3, [pc, #72]	; (800281c <SystemInit+0x5c>)
 80027d2:	685a      	ldr	r2, [r3, #4]
 80027d4:	4911      	ldr	r1, [pc, #68]	; (800281c <SystemInit+0x5c>)
 80027d6:	4b12      	ldr	r3, [pc, #72]	; (8002820 <SystemInit+0x60>)
 80027d8:	4013      	ands	r3, r2
 80027da:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80027dc:	4b0f      	ldr	r3, [pc, #60]	; (800281c <SystemInit+0x5c>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0e      	ldr	r2, [pc, #56]	; (800281c <SystemInit+0x5c>)
 80027e2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80027e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ea:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80027ec:	4b0b      	ldr	r3, [pc, #44]	; (800281c <SystemInit+0x5c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a0a      	ldr	r2, [pc, #40]	; (800281c <SystemInit+0x5c>)
 80027f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027f6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80027f8:	4b08      	ldr	r3, [pc, #32]	; (800281c <SystemInit+0x5c>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	4a07      	ldr	r2, [pc, #28]	; (800281c <SystemInit+0x5c>)
 80027fe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002802:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002804:	4b05      	ldr	r3, [pc, #20]	; (800281c <SystemInit+0x5c>)
 8002806:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800280a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800280c:	4b05      	ldr	r3, [pc, #20]	; (8002824 <SystemInit+0x64>)
 800280e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002812:	609a      	str	r2, [r3, #8]
#endif 
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr
 800281c:	40021000 	.word	0x40021000
 8002820:	f8ff0000 	.word	0xf8ff0000
 8002824:	e000ed00 	.word	0xe000ed00

08002828 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002828:	480c      	ldr	r0, [pc, #48]	; (800285c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800282a:	490d      	ldr	r1, [pc, #52]	; (8002860 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800282c:	4a0d      	ldr	r2, [pc, #52]	; (8002864 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800282e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002830:	e002      	b.n	8002838 <LoopCopyDataInit>

08002832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002836:	3304      	adds	r3, #4

08002838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800283a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800283c:	d3f9      	bcc.n	8002832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800283e:	4a0a      	ldr	r2, [pc, #40]	; (8002868 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002840:	4c0a      	ldr	r4, [pc, #40]	; (800286c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002844:	e001      	b.n	800284a <LoopFillZerobss>

08002846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002848:	3204      	adds	r2, #4

0800284a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800284a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800284c:	d3fb      	bcc.n	8002846 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800284e:	f7ff ffb7 	bl	80027c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002852:	f004 fb7d 	bl	8006f50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002856:	f7ff f969 	bl	8001b2c <main>
  bx lr
 800285a:	4770      	bx	lr
  ldr r0, =_sdata
 800285c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002860:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8002864:	08007990 	.word	0x08007990
  ldr r2, =_sbss
 8002868:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 800286c:	20000498 	.word	0x20000498

08002870 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002870:	e7fe      	b.n	8002870 <CAN1_RX1_IRQHandler>
	...

08002874 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002878:	4b08      	ldr	r3, [pc, #32]	; (800289c <HAL_Init+0x28>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a07      	ldr	r2, [pc, #28]	; (800289c <HAL_Init+0x28>)
 800287e:	f043 0310 	orr.w	r3, r3, #16
 8002882:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002884:	2003      	movs	r0, #3
 8002886:	f000 fdc3 	bl	8003410 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800288a:	2002      	movs	r0, #2
 800288c:	f000 f808 	bl	80028a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002890:	f7ff fcfa 	bl	8002288 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	40022000 	.word	0x40022000

080028a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028a8:	4b12      	ldr	r3, [pc, #72]	; (80028f4 <HAL_InitTick+0x54>)
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	4b12      	ldr	r3, [pc, #72]	; (80028f8 <HAL_InitTick+0x58>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	4619      	mov	r1, r3
 80028b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80028be:	4618      	mov	r0, r3
 80028c0:	f000 fddb 	bl	800347a <HAL_SYSTICK_Config>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e00e      	b.n	80028ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b0f      	cmp	r3, #15
 80028d2:	d80a      	bhi.n	80028ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028d4:	2200      	movs	r2, #0
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028dc:	f000 fda3 	bl	8003426 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028e0:	4a06      	ldr	r2, [pc, #24]	; (80028fc <HAL_InitTick+0x5c>)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
 80028e8:	e000      	b.n	80028ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	2000002c 	.word	0x2000002c
 80028f8:	20000034 	.word	0x20000034
 80028fc:	20000030 	.word	0x20000030

08002900 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002904:	4b05      	ldr	r3, [pc, #20]	; (800291c <HAL_IncTick+0x1c>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	461a      	mov	r2, r3
 800290a:	4b05      	ldr	r3, [pc, #20]	; (8002920 <HAL_IncTick+0x20>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4413      	add	r3, r2
 8002910:	4a03      	ldr	r2, [pc, #12]	; (8002920 <HAL_IncTick+0x20>)
 8002912:	6013      	str	r3, [r2, #0]
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr
 800291c:	20000034 	.word	0x20000034
 8002920:	20000464 	.word	0x20000464

08002924 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  return uwTick;
 8002928:	4b02      	ldr	r3, [pc, #8]	; (8002934 <HAL_GetTick+0x10>)
 800292a:	681b      	ldr	r3, [r3, #0]
}
 800292c:	4618      	mov	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr
 8002934:	20000464 	.word	0x20000464

08002938 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002940:	2300      	movs	r3, #0
 8002942:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002948:	2300      	movs	r3, #0
 800294a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800294c:	2300      	movs	r3, #0
 800294e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e0be      	b.n	8002ad8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002964:	2b00      	cmp	r3, #0
 8002966:	d109      	bne.n	800297c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff fcd2 	bl	8002320 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f000 fbcb 	bl	8003118 <ADC_ConversionStop_Disable>
 8002982:	4603      	mov	r3, r0
 8002984:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298a:	f003 0310 	and.w	r3, r3, #16
 800298e:	2b00      	cmp	r3, #0
 8002990:	f040 8099 	bne.w	8002ac6 <HAL_ADC_Init+0x18e>
 8002994:	7dfb      	ldrb	r3, [r7, #23]
 8002996:	2b00      	cmp	r3, #0
 8002998:	f040 8095 	bne.w	8002ac6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80029a4:	f023 0302 	bic.w	r3, r3, #2
 80029a8:	f043 0202 	orr.w	r2, r3, #2
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029b8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	7b1b      	ldrb	r3, [r3, #12]
 80029be:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80029c0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029d0:	d003      	beq.n	80029da <HAL_ADC_Init+0xa2>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d102      	bne.n	80029e0 <HAL_ADC_Init+0xa8>
 80029da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029de:	e000      	b.n	80029e2 <HAL_ADC_Init+0xaa>
 80029e0:	2300      	movs	r3, #0
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	7d1b      	ldrb	r3, [r3, #20]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d119      	bne.n	8002a24 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	7b1b      	ldrb	r3, [r3, #12]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d109      	bne.n	8002a0c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	3b01      	subs	r3, #1
 80029fe:	035a      	lsls	r2, r3, #13
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a08:	613b      	str	r3, [r7, #16]
 8002a0a:	e00b      	b.n	8002a24 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a10:	f043 0220 	orr.w	r2, r3, #32
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1c:	f043 0201 	orr.w	r2, r3, #1
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	430a      	orrs	r2, r1
 8002a36:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	4b28      	ldr	r3, [pc, #160]	; (8002ae0 <HAL_ADC_Init+0x1a8>)
 8002a40:	4013      	ands	r3, r2
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	6812      	ldr	r2, [r2, #0]
 8002a46:	68b9      	ldr	r1, [r7, #8]
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a54:	d003      	beq.n	8002a5e <HAL_ADC_Init+0x126>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d104      	bne.n	8002a68 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	051b      	lsls	r3, r3, #20
 8002a66:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a6e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689a      	ldr	r2, [r3, #8]
 8002a82:	4b18      	ldr	r3, [pc, #96]	; (8002ae4 <HAL_ADC_Init+0x1ac>)
 8002a84:	4013      	ands	r3, r2
 8002a86:	68ba      	ldr	r2, [r7, #8]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d10b      	bne.n	8002aa4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a96:	f023 0303 	bic.w	r3, r3, #3
 8002a9a:	f043 0201 	orr.w	r2, r3, #1
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002aa2:	e018      	b.n	8002ad6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa8:	f023 0312 	bic.w	r3, r3, #18
 8002aac:	f043 0210 	orr.w	r2, r3, #16
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab8:	f043 0201 	orr.w	r2, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ac4:	e007      	b.n	8002ad6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aca:	f043 0210 	orr.w	r2, r3, #16
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	ffe1f7fd 	.word	0xffe1f7fd
 8002ae4:	ff1f0efe 	.word	0xff1f0efe

08002ae8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b086      	sub	sp, #24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002af4:	2300      	movs	r3, #0
 8002af6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a64      	ldr	r2, [pc, #400]	; (8002c90 <HAL_ADC_Start_DMA+0x1a8>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d004      	beq.n	8002b0c <HAL_ADC_Start_DMA+0x24>
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a63      	ldr	r2, [pc, #396]	; (8002c94 <HAL_ADC_Start_DMA+0x1ac>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d106      	bne.n	8002b1a <HAL_ADC_Start_DMA+0x32>
 8002b0c:	4b60      	ldr	r3, [pc, #384]	; (8002c90 <HAL_ADC_Start_DMA+0x1a8>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	f040 80b3 	bne.w	8002c80 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d101      	bne.n	8002b28 <HAL_ADC_Start_DMA+0x40>
 8002b24:	2302      	movs	r3, #2
 8002b26:	e0ae      	b.n	8002c86 <HAL_ADC_Start_DMA+0x19e>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f000 fa97 	bl	8003064 <ADC_Enable>
 8002b36:	4603      	mov	r3, r0
 8002b38:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002b3a:	7dfb      	ldrb	r3, [r7, #23]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f040 809a 	bne.w	8002c76 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b46:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002b4a:	f023 0301 	bic.w	r3, r3, #1
 8002b4e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a4e      	ldr	r2, [pc, #312]	; (8002c94 <HAL_ADC_Start_DMA+0x1ac>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d105      	bne.n	8002b6c <HAL_ADC_Start_DMA+0x84>
 8002b60:	4b4b      	ldr	r3, [pc, #300]	; (8002c90 <HAL_ADC_Start_DMA+0x1a8>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d115      	bne.n	8002b98 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b70:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d026      	beq.n	8002bd4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b8e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b96:	e01d      	b.n	8002bd4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a39      	ldr	r2, [pc, #228]	; (8002c90 <HAL_ADC_Start_DMA+0x1a8>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d004      	beq.n	8002bb8 <HAL_ADC_Start_DMA+0xd0>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a38      	ldr	r2, [pc, #224]	; (8002c94 <HAL_ADC_Start_DMA+0x1ac>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d10d      	bne.n	8002bd4 <HAL_ADC_Start_DMA+0xec>
 8002bb8:	4b35      	ldr	r3, [pc, #212]	; (8002c90 <HAL_ADC_Start_DMA+0x1a8>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d007      	beq.n	8002bd4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002bcc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d006      	beq.n	8002bee <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be4:	f023 0206 	bic.w	r2, r3, #6
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	62da      	str	r2, [r3, #44]	; 0x2c
 8002bec:	e002      	b.n	8002bf4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	4a25      	ldr	r2, [pc, #148]	; (8002c98 <HAL_ADC_Start_DMA+0x1b0>)
 8002c02:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a1b      	ldr	r3, [r3, #32]
 8002c08:	4a24      	ldr	r2, [pc, #144]	; (8002c9c <HAL_ADC_Start_DMA+0x1b4>)
 8002c0a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	4a23      	ldr	r2, [pc, #140]	; (8002ca0 <HAL_ADC_Start_DMA+0x1b8>)
 8002c12:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f06f 0202 	mvn.w	r2, #2
 8002c1c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689a      	ldr	r2, [r3, #8]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c2c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6a18      	ldr	r0, [r3, #32]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	334c      	adds	r3, #76	; 0x4c
 8002c38:	4619      	mov	r1, r3
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f000 fc83 	bl	8003548 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002c4c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002c50:	d108      	bne.n	8002c64 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	689a      	ldr	r2, [r3, #8]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002c60:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002c62:	e00f      	b.n	8002c84 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689a      	ldr	r2, [r3, #8]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002c72:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002c74:	e006      	b.n	8002c84 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002c7e:	e001      	b.n	8002c84 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c84:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3718      	adds	r7, #24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40012400 	.word	0x40012400
 8002c94:	40012800 	.word	0x40012800
 8002c98:	0800319b 	.word	0x0800319b
 8002c9c:	08003217 	.word	0x08003217
 8002ca0:	08003233 	.word	0x08003233

08002ca4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f003 0320 	and.w	r3, r3, #32
 8002cb6:	2b20      	cmp	r3, #32
 8002cb8:	d140      	bne.n	8002d3c <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d139      	bne.n	8002d3c <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ccc:	f003 0310 	and.w	r3, r3, #16
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d105      	bne.n	8002ce0 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002cea:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002cee:	d11d      	bne.n	8002d2c <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d119      	bne.n	8002d2c <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0220 	bic.w	r2, r2, #32
 8002d06:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d105      	bne.n	8002d2c <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d24:	f043 0201 	orr.w	r2, r3, #1
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 f87c 	bl	8002e2a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f06f 0212 	mvn.w	r2, #18
 8002d3a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d46:	2b80      	cmp	r3, #128	; 0x80
 8002d48:	d14f      	bne.n	8002dea <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	2b04      	cmp	r3, #4
 8002d56:	d148      	bne.n	8002dea <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5c:	f003 0310 	and.w	r3, r3, #16
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d105      	bne.n	8002d70 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d68:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8002d7a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002d7e:	d012      	beq.n	8002da6 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d125      	bne.n	8002dda <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002d98:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002d9c:	d11d      	bne.n	8002dda <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d119      	bne.n	8002dda <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	685a      	ldr	r2, [r3, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002db4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d105      	bne.n	8002dda <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd2:	f043 0201 	orr.w	r2, r3, #1
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fa43 	bl	8003266 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f06f 020c 	mvn.w	r2, #12
 8002de8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002df4:	2b40      	cmp	r3, #64	; 0x40
 8002df6:	d114      	bne.n	8002e22 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d10d      	bne.n	8002e22 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 f81b 	bl	8002e4e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f06f 0201 	mvn.w	r2, #1
 8002e20:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002e22:	bf00      	nop
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}

08002e2a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	b083      	sub	sp, #12
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr

08002e3c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr

08002e4e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002e4e:	b480      	push	{r7}
 8002e50:	b083      	sub	sp, #12
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002e56:	bf00      	nop
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bc80      	pop	{r7}
 8002e5e:	4770      	bx	lr

08002e60 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bc80      	pop	{r7}
 8002e70:	4770      	bx	lr
	...

08002e74 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002e74:	b480      	push	{r7}
 8002e76:	b085      	sub	sp, #20
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d101      	bne.n	8002e94 <HAL_ADC_ConfigChannel+0x20>
 8002e90:	2302      	movs	r3, #2
 8002e92:	e0dc      	b.n	800304e <HAL_ADC_ConfigChannel+0x1da>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2b06      	cmp	r3, #6
 8002ea2:	d81c      	bhi.n	8002ede <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685a      	ldr	r2, [r3, #4]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4413      	add	r3, r2
 8002eb4:	3b05      	subs	r3, #5
 8002eb6:	221f      	movs	r2, #31
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	4019      	ands	r1, r3
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	6818      	ldr	r0, [r3, #0]
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	3b05      	subs	r3, #5
 8002ed0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	635a      	str	r2, [r3, #52]	; 0x34
 8002edc:	e03c      	b.n	8002f58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	2b0c      	cmp	r3, #12
 8002ee4:	d81c      	bhi.n	8002f20 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	4413      	add	r3, r2
 8002ef6:	3b23      	subs	r3, #35	; 0x23
 8002ef8:	221f      	movs	r2, #31
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	43db      	mvns	r3, r3
 8002f00:	4019      	ands	r1, r3
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	6818      	ldr	r0, [r3, #0]
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	3b23      	subs	r3, #35	; 0x23
 8002f12:	fa00 f203 	lsl.w	r2, r0, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	631a      	str	r2, [r3, #48]	; 0x30
 8002f1e:	e01b      	b.n	8002f58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685a      	ldr	r2, [r3, #4]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	4413      	add	r3, r2
 8002f30:	3b41      	subs	r3, #65	; 0x41
 8002f32:	221f      	movs	r2, #31
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	4019      	ands	r1, r3
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	6818      	ldr	r0, [r3, #0]
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	4613      	mov	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4413      	add	r3, r2
 8002f4a:	3b41      	subs	r3, #65	; 0x41
 8002f4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2b09      	cmp	r3, #9
 8002f5e:	d91c      	bls.n	8002f9a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68d9      	ldr	r1, [r3, #12]
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	4413      	add	r3, r2
 8002f70:	3b1e      	subs	r3, #30
 8002f72:	2207      	movs	r2, #7
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	4019      	ands	r1, r3
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	6898      	ldr	r0, [r3, #8]
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	4613      	mov	r3, r2
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	4413      	add	r3, r2
 8002f8a:	3b1e      	subs	r3, #30
 8002f8c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	60da      	str	r2, [r3, #12]
 8002f98:	e019      	b.n	8002fce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	6919      	ldr	r1, [r3, #16]
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	4413      	add	r3, r2
 8002faa:	2207      	movs	r2, #7
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	4019      	ands	r1, r3
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	6898      	ldr	r0, [r3, #8]
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	4413      	add	r3, r2
 8002fc2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2b10      	cmp	r3, #16
 8002fd4:	d003      	beq.n	8002fde <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fda:	2b11      	cmp	r3, #17
 8002fdc:	d132      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a1d      	ldr	r2, [pc, #116]	; (8003058 <HAL_ADC_ConfigChannel+0x1e4>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d125      	bne.n	8003034 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d126      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003004:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2b10      	cmp	r3, #16
 800300c:	d11a      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800300e:	4b13      	ldr	r3, [pc, #76]	; (800305c <HAL_ADC_ConfigChannel+0x1e8>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a13      	ldr	r2, [pc, #76]	; (8003060 <HAL_ADC_ConfigChannel+0x1ec>)
 8003014:	fba2 2303 	umull	r2, r3, r2, r3
 8003018:	0c9a      	lsrs	r2, r3, #18
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003024:	e002      	b.n	800302c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	3b01      	subs	r3, #1
 800302a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f9      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x1b2>
 8003032:	e007      	b.n	8003044 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003038:	f043 0220 	orr.w	r2, r3, #32
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800304c:	7bfb      	ldrb	r3, [r7, #15]
}
 800304e:	4618      	mov	r0, r3
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr
 8003058:	40012400 	.word	0x40012400
 800305c:	2000002c 	.word	0x2000002c
 8003060:	431bde83 	.word	0x431bde83

08003064 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800306c:	2300      	movs	r3, #0
 800306e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003070:	2300      	movs	r3, #0
 8003072:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b01      	cmp	r3, #1
 8003080:	d040      	beq.n	8003104 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f042 0201 	orr.w	r2, r2, #1
 8003090:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003092:	4b1f      	ldr	r3, [pc, #124]	; (8003110 <ADC_Enable+0xac>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a1f      	ldr	r2, [pc, #124]	; (8003114 <ADC_Enable+0xb0>)
 8003098:	fba2 2303 	umull	r2, r3, r2, r3
 800309c:	0c9b      	lsrs	r3, r3, #18
 800309e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80030a0:	e002      	b.n	80030a8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	3b01      	subs	r3, #1
 80030a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f9      	bne.n	80030a2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80030ae:	f7ff fc39 	bl	8002924 <HAL_GetTick>
 80030b2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030b4:	e01f      	b.n	80030f6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030b6:	f7ff fc35 	bl	8002924 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d918      	bls.n	80030f6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d011      	beq.n	80030f6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d6:	f043 0210 	orr.w	r2, r3, #16
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e2:	f043 0201 	orr.w	r2, r3, #1
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e007      	b.n	8003106 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b01      	cmp	r3, #1
 8003102:	d1d8      	bne.n	80030b6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	2000002c 	.word	0x2000002c
 8003114:	431bde83 	.word	0x431bde83

08003118 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003120:	2300      	movs	r3, #0
 8003122:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b01      	cmp	r3, #1
 8003130:	d12e      	bne.n	8003190 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 0201 	bic.w	r2, r2, #1
 8003140:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003142:	f7ff fbef 	bl	8002924 <HAL_GetTick>
 8003146:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003148:	e01b      	b.n	8003182 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800314a:	f7ff fbeb 	bl	8002924 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d914      	bls.n	8003182 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b01      	cmp	r3, #1
 8003164:	d10d      	bne.n	8003182 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316a:	f043 0210 	orr.w	r2, r3, #16
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003176:	f043 0201 	orr.w	r2, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e007      	b.n	8003192 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f003 0301 	and.w	r3, r3, #1
 800318c:	2b01      	cmp	r3, #1
 800318e:	d0dc      	beq.n	800314a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b084      	sub	sp, #16
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d127      	bne.n	8003204 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80031ca:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80031ce:	d115      	bne.n	80031fc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d111      	bne.n	80031fc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d105      	bne.n	80031fc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f4:	f043 0201 	orr.w	r2, r3, #1
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f7ff fe14 	bl	8002e2a <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003202:	e004      	b.n	800320e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	4798      	blx	r3
}
 800320e:	bf00      	nop
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b084      	sub	sp, #16
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003222:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f7ff fe09 	bl	8002e3c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800322a:	bf00      	nop
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b084      	sub	sp, #16
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003244:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003250:	f043 0204 	orr.w	r2, r3, #4
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003258:	68f8      	ldr	r0, [r7, #12]
 800325a:	f7ff fe01 	bl	8002e60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800325e:	bf00      	nop
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003266:	b480      	push	{r7}
 8003268:	b083      	sub	sp, #12
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr

08003278 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f003 0307 	and.w	r3, r3, #7
 8003286:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003288:	4b0c      	ldr	r3, [pc, #48]	; (80032bc <__NVIC_SetPriorityGrouping+0x44>)
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800328e:	68ba      	ldr	r2, [r7, #8]
 8003290:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003294:	4013      	ands	r3, r2
 8003296:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032aa:	4a04      	ldr	r2, [pc, #16]	; (80032bc <__NVIC_SetPriorityGrouping+0x44>)
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	60d3      	str	r3, [r2, #12]
}
 80032b0:	bf00      	nop
 80032b2:	3714      	adds	r7, #20
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bc80      	pop	{r7}
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	e000ed00 	.word	0xe000ed00

080032c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032c4:	4b04      	ldr	r3, [pc, #16]	; (80032d8 <__NVIC_GetPriorityGrouping+0x18>)
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	0a1b      	lsrs	r3, r3, #8
 80032ca:	f003 0307 	and.w	r3, r3, #7
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bc80      	pop	{r7}
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	e000ed00 	.word	0xe000ed00

080032dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	4603      	mov	r3, r0
 80032e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	db0b      	blt.n	8003306 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032ee:	79fb      	ldrb	r3, [r7, #7]
 80032f0:	f003 021f 	and.w	r2, r3, #31
 80032f4:	4906      	ldr	r1, [pc, #24]	; (8003310 <__NVIC_EnableIRQ+0x34>)
 80032f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fa:	095b      	lsrs	r3, r3, #5
 80032fc:	2001      	movs	r0, #1
 80032fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	bc80      	pop	{r7}
 800330e:	4770      	bx	lr
 8003310:	e000e100 	.word	0xe000e100

08003314 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	4603      	mov	r3, r0
 800331c:	6039      	str	r1, [r7, #0]
 800331e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003324:	2b00      	cmp	r3, #0
 8003326:	db0a      	blt.n	800333e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	b2da      	uxtb	r2, r3
 800332c:	490c      	ldr	r1, [pc, #48]	; (8003360 <__NVIC_SetPriority+0x4c>)
 800332e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003332:	0112      	lsls	r2, r2, #4
 8003334:	b2d2      	uxtb	r2, r2
 8003336:	440b      	add	r3, r1
 8003338:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800333c:	e00a      	b.n	8003354 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	b2da      	uxtb	r2, r3
 8003342:	4908      	ldr	r1, [pc, #32]	; (8003364 <__NVIC_SetPriority+0x50>)
 8003344:	79fb      	ldrb	r3, [r7, #7]
 8003346:	f003 030f 	and.w	r3, r3, #15
 800334a:	3b04      	subs	r3, #4
 800334c:	0112      	lsls	r2, r2, #4
 800334e:	b2d2      	uxtb	r2, r2
 8003350:	440b      	add	r3, r1
 8003352:	761a      	strb	r2, [r3, #24]
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	bc80      	pop	{r7}
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	e000e100 	.word	0xe000e100
 8003364:	e000ed00 	.word	0xe000ed00

08003368 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003368:	b480      	push	{r7}
 800336a:	b089      	sub	sp, #36	; 0x24
 800336c:	af00      	add	r7, sp, #0
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f003 0307 	and.w	r3, r3, #7
 800337a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	f1c3 0307 	rsb	r3, r3, #7
 8003382:	2b04      	cmp	r3, #4
 8003384:	bf28      	it	cs
 8003386:	2304      	movcs	r3, #4
 8003388:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	3304      	adds	r3, #4
 800338e:	2b06      	cmp	r3, #6
 8003390:	d902      	bls.n	8003398 <NVIC_EncodePriority+0x30>
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	3b03      	subs	r3, #3
 8003396:	e000      	b.n	800339a <NVIC_EncodePriority+0x32>
 8003398:	2300      	movs	r3, #0
 800339a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800339c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	43da      	mvns	r2, r3
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	401a      	ands	r2, r3
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ba:	43d9      	mvns	r1, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033c0:	4313      	orrs	r3, r2
         );
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3724      	adds	r7, #36	; 0x24
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr

080033cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	3b01      	subs	r3, #1
 80033d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033dc:	d301      	bcc.n	80033e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033de:	2301      	movs	r3, #1
 80033e0:	e00f      	b.n	8003402 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033e2:	4a0a      	ldr	r2, [pc, #40]	; (800340c <SysTick_Config+0x40>)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ea:	210f      	movs	r1, #15
 80033ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033f0:	f7ff ff90 	bl	8003314 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033f4:	4b05      	ldr	r3, [pc, #20]	; (800340c <SysTick_Config+0x40>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033fa:	4b04      	ldr	r3, [pc, #16]	; (800340c <SysTick_Config+0x40>)
 80033fc:	2207      	movs	r2, #7
 80033fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	e000e010 	.word	0xe000e010

08003410 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f7ff ff2d 	bl	8003278 <__NVIC_SetPriorityGrouping>
}
 800341e:	bf00      	nop
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003426:	b580      	push	{r7, lr}
 8003428:	b086      	sub	sp, #24
 800342a:	af00      	add	r7, sp, #0
 800342c:	4603      	mov	r3, r0
 800342e:	60b9      	str	r1, [r7, #8]
 8003430:	607a      	str	r2, [r7, #4]
 8003432:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003434:	2300      	movs	r3, #0
 8003436:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003438:	f7ff ff42 	bl	80032c0 <__NVIC_GetPriorityGrouping>
 800343c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	68b9      	ldr	r1, [r7, #8]
 8003442:	6978      	ldr	r0, [r7, #20]
 8003444:	f7ff ff90 	bl	8003368 <NVIC_EncodePriority>
 8003448:	4602      	mov	r2, r0
 800344a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800344e:	4611      	mov	r1, r2
 8003450:	4618      	mov	r0, r3
 8003452:	f7ff ff5f 	bl	8003314 <__NVIC_SetPriority>
}
 8003456:	bf00      	nop
 8003458:	3718      	adds	r7, #24
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b082      	sub	sp, #8
 8003462:	af00      	add	r7, sp, #0
 8003464:	4603      	mov	r3, r0
 8003466:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff ff35 	bl	80032dc <__NVIC_EnableIRQ>
}
 8003472:	bf00      	nop
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b082      	sub	sp, #8
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f7ff ffa2 	bl	80033cc <SysTick_Config>
 8003488:	4603      	mov	r3, r0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3708      	adds	r7, #8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
	...

08003494 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800349c:	2300      	movs	r3, #0
 800349e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e043      	b.n	8003532 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	461a      	mov	r2, r3
 80034b0:	4b22      	ldr	r3, [pc, #136]	; (800353c <HAL_DMA_Init+0xa8>)
 80034b2:	4413      	add	r3, r2
 80034b4:	4a22      	ldr	r2, [pc, #136]	; (8003540 <HAL_DMA_Init+0xac>)
 80034b6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ba:	091b      	lsrs	r3, r3, #4
 80034bc:	009a      	lsls	r2, r3, #2
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a1f      	ldr	r2, [pc, #124]	; (8003544 <HAL_DMA_Init+0xb0>)
 80034c6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2202      	movs	r2, #2
 80034cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80034de:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80034e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80034ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003504:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800350c:	68fa      	ldr	r2, [r7, #12]
 800350e:	4313      	orrs	r3, r2
 8003510:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	bc80      	pop	{r7}
 800353a:	4770      	bx	lr
 800353c:	bffdfff8 	.word	0xbffdfff8
 8003540:	cccccccd 	.word	0xcccccccd
 8003544:	40020000 	.word	0x40020000

08003548 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
 8003554:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003556:	2300      	movs	r3, #0
 8003558:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <HAL_DMA_Start_IT+0x20>
 8003564:	2302      	movs	r3, #2
 8003566:	e04a      	b.n	80035fe <HAL_DMA_Start_IT+0xb6>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003576:	2b01      	cmp	r3, #1
 8003578:	d13a      	bne.n	80035f0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2202      	movs	r2, #2
 800357e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0201 	bic.w	r2, r2, #1
 8003596:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	68b9      	ldr	r1, [r7, #8]
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 f9e8 	bl	8003974 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d008      	beq.n	80035be <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f042 020e 	orr.w	r2, r2, #14
 80035ba:	601a      	str	r2, [r3, #0]
 80035bc:	e00f      	b.n	80035de <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f022 0204 	bic.w	r2, r2, #4
 80035cc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f042 020a 	orr.w	r2, r2, #10
 80035dc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f042 0201 	orr.w	r2, r2, #1
 80035ec:	601a      	str	r2, [r3, #0]
 80035ee:	e005      	b.n	80035fc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80035f8:	2302      	movs	r3, #2
 80035fa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80035fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3718      	adds	r7, #24
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003606:	b480      	push	{r7}
 8003608:	b085      	sub	sp, #20
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800360e:	2300      	movs	r3, #0
 8003610:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003618:	2b02      	cmp	r3, #2
 800361a:	d008      	beq.n	800362e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2204      	movs	r2, #4
 8003620:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e020      	b.n	8003670 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 020e 	bic.w	r2, r2, #14
 800363c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 0201 	bic.w	r2, r2, #1
 800364c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003656:	2101      	movs	r1, #1
 8003658:	fa01 f202 	lsl.w	r2, r1, r2
 800365c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2201      	movs	r2, #1
 8003662:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800366e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003670:	4618      	mov	r0, r3
 8003672:	3714      	adds	r7, #20
 8003674:	46bd      	mov	sp, r7
 8003676:	bc80      	pop	{r7}
 8003678:	4770      	bx	lr
	...

0800367c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003684:	2300      	movs	r3, #0
 8003686:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800368e:	2b02      	cmp	r3, #2
 8003690:	d005      	beq.n	800369e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2204      	movs	r2, #4
 8003696:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	73fb      	strb	r3, [r7, #15]
 800369c:	e051      	b.n	8003742 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 020e 	bic.w	r2, r2, #14
 80036ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f022 0201 	bic.w	r2, r2, #1
 80036bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a22      	ldr	r2, [pc, #136]	; (800374c <HAL_DMA_Abort_IT+0xd0>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d029      	beq.n	800371c <HAL_DMA_Abort_IT+0xa0>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a20      	ldr	r2, [pc, #128]	; (8003750 <HAL_DMA_Abort_IT+0xd4>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d022      	beq.n	8003718 <HAL_DMA_Abort_IT+0x9c>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a1f      	ldr	r2, [pc, #124]	; (8003754 <HAL_DMA_Abort_IT+0xd8>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d01a      	beq.n	8003712 <HAL_DMA_Abort_IT+0x96>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a1d      	ldr	r2, [pc, #116]	; (8003758 <HAL_DMA_Abort_IT+0xdc>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d012      	beq.n	800370c <HAL_DMA_Abort_IT+0x90>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a1c      	ldr	r2, [pc, #112]	; (800375c <HAL_DMA_Abort_IT+0xe0>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d00a      	beq.n	8003706 <HAL_DMA_Abort_IT+0x8a>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a1a      	ldr	r2, [pc, #104]	; (8003760 <HAL_DMA_Abort_IT+0xe4>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d102      	bne.n	8003700 <HAL_DMA_Abort_IT+0x84>
 80036fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80036fe:	e00e      	b.n	800371e <HAL_DMA_Abort_IT+0xa2>
 8003700:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003704:	e00b      	b.n	800371e <HAL_DMA_Abort_IT+0xa2>
 8003706:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800370a:	e008      	b.n	800371e <HAL_DMA_Abort_IT+0xa2>
 800370c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003710:	e005      	b.n	800371e <HAL_DMA_Abort_IT+0xa2>
 8003712:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003716:	e002      	b.n	800371e <HAL_DMA_Abort_IT+0xa2>
 8003718:	2310      	movs	r3, #16
 800371a:	e000      	b.n	800371e <HAL_DMA_Abort_IT+0xa2>
 800371c:	2301      	movs	r3, #1
 800371e:	4a11      	ldr	r2, [pc, #68]	; (8003764 <HAL_DMA_Abort_IT+0xe8>)
 8003720:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	4798      	blx	r3
    } 
  }
  return status;
 8003742:	7bfb      	ldrb	r3, [r7, #15]
}
 8003744:	4618      	mov	r0, r3
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40020008 	.word	0x40020008
 8003750:	4002001c 	.word	0x4002001c
 8003754:	40020030 	.word	0x40020030
 8003758:	40020044 	.word	0x40020044
 800375c:	40020058 	.word	0x40020058
 8003760:	4002006c 	.word	0x4002006c
 8003764:	40020000 	.word	0x40020000

08003768 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003784:	2204      	movs	r2, #4
 8003786:	409a      	lsls	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	4013      	ands	r3, r2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d04f      	beq.n	8003830 <HAL_DMA_IRQHandler+0xc8>
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	f003 0304 	and.w	r3, r3, #4
 8003796:	2b00      	cmp	r3, #0
 8003798:	d04a      	beq.n	8003830 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0320 	and.w	r3, r3, #32
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d107      	bne.n	80037b8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f022 0204 	bic.w	r2, r2, #4
 80037b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a66      	ldr	r2, [pc, #408]	; (8003958 <HAL_DMA_IRQHandler+0x1f0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d029      	beq.n	8003816 <HAL_DMA_IRQHandler+0xae>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a65      	ldr	r2, [pc, #404]	; (800395c <HAL_DMA_IRQHandler+0x1f4>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d022      	beq.n	8003812 <HAL_DMA_IRQHandler+0xaa>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a63      	ldr	r2, [pc, #396]	; (8003960 <HAL_DMA_IRQHandler+0x1f8>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d01a      	beq.n	800380c <HAL_DMA_IRQHandler+0xa4>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a62      	ldr	r2, [pc, #392]	; (8003964 <HAL_DMA_IRQHandler+0x1fc>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d012      	beq.n	8003806 <HAL_DMA_IRQHandler+0x9e>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a60      	ldr	r2, [pc, #384]	; (8003968 <HAL_DMA_IRQHandler+0x200>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d00a      	beq.n	8003800 <HAL_DMA_IRQHandler+0x98>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a5f      	ldr	r2, [pc, #380]	; (800396c <HAL_DMA_IRQHandler+0x204>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d102      	bne.n	80037fa <HAL_DMA_IRQHandler+0x92>
 80037f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80037f8:	e00e      	b.n	8003818 <HAL_DMA_IRQHandler+0xb0>
 80037fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80037fe:	e00b      	b.n	8003818 <HAL_DMA_IRQHandler+0xb0>
 8003800:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003804:	e008      	b.n	8003818 <HAL_DMA_IRQHandler+0xb0>
 8003806:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800380a:	e005      	b.n	8003818 <HAL_DMA_IRQHandler+0xb0>
 800380c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003810:	e002      	b.n	8003818 <HAL_DMA_IRQHandler+0xb0>
 8003812:	2340      	movs	r3, #64	; 0x40
 8003814:	e000      	b.n	8003818 <HAL_DMA_IRQHandler+0xb0>
 8003816:	2304      	movs	r3, #4
 8003818:	4a55      	ldr	r2, [pc, #340]	; (8003970 <HAL_DMA_IRQHandler+0x208>)
 800381a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 8094 	beq.w	800394e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800382e:	e08e      	b.n	800394e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003834:	2202      	movs	r2, #2
 8003836:	409a      	lsls	r2, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4013      	ands	r3, r2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d056      	beq.n	80038ee <HAL_DMA_IRQHandler+0x186>
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d051      	beq.n	80038ee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0320 	and.w	r3, r3, #32
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10b      	bne.n	8003870 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 020a 	bic.w	r2, r2, #10
 8003866:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a38      	ldr	r2, [pc, #224]	; (8003958 <HAL_DMA_IRQHandler+0x1f0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d029      	beq.n	80038ce <HAL_DMA_IRQHandler+0x166>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a37      	ldr	r2, [pc, #220]	; (800395c <HAL_DMA_IRQHandler+0x1f4>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d022      	beq.n	80038ca <HAL_DMA_IRQHandler+0x162>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a35      	ldr	r2, [pc, #212]	; (8003960 <HAL_DMA_IRQHandler+0x1f8>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d01a      	beq.n	80038c4 <HAL_DMA_IRQHandler+0x15c>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a34      	ldr	r2, [pc, #208]	; (8003964 <HAL_DMA_IRQHandler+0x1fc>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d012      	beq.n	80038be <HAL_DMA_IRQHandler+0x156>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a32      	ldr	r2, [pc, #200]	; (8003968 <HAL_DMA_IRQHandler+0x200>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00a      	beq.n	80038b8 <HAL_DMA_IRQHandler+0x150>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a31      	ldr	r2, [pc, #196]	; (800396c <HAL_DMA_IRQHandler+0x204>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d102      	bne.n	80038b2 <HAL_DMA_IRQHandler+0x14a>
 80038ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80038b0:	e00e      	b.n	80038d0 <HAL_DMA_IRQHandler+0x168>
 80038b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038b6:	e00b      	b.n	80038d0 <HAL_DMA_IRQHandler+0x168>
 80038b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038bc:	e008      	b.n	80038d0 <HAL_DMA_IRQHandler+0x168>
 80038be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038c2:	e005      	b.n	80038d0 <HAL_DMA_IRQHandler+0x168>
 80038c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038c8:	e002      	b.n	80038d0 <HAL_DMA_IRQHandler+0x168>
 80038ca:	2320      	movs	r3, #32
 80038cc:	e000      	b.n	80038d0 <HAL_DMA_IRQHandler+0x168>
 80038ce:	2302      	movs	r3, #2
 80038d0:	4a27      	ldr	r2, [pc, #156]	; (8003970 <HAL_DMA_IRQHandler+0x208>)
 80038d2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d034      	beq.n	800394e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80038ec:	e02f      	b.n	800394e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f2:	2208      	movs	r2, #8
 80038f4:	409a      	lsls	r2, r3
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	4013      	ands	r3, r2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d028      	beq.n	8003950 <HAL_DMA_IRQHandler+0x1e8>
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	f003 0308 	and.w	r3, r3, #8
 8003904:	2b00      	cmp	r3, #0
 8003906:	d023      	beq.n	8003950 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 020e 	bic.w	r2, r2, #14
 8003916:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003920:	2101      	movs	r1, #1
 8003922:	fa01 f202 	lsl.w	r2, r1, r2
 8003926:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003942:	2b00      	cmp	r3, #0
 8003944:	d004      	beq.n	8003950 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	4798      	blx	r3
    }
  }
  return;
 800394e:	bf00      	nop
 8003950:	bf00      	nop
}
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40020008 	.word	0x40020008
 800395c:	4002001c 	.word	0x4002001c
 8003960:	40020030 	.word	0x40020030
 8003964:	40020044 	.word	0x40020044
 8003968:	40020058 	.word	0x40020058
 800396c:	4002006c 	.word	0x4002006c
 8003970:	40020000 	.word	0x40020000

08003974 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
 8003980:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800398a:	2101      	movs	r1, #1
 800398c:	fa01 f202 	lsl.w	r2, r1, r2
 8003990:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	683a      	ldr	r2, [r7, #0]
 8003998:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2b10      	cmp	r3, #16
 80039a0:	d108      	bne.n	80039b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80039b2:	e007      	b.n	80039c4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68ba      	ldr	r2, [r7, #8]
 80039ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	60da      	str	r2, [r3, #12]
}
 80039c4:	bf00      	nop
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bc80      	pop	{r7}
 80039cc:	4770      	bx	lr
	...

080039d0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80039d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039d2:	b087      	sub	sp, #28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80039e2:	2300      	movs	r3, #0
 80039e4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80039e6:	2300      	movs	r3, #0
 80039e8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80039ea:	4b2f      	ldr	r3, [pc, #188]	; (8003aa8 <HAL_FLASH_Program+0xd8>)
 80039ec:	7e1b      	ldrb	r3, [r3, #24]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d101      	bne.n	80039f6 <HAL_FLASH_Program+0x26>
 80039f2:	2302      	movs	r3, #2
 80039f4:	e054      	b.n	8003aa0 <HAL_FLASH_Program+0xd0>
 80039f6:	4b2c      	ldr	r3, [pc, #176]	; (8003aa8 <HAL_FLASH_Program+0xd8>)
 80039f8:	2201      	movs	r2, #1
 80039fa:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80039fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003a00:	f000 f9a8 	bl	8003d54 <FLASH_WaitForLastOperation>
 8003a04:	4603      	mov	r3, r0
 8003a06:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8003a08:	7dfb      	ldrb	r3, [r7, #23]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d144      	bne.n	8003a98 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d102      	bne.n	8003a1a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003a14:	2301      	movs	r3, #1
 8003a16:	757b      	strb	r3, [r7, #21]
 8003a18:	e007      	b.n	8003a2a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d102      	bne.n	8003a26 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003a20:	2302      	movs	r3, #2
 8003a22:	757b      	strb	r3, [r7, #21]
 8003a24:	e001      	b.n	8003a2a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8003a26:	2304      	movs	r3, #4
 8003a28:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	75bb      	strb	r3, [r7, #22]
 8003a2e:	e02d      	b.n	8003a8c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003a30:	7dbb      	ldrb	r3, [r7, #22]
 8003a32:	005a      	lsls	r2, r3, #1
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	eb02 0c03 	add.w	ip, r2, r3
 8003a3a:	7dbb      	ldrb	r3, [r7, #22]
 8003a3c:	0119      	lsls	r1, r3, #4
 8003a3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a42:	f1c1 0620 	rsb	r6, r1, #32
 8003a46:	f1a1 0020 	sub.w	r0, r1, #32
 8003a4a:	fa22 f401 	lsr.w	r4, r2, r1
 8003a4e:	fa03 f606 	lsl.w	r6, r3, r6
 8003a52:	4334      	orrs	r4, r6
 8003a54:	fa23 f000 	lsr.w	r0, r3, r0
 8003a58:	4304      	orrs	r4, r0
 8003a5a:	fa23 f501 	lsr.w	r5, r3, r1
 8003a5e:	b2a3      	uxth	r3, r4
 8003a60:	4619      	mov	r1, r3
 8003a62:	4660      	mov	r0, ip
 8003a64:	f000 f95a 	bl	8003d1c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003a68:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003a6c:	f000 f972 	bl	8003d54 <FLASH_WaitForLastOperation>
 8003a70:	4603      	mov	r3, r0
 8003a72:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003a74:	4b0d      	ldr	r3, [pc, #52]	; (8003aac <HAL_FLASH_Program+0xdc>)
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	4a0c      	ldr	r2, [pc, #48]	; (8003aac <HAL_FLASH_Program+0xdc>)
 8003a7a:	f023 0301 	bic.w	r3, r3, #1
 8003a7e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003a80:	7dfb      	ldrb	r3, [r7, #23]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d107      	bne.n	8003a96 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003a86:	7dbb      	ldrb	r3, [r7, #22]
 8003a88:	3301      	adds	r3, #1
 8003a8a:	75bb      	strb	r3, [r7, #22]
 8003a8c:	7dba      	ldrb	r2, [r7, #22]
 8003a8e:	7d7b      	ldrb	r3, [r7, #21]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d3cd      	bcc.n	8003a30 <HAL_FLASH_Program+0x60>
 8003a94:	e000      	b.n	8003a98 <HAL_FLASH_Program+0xc8>
      {
        break;
 8003a96:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003a98:	4b03      	ldr	r3, [pc, #12]	; (8003aa8 <HAL_FLASH_Program+0xd8>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	761a      	strb	r2, [r3, #24]

  return status;
 8003a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	371c      	adds	r7, #28
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aa8:	20000468 	.word	0x20000468
 8003aac:	40022000 	.word	0x40022000

08003ab0 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK1) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK1) || \
    (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2)))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003aba:	4b6d      	ldr	r3, [pc, #436]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	f003 0310 	and.w	r3, r3, #16
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d105      	bne.n	8003ad2 <HAL_FLASH_IRQHandler+0x22>
 8003ac6:	4b6a      	ldr	r3, [pc, #424]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	f003 0304 	and.w	r3, r3, #4
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00e      	beq.n	8003af0 <HAL_FLASH_IRQHandler+0x40>
#endif /* FLASH_BANK2_END */
  {
    /* Return the faulty address */
    addresstmp = pFlash.Address;
 8003ad2:	4b68      	ldr	r3, [pc, #416]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	607b      	str	r3, [r7, #4]
    /* Reset address */
    pFlash.Address = 0xFFFFFFFFU;
 8003ad8:	4b66      	ldr	r3, [pc, #408]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003ada:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ade:	609a      	str	r2, [r3, #8]
  
    /* Save the Error code */
    FLASH_SetErrorCode();
 8003ae0:	f000 f97e 	bl	8003de0 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f8d0 	bl	8003c8a <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003aea:	4b62      	ldr	r3, [pc, #392]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	701a      	strb	r2, [r3, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP_BANK1))
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP_BANK1);
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003af0:	4b5f      	ldr	r3, [pc, #380]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	f003 0320 	and.w	r3, r3, #32
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f000 80a0 	beq.w	8003c3e <HAL_FLASH_IRQHandler+0x18e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003afe:	4b5c      	ldr	r3, [pc, #368]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003b00:	2220      	movs	r2, #32
 8003b02:	60da      	str	r2, [r3, #12]
#endif /* FLASH_BANK2_END */
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8003b04:	4b5b      	ldr	r3, [pc, #364]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f000 8097 	beq.w	8003c3e <HAL_FLASH_IRQHandler+0x18e>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8003b10:	4b58      	ldr	r3, [pc, #352]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d12d      	bne.n	8003b76 <HAL_FLASH_IRQHandler+0xc6>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.DataRemaining--;
 8003b1a:	4b56      	ldr	r3, [pc, #344]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	4a54      	ldr	r2, [pc, #336]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b22:	6053      	str	r3, [r2, #4]

        /* Check if there are still pages to erase */
        if(pFlash.DataRemaining != 0U)
 8003b24:	4b53      	ldr	r3, [pc, #332]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d017      	beq.n	8003b5c <HAL_FLASH_IRQHandler+0xac>
        {
          addresstmp = pFlash.Address;
 8003b2c:	4b51      	ldr	r3, [pc, #324]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f8a0 	bl	8003c78 <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8003b38:	4b4e      	ldr	r3, [pc, #312]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b40:	607b      	str	r3, [r7, #4]
          pFlash.Address = addresstmp;
 8003b42:	4a4c      	ldr	r2, [pc, #304]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6093      	str	r3, [r2, #8]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003b48:	4b49      	ldr	r3, [pc, #292]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	4a48      	ldr	r2, [pc, #288]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003b4e:	f023 0302 	bic.w	r3, r3, #2
 8003b52:	6113      	str	r3, [r2, #16]

          FLASH_PageErase(addresstmp);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f000 fa1b 	bl	8003f90 <FLASH_PageErase>
 8003b5a:	e070      	b.n	8003c3e <HAL_FLASH_IRQHandler+0x18e>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8003b5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b60:	607b      	str	r3, [r7, #4]
 8003b62:	4a44      	ldr	r2, [pc, #272]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6093      	str	r3, [r2, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003b68:	4b42      	ldr	r3, [pc, #264]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f882 	bl	8003c78 <HAL_FLASH_EndOfOperationCallback>
 8003b74:	e063      	b.n	8003c3e <HAL_FLASH_IRQHandler+0x18e>
        }
      }
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8003b76:	4b3f      	ldr	r3, [pc, #252]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d10c      	bne.n	8003b9a <HAL_FLASH_IRQHandler+0xea>
      {
        /* Operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003b80:	4b3b      	ldr	r3, [pc, #236]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	4a3a      	ldr	r2, [pc, #232]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003b86:	f023 0304 	bic.w	r3, r3, #4
 8003b8a:	6113      	str	r3, [r2, #16]
        if (HAL_IS_BIT_CLR(FLASH->CR2, FLASH_CR2_MER))
        {
#endif /* FLASH_BANK2_END */
          /* MassErase ended. Return the selected bank */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(0U);
 8003b8c:	2000      	movs	r0, #0
 8003b8e:	f000 f873 	bl	8003c78 <HAL_FLASH_EndOfOperationCallback>

          /* Stop Mass Erase procedure*/
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003b92:	4b38      	ldr	r3, [pc, #224]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	701a      	strb	r2, [r3, #0]
 8003b98:	e051      	b.n	8003c3e <HAL_FLASH_IRQHandler+0x18e>
      }
#endif /* FLASH_BANK2_END */
      else
      {
        /* Nb of 16-bit data to program can be decreased */
        pFlash.DataRemaining--;
 8003b9a:	4b36      	ldr	r3, [pc, #216]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	4a34      	ldr	r2, [pc, #208]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003ba2:	6053      	str	r3, [r2, #4]
        
        /* Check if there are still 16-bit data to program */
        if(pFlash.DataRemaining != 0U)
 8003ba4:	4b33      	ldr	r3, [pc, #204]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d024      	beq.n	8003bf6 <HAL_FLASH_IRQHandler+0x146>
        {
          /* Increment address to 16-bit */
          pFlash.Address += 2U;
 8003bac:	4b31      	ldr	r3, [pc, #196]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	3302      	adds	r3, #2
 8003bb2:	4a30      	ldr	r2, [pc, #192]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003bb4:	6093      	str	r3, [r2, #8]
          addresstmp = pFlash.Address;
 8003bb6:	4b2f      	ldr	r3, [pc, #188]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	607b      	str	r3, [r7, #4]
          
          /* Shift to have next 16-bit data */
          pFlash.Data = (pFlash.Data >> 16U);
 8003bbc:	4b2d      	ldr	r3, [pc, #180]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003bbe:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003bc2:	f04f 0200 	mov.w	r2, #0
 8003bc6:	f04f 0300 	mov.w	r3, #0
 8003bca:	0c02      	lsrs	r2, r0, #16
 8003bcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003bd0:	0c0b      	lsrs	r3, r1, #16
 8003bd2:	4928      	ldr	r1, [pc, #160]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003bd4:	e9c1 2304 	strd	r2, r3, [r1, #16]
          
          /* Operation is completed, disable the PG Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003bd8:	4b25      	ldr	r3, [pc, #148]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	4a24      	ldr	r2, [pc, #144]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003bde:	f023 0301 	bic.w	r3, r3, #1
 8003be2:	6113      	str	r3, [r2, #16]

          /*Program halfword (16-bit) at a specified address.*/
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8003be4:	4b23      	ldr	r3, [pc, #140]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003be6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003bea:	b293      	uxth	r3, r2
 8003bec:	4619      	mov	r1, r3
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f894 	bl	8003d1c <FLASH_Program_HalfWord>
 8003bf4:	e023      	b.n	8003c3e <HAL_FLASH_IRQHandler+0x18e>
        }
        else
        {
          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8003bf6:	4b1f      	ldr	r3, [pc, #124]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b03      	cmp	r3, #3
 8003bfe:	d105      	bne.n	8003c0c <HAL_FLASH_IRQHandler+0x15c>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8003c00:	4b1c      	ldr	r3, [pc, #112]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 f837 	bl	8003c78 <HAL_FLASH_EndOfOperationCallback>
 8003c0a:	e011      	b.n	8003c30 <HAL_FLASH_IRQHandler+0x180>
          }
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8003c0c:	4b19      	ldr	r3, [pc, #100]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	d106      	bne.n	8003c24 <HAL_FLASH_IRQHandler+0x174>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8003c16:	4b17      	ldr	r3, [pc, #92]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	3b02      	subs	r3, #2
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f000 f82b 	bl	8003c78 <HAL_FLASH_EndOfOperationCallback>
 8003c22:	e005      	b.n	8003c30 <HAL_FLASH_IRQHandler+0x180>
          }
          else 
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8003c24:	4b13      	ldr	r3, [pc, #76]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	3b06      	subs	r3, #6
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f000 f824 	bl	8003c78 <HAL_FLASH_EndOfOperationCallback>
          }
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 8003c30:	4b10      	ldr	r3, [pc, #64]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003c32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003c36:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003c38:	4b0e      	ldr	r3, [pc, #56]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#endif 

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8003c3e:	4b0d      	ldr	r3, [pc, #52]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d10e      	bne.n	8003c66 <HAL_FLASH_IRQHandler+0x1b6>
  
    /* Disable End of FLASH Operation and Error source interrupts for both banks */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP_BANK1 | FLASH_IT_ERR_BANK1 | FLASH_IT_EOP_BANK2 | FLASH_IT_ERR_BANK2);
#else
    /* Operation is completed, disable the PG, PER and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8003c48:	4b09      	ldr	r3, [pc, #36]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	4a08      	ldr	r2, [pc, #32]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003c4e:	f023 0307 	bic.w	r3, r3, #7
 8003c52:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8003c54:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003c56:	691b      	ldr	r3, [r3, #16]
 8003c58:	4a05      	ldr	r2, [pc, #20]	; (8003c70 <HAL_FLASH_IRQHandler+0x1c0>)
 8003c5a:	f423 53a0 	bic.w	r3, r3, #5120	; 0x1400
 8003c5e:	6113      	str	r3, [r2, #16]
#endif /* FLASH_BANK2_END */

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8003c60:	4b04      	ldr	r3, [pc, #16]	; (8003c74 <HAL_FLASH_IRQHandler+0x1c4>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	761a      	strb	r2, [r3, #24]
  }
}
 8003c66:	bf00      	nop
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	40022000 	.word	0x40022000
 8003c74:	20000468 	.word	0x20000468

08003c78 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bc80      	pop	{r7}
 8003c88:	4770      	bx	lr

08003c8a <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	b083      	sub	sp, #12
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bc80      	pop	{r7}
 8003c9a:	4770      	bx	lr

08003c9c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003ca6:	4b0d      	ldr	r3, [pc, #52]	; (8003cdc <HAL_FLASH_Unlock+0x40>)
 8003ca8:	691b      	ldr	r3, [r3, #16]
 8003caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00d      	beq.n	8003cce <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003cb2:	4b0a      	ldr	r3, [pc, #40]	; (8003cdc <HAL_FLASH_Unlock+0x40>)
 8003cb4:	4a0a      	ldr	r2, [pc, #40]	; (8003ce0 <HAL_FLASH_Unlock+0x44>)
 8003cb6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003cb8:	4b08      	ldr	r3, [pc, #32]	; (8003cdc <HAL_FLASH_Unlock+0x40>)
 8003cba:	4a0a      	ldr	r2, [pc, #40]	; (8003ce4 <HAL_FLASH_Unlock+0x48>)
 8003cbc:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003cbe:	4b07      	ldr	r3, [pc, #28]	; (8003cdc <HAL_FLASH_Unlock+0x40>)
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8003cce:	79fb      	ldrb	r3, [r7, #7]
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bc80      	pop	{r7}
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	40022000 	.word	0x40022000
 8003ce0:	45670123 	.word	0x45670123
 8003ce4:	cdef89ab 	.word	0xcdef89ab

08003ce8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003cec:	4b05      	ldr	r3, [pc, #20]	; (8003d04 <HAL_FLASH_Lock+0x1c>)
 8003cee:	691b      	ldr	r3, [r3, #16]
 8003cf0:	4a04      	ldr	r2, [pc, #16]	; (8003d04 <HAL_FLASH_Lock+0x1c>)
 8003cf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cf6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bc80      	pop	{r7}
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40022000 	.word	0x40022000

08003d08 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8003d0c:	4b02      	ldr	r3, [pc, #8]	; (8003d18 <HAL_FLASH_GetError+0x10>)
 8003d0e:	69db      	ldr	r3, [r3, #28]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bc80      	pop	{r7}
 8003d16:	4770      	bx	lr
 8003d18:	20000468 	.word	0x20000468

08003d1c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	460b      	mov	r3, r1
 8003d26:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003d28:	4b08      	ldr	r3, [pc, #32]	; (8003d4c <FLASH_Program_HalfWord+0x30>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003d2e:	4b08      	ldr	r3, [pc, #32]	; (8003d50 <FLASH_Program_HalfWord+0x34>)
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	4a07      	ldr	r2, [pc, #28]	; (8003d50 <FLASH_Program_HalfWord+0x34>)
 8003d34:	f043 0301 	orr.w	r3, r3, #1
 8003d38:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	887a      	ldrh	r2, [r7, #2]
 8003d3e:	801a      	strh	r2, [r3, #0]
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bc80      	pop	{r7}
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	20000468 	.word	0x20000468
 8003d50:	40022000 	.word	0x40022000

08003d54 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003d5c:	f7fe fde2 	bl	8002924 <HAL_GetTick>
 8003d60:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003d62:	e010      	b.n	8003d86 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d6a:	d00c      	beq.n	8003d86 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d007      	beq.n	8003d82 <FLASH_WaitForLastOperation+0x2e>
 8003d72:	f7fe fdd7 	bl	8002924 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d201      	bcs.n	8003d86 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e025      	b.n	8003dd2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003d86:	4b15      	ldr	r3, [pc, #84]	; (8003ddc <FLASH_WaitForLastOperation+0x88>)
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1e8      	bne.n	8003d64 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003d92:	4b12      	ldr	r3, [pc, #72]	; (8003ddc <FLASH_WaitForLastOperation+0x88>)
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	f003 0320 	and.w	r3, r3, #32
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003d9e:	4b0f      	ldr	r3, [pc, #60]	; (8003ddc <FLASH_WaitForLastOperation+0x88>)
 8003da0:	2220      	movs	r2, #32
 8003da2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003da4:	4b0d      	ldr	r3, [pc, #52]	; (8003ddc <FLASH_WaitForLastOperation+0x88>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f003 0310 	and.w	r3, r3, #16
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d10b      	bne.n	8003dc8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003db0:	4b0a      	ldr	r3, [pc, #40]	; (8003ddc <FLASH_WaitForLastOperation+0x88>)
 8003db2:	69db      	ldr	r3, [r3, #28]
 8003db4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d105      	bne.n	8003dc8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003dbc:	4b07      	ldr	r3, [pc, #28]	; (8003ddc <FLASH_WaitForLastOperation+0x88>)
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d003      	beq.n	8003dd0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003dc8:	f000 f80a 	bl	8003de0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e000      	b.n	8003dd2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	40022000 	.word	0x40022000

08003de0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003dea:	4b23      	ldr	r3, [pc, #140]	; (8003e78 <FLASH_SetErrorCode+0x98>)
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	f003 0310 	and.w	r3, r3, #16
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d009      	beq.n	8003e0a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003df6:	4b21      	ldr	r3, [pc, #132]	; (8003e7c <FLASH_SetErrorCode+0x9c>)
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	f043 0302 	orr.w	r3, r3, #2
 8003dfe:	4a1f      	ldr	r2, [pc, #124]	; (8003e7c <FLASH_SetErrorCode+0x9c>)
 8003e00:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f043 0310 	orr.w	r3, r3, #16
 8003e08:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003e0a:	4b1b      	ldr	r3, [pc, #108]	; (8003e78 <FLASH_SetErrorCode+0x98>)
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	f003 0304 	and.w	r3, r3, #4
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d009      	beq.n	8003e2a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003e16:	4b19      	ldr	r3, [pc, #100]	; (8003e7c <FLASH_SetErrorCode+0x9c>)
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	f043 0301 	orr.w	r3, r3, #1
 8003e1e:	4a17      	ldr	r2, [pc, #92]	; (8003e7c <FLASH_SetErrorCode+0x9c>)
 8003e20:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f043 0304 	orr.w	r3, r3, #4
 8003e28:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003e2a:	4b13      	ldr	r3, [pc, #76]	; (8003e78 <FLASH_SetErrorCode+0x98>)
 8003e2c:	69db      	ldr	r3, [r3, #28]
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00b      	beq.n	8003e4e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003e36:	4b11      	ldr	r3, [pc, #68]	; (8003e7c <FLASH_SetErrorCode+0x9c>)
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	f043 0304 	orr.w	r3, r3, #4
 8003e3e:	4a0f      	ldr	r2, [pc, #60]	; (8003e7c <FLASH_SetErrorCode+0x9c>)
 8003e40:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003e42:	4b0d      	ldr	r3, [pc, #52]	; (8003e78 <FLASH_SetErrorCode+0x98>)
 8003e44:	69db      	ldr	r3, [r3, #28]
 8003e46:	4a0c      	ldr	r2, [pc, #48]	; (8003e78 <FLASH_SetErrorCode+0x98>)
 8003e48:	f023 0301 	bic.w	r3, r3, #1
 8003e4c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f240 1201 	movw	r2, #257	; 0x101
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d106      	bne.n	8003e66 <FLASH_SetErrorCode+0x86>
 8003e58:	4b07      	ldr	r3, [pc, #28]	; (8003e78 <FLASH_SetErrorCode+0x98>)
 8003e5a:	69db      	ldr	r3, [r3, #28]
 8003e5c:	4a06      	ldr	r2, [pc, #24]	; (8003e78 <FLASH_SetErrorCode+0x98>)
 8003e5e:	f023 0301 	bic.w	r3, r3, #1
 8003e62:	61d3      	str	r3, [r2, #28]
}  
 8003e64:	e002      	b.n	8003e6c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003e66:	4a04      	ldr	r2, [pc, #16]	; (8003e78 <FLASH_SetErrorCode+0x98>)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	60d3      	str	r3, [r2, #12]
}  
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bc80      	pop	{r7}
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	40022000 	.word	0x40022000
 8003e7c:	20000468 	.word	0x20000468

08003e80 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003e92:	4b2f      	ldr	r3, [pc, #188]	; (8003f50 <HAL_FLASHEx_Erase+0xd0>)
 8003e94:	7e1b      	ldrb	r3, [r3, #24]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d101      	bne.n	8003e9e <HAL_FLASHEx_Erase+0x1e>
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	e053      	b.n	8003f46 <HAL_FLASHEx_Erase+0xc6>
 8003e9e:	4b2c      	ldr	r3, [pc, #176]	; (8003f50 <HAL_FLASHEx_Erase+0xd0>)
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d116      	bne.n	8003eda <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003eac:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003eb0:	f7ff ff50 	bl	8003d54 <FLASH_WaitForLastOperation>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d141      	bne.n	8003f3e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003eba:	2001      	movs	r0, #1
 8003ebc:	f000 f84c 	bl	8003f58 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ec0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ec4:	f7ff ff46 	bl	8003d54 <FLASH_WaitForLastOperation>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003ecc:	4b21      	ldr	r3, [pc, #132]	; (8003f54 <HAL_FLASHEx_Erase+0xd4>)
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	4a20      	ldr	r2, [pc, #128]	; (8003f54 <HAL_FLASHEx_Erase+0xd4>)
 8003ed2:	f023 0304 	bic.w	r3, r3, #4
 8003ed6:	6113      	str	r3, [r2, #16]
 8003ed8:	e031      	b.n	8003f3e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003eda:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ede:	f7ff ff39 	bl	8003d54 <FLASH_WaitForLastOperation>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d12a      	bne.n	8003f3e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003eee:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	60bb      	str	r3, [r7, #8]
 8003ef6:	e019      	b.n	8003f2c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003ef8:	68b8      	ldr	r0, [r7, #8]
 8003efa:	f000 f849 	bl	8003f90 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003efe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003f02:	f7ff ff27 	bl	8003d54 <FLASH_WaitForLastOperation>
 8003f06:	4603      	mov	r3, r0
 8003f08:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003f0a:	4b12      	ldr	r3, [pc, #72]	; (8003f54 <HAL_FLASHEx_Erase+0xd4>)
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	4a11      	ldr	r2, [pc, #68]	; (8003f54 <HAL_FLASHEx_Erase+0xd4>)
 8003f10:	f023 0302 	bic.w	r3, r3, #2
 8003f14:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003f16:	7bfb      	ldrb	r3, [r7, #15]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	601a      	str	r2, [r3, #0]
            break;
 8003f22:	e00c      	b.n	8003f3e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f2a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	029a      	lsls	r2, r3, #10
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d3dc      	bcc.n	8003ef8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003f3e:	4b04      	ldr	r3, [pc, #16]	; (8003f50 <HAL_FLASHEx_Erase+0xd0>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	761a      	strb	r2, [r3, #24]

  return status;
 8003f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	20000468 	.word	0x20000468
 8003f54:	40022000 	.word	0x40022000

08003f58 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f60:	4b09      	ldr	r3, [pc, #36]	; (8003f88 <FLASH_MassErase+0x30>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003f66:	4b09      	ldr	r3, [pc, #36]	; (8003f8c <FLASH_MassErase+0x34>)
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	4a08      	ldr	r2, [pc, #32]	; (8003f8c <FLASH_MassErase+0x34>)
 8003f6c:	f043 0304 	orr.w	r3, r3, #4
 8003f70:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003f72:	4b06      	ldr	r3, [pc, #24]	; (8003f8c <FLASH_MassErase+0x34>)
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	4a05      	ldr	r2, [pc, #20]	; (8003f8c <FLASH_MassErase+0x34>)
 8003f78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f7c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003f7e:	bf00      	nop
 8003f80:	370c      	adds	r7, #12
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bc80      	pop	{r7}
 8003f86:	4770      	bx	lr
 8003f88:	20000468 	.word	0x20000468
 8003f8c:	40022000 	.word	0x40022000

08003f90 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f98:	4b0b      	ldr	r3, [pc, #44]	; (8003fc8 <FLASH_PageErase+0x38>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003f9e:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <FLASH_PageErase+0x3c>)
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	4a0a      	ldr	r2, [pc, #40]	; (8003fcc <FLASH_PageErase+0x3c>)
 8003fa4:	f043 0302 	orr.w	r3, r3, #2
 8003fa8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003faa:	4a08      	ldr	r2, [pc, #32]	; (8003fcc <FLASH_PageErase+0x3c>)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003fb0:	4b06      	ldr	r3, [pc, #24]	; (8003fcc <FLASH_PageErase+0x3c>)
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	4a05      	ldr	r2, [pc, #20]	; (8003fcc <FLASH_PageErase+0x3c>)
 8003fb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fba:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bc80      	pop	{r7}
 8003fc4:	4770      	bx	lr
 8003fc6:	bf00      	nop
 8003fc8:	20000468 	.word	0x20000468
 8003fcc:	40022000 	.word	0x40022000

08003fd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b08b      	sub	sp, #44	; 0x2c
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fe2:	e169      	b.n	80042b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	69fa      	ldr	r2, [r7, #28]
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	f040 8158 	bne.w	80042b2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	4a9a      	ldr	r2, [pc, #616]	; (8004270 <HAL_GPIO_Init+0x2a0>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d05e      	beq.n	80040ca <HAL_GPIO_Init+0xfa>
 800400c:	4a98      	ldr	r2, [pc, #608]	; (8004270 <HAL_GPIO_Init+0x2a0>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d875      	bhi.n	80040fe <HAL_GPIO_Init+0x12e>
 8004012:	4a98      	ldr	r2, [pc, #608]	; (8004274 <HAL_GPIO_Init+0x2a4>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d058      	beq.n	80040ca <HAL_GPIO_Init+0xfa>
 8004018:	4a96      	ldr	r2, [pc, #600]	; (8004274 <HAL_GPIO_Init+0x2a4>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d86f      	bhi.n	80040fe <HAL_GPIO_Init+0x12e>
 800401e:	4a96      	ldr	r2, [pc, #600]	; (8004278 <HAL_GPIO_Init+0x2a8>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d052      	beq.n	80040ca <HAL_GPIO_Init+0xfa>
 8004024:	4a94      	ldr	r2, [pc, #592]	; (8004278 <HAL_GPIO_Init+0x2a8>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d869      	bhi.n	80040fe <HAL_GPIO_Init+0x12e>
 800402a:	4a94      	ldr	r2, [pc, #592]	; (800427c <HAL_GPIO_Init+0x2ac>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d04c      	beq.n	80040ca <HAL_GPIO_Init+0xfa>
 8004030:	4a92      	ldr	r2, [pc, #584]	; (800427c <HAL_GPIO_Init+0x2ac>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d863      	bhi.n	80040fe <HAL_GPIO_Init+0x12e>
 8004036:	4a92      	ldr	r2, [pc, #584]	; (8004280 <HAL_GPIO_Init+0x2b0>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d046      	beq.n	80040ca <HAL_GPIO_Init+0xfa>
 800403c:	4a90      	ldr	r2, [pc, #576]	; (8004280 <HAL_GPIO_Init+0x2b0>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d85d      	bhi.n	80040fe <HAL_GPIO_Init+0x12e>
 8004042:	2b12      	cmp	r3, #18
 8004044:	d82a      	bhi.n	800409c <HAL_GPIO_Init+0xcc>
 8004046:	2b12      	cmp	r3, #18
 8004048:	d859      	bhi.n	80040fe <HAL_GPIO_Init+0x12e>
 800404a:	a201      	add	r2, pc, #4	; (adr r2, 8004050 <HAL_GPIO_Init+0x80>)
 800404c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004050:	080040cb 	.word	0x080040cb
 8004054:	080040a5 	.word	0x080040a5
 8004058:	080040b7 	.word	0x080040b7
 800405c:	080040f9 	.word	0x080040f9
 8004060:	080040ff 	.word	0x080040ff
 8004064:	080040ff 	.word	0x080040ff
 8004068:	080040ff 	.word	0x080040ff
 800406c:	080040ff 	.word	0x080040ff
 8004070:	080040ff 	.word	0x080040ff
 8004074:	080040ff 	.word	0x080040ff
 8004078:	080040ff 	.word	0x080040ff
 800407c:	080040ff 	.word	0x080040ff
 8004080:	080040ff 	.word	0x080040ff
 8004084:	080040ff 	.word	0x080040ff
 8004088:	080040ff 	.word	0x080040ff
 800408c:	080040ff 	.word	0x080040ff
 8004090:	080040ff 	.word	0x080040ff
 8004094:	080040ad 	.word	0x080040ad
 8004098:	080040c1 	.word	0x080040c1
 800409c:	4a79      	ldr	r2, [pc, #484]	; (8004284 <HAL_GPIO_Init+0x2b4>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d013      	beq.n	80040ca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80040a2:	e02c      	b.n	80040fe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	623b      	str	r3, [r7, #32]
          break;
 80040aa:	e029      	b.n	8004100 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	3304      	adds	r3, #4
 80040b2:	623b      	str	r3, [r7, #32]
          break;
 80040b4:	e024      	b.n	8004100 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	3308      	adds	r3, #8
 80040bc:	623b      	str	r3, [r7, #32]
          break;
 80040be:	e01f      	b.n	8004100 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	330c      	adds	r3, #12
 80040c6:	623b      	str	r3, [r7, #32]
          break;
 80040c8:	e01a      	b.n	8004100 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d102      	bne.n	80040d8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80040d2:	2304      	movs	r3, #4
 80040d4:	623b      	str	r3, [r7, #32]
          break;
 80040d6:	e013      	b.n	8004100 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d105      	bne.n	80040ec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80040e0:	2308      	movs	r3, #8
 80040e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	69fa      	ldr	r2, [r7, #28]
 80040e8:	611a      	str	r2, [r3, #16]
          break;
 80040ea:	e009      	b.n	8004100 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80040ec:	2308      	movs	r3, #8
 80040ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	69fa      	ldr	r2, [r7, #28]
 80040f4:	615a      	str	r2, [r3, #20]
          break;
 80040f6:	e003      	b.n	8004100 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80040f8:	2300      	movs	r3, #0
 80040fa:	623b      	str	r3, [r7, #32]
          break;
 80040fc:	e000      	b.n	8004100 <HAL_GPIO_Init+0x130>
          break;
 80040fe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	2bff      	cmp	r3, #255	; 0xff
 8004104:	d801      	bhi.n	800410a <HAL_GPIO_Init+0x13a>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	e001      	b.n	800410e <HAL_GPIO_Init+0x13e>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	3304      	adds	r3, #4
 800410e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	2bff      	cmp	r3, #255	; 0xff
 8004114:	d802      	bhi.n	800411c <HAL_GPIO_Init+0x14c>
 8004116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	e002      	b.n	8004122 <HAL_GPIO_Init+0x152>
 800411c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411e:	3b08      	subs	r3, #8
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	210f      	movs	r1, #15
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	fa01 f303 	lsl.w	r3, r1, r3
 8004130:	43db      	mvns	r3, r3
 8004132:	401a      	ands	r2, r3
 8004134:	6a39      	ldr	r1, [r7, #32]
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	fa01 f303 	lsl.w	r3, r1, r3
 800413c:	431a      	orrs	r2, r3
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800414a:	2b00      	cmp	r3, #0
 800414c:	f000 80b1 	beq.w	80042b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004150:	4b4d      	ldr	r3, [pc, #308]	; (8004288 <HAL_GPIO_Init+0x2b8>)
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	4a4c      	ldr	r2, [pc, #304]	; (8004288 <HAL_GPIO_Init+0x2b8>)
 8004156:	f043 0301 	orr.w	r3, r3, #1
 800415a:	6193      	str	r3, [r2, #24]
 800415c:	4b4a      	ldr	r3, [pc, #296]	; (8004288 <HAL_GPIO_Init+0x2b8>)
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	60bb      	str	r3, [r7, #8]
 8004166:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004168:	4a48      	ldr	r2, [pc, #288]	; (800428c <HAL_GPIO_Init+0x2bc>)
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	089b      	lsrs	r3, r3, #2
 800416e:	3302      	adds	r3, #2
 8004170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004174:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004178:	f003 0303 	and.w	r3, r3, #3
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	220f      	movs	r2, #15
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	43db      	mvns	r3, r3
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	4013      	ands	r3, r2
 800418a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a40      	ldr	r2, [pc, #256]	; (8004290 <HAL_GPIO_Init+0x2c0>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d013      	beq.n	80041bc <HAL_GPIO_Init+0x1ec>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a3f      	ldr	r2, [pc, #252]	; (8004294 <HAL_GPIO_Init+0x2c4>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d00d      	beq.n	80041b8 <HAL_GPIO_Init+0x1e8>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a3e      	ldr	r2, [pc, #248]	; (8004298 <HAL_GPIO_Init+0x2c8>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d007      	beq.n	80041b4 <HAL_GPIO_Init+0x1e4>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	4a3d      	ldr	r2, [pc, #244]	; (800429c <HAL_GPIO_Init+0x2cc>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d101      	bne.n	80041b0 <HAL_GPIO_Init+0x1e0>
 80041ac:	2303      	movs	r3, #3
 80041ae:	e006      	b.n	80041be <HAL_GPIO_Init+0x1ee>
 80041b0:	2304      	movs	r3, #4
 80041b2:	e004      	b.n	80041be <HAL_GPIO_Init+0x1ee>
 80041b4:	2302      	movs	r3, #2
 80041b6:	e002      	b.n	80041be <HAL_GPIO_Init+0x1ee>
 80041b8:	2301      	movs	r3, #1
 80041ba:	e000      	b.n	80041be <HAL_GPIO_Init+0x1ee>
 80041bc:	2300      	movs	r3, #0
 80041be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041c0:	f002 0203 	and.w	r2, r2, #3
 80041c4:	0092      	lsls	r2, r2, #2
 80041c6:	4093      	lsls	r3, r2
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80041ce:	492f      	ldr	r1, [pc, #188]	; (800428c <HAL_GPIO_Init+0x2bc>)
 80041d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d2:	089b      	lsrs	r3, r3, #2
 80041d4:	3302      	adds	r3, #2
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d006      	beq.n	80041f6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80041e8:	4b2d      	ldr	r3, [pc, #180]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	492c      	ldr	r1, [pc, #176]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	600b      	str	r3, [r1, #0]
 80041f4:	e006      	b.n	8004204 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80041f6:	4b2a      	ldr	r3, [pc, #168]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	43db      	mvns	r3, r3
 80041fe:	4928      	ldr	r1, [pc, #160]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 8004200:	4013      	ands	r3, r2
 8004202:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d006      	beq.n	800421e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004210:	4b23      	ldr	r3, [pc, #140]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	4922      	ldr	r1, [pc, #136]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	4313      	orrs	r3, r2
 800421a:	604b      	str	r3, [r1, #4]
 800421c:	e006      	b.n	800422c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800421e:	4b20      	ldr	r3, [pc, #128]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 8004220:	685a      	ldr	r2, [r3, #4]
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	43db      	mvns	r3, r3
 8004226:	491e      	ldr	r1, [pc, #120]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 8004228:	4013      	ands	r3, r2
 800422a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d006      	beq.n	8004246 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004238:	4b19      	ldr	r3, [pc, #100]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 800423a:	689a      	ldr	r2, [r3, #8]
 800423c:	4918      	ldr	r1, [pc, #96]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	4313      	orrs	r3, r2
 8004242:	608b      	str	r3, [r1, #8]
 8004244:	e006      	b.n	8004254 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004246:	4b16      	ldr	r3, [pc, #88]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 8004248:	689a      	ldr	r2, [r3, #8]
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	43db      	mvns	r3, r3
 800424e:	4914      	ldr	r1, [pc, #80]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 8004250:	4013      	ands	r3, r2
 8004252:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d021      	beq.n	80042a4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004260:	4b0f      	ldr	r3, [pc, #60]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 8004262:	68da      	ldr	r2, [r3, #12]
 8004264:	490e      	ldr	r1, [pc, #56]	; (80042a0 <HAL_GPIO_Init+0x2d0>)
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	4313      	orrs	r3, r2
 800426a:	60cb      	str	r3, [r1, #12]
 800426c:	e021      	b.n	80042b2 <HAL_GPIO_Init+0x2e2>
 800426e:	bf00      	nop
 8004270:	10320000 	.word	0x10320000
 8004274:	10310000 	.word	0x10310000
 8004278:	10220000 	.word	0x10220000
 800427c:	10210000 	.word	0x10210000
 8004280:	10120000 	.word	0x10120000
 8004284:	10110000 	.word	0x10110000
 8004288:	40021000 	.word	0x40021000
 800428c:	40010000 	.word	0x40010000
 8004290:	40010800 	.word	0x40010800
 8004294:	40010c00 	.word	0x40010c00
 8004298:	40011000 	.word	0x40011000
 800429c:	40011400 	.word	0x40011400
 80042a0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80042a4:	4b0b      	ldr	r3, [pc, #44]	; (80042d4 <HAL_GPIO_Init+0x304>)
 80042a6:	68da      	ldr	r2, [r3, #12]
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	43db      	mvns	r3, r3
 80042ac:	4909      	ldr	r1, [pc, #36]	; (80042d4 <HAL_GPIO_Init+0x304>)
 80042ae:	4013      	ands	r3, r2
 80042b0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80042b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b4:	3301      	adds	r3, #1
 80042b6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042be:	fa22 f303 	lsr.w	r3, r2, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f47f ae8e 	bne.w	8003fe4 <HAL_GPIO_Init+0x14>
  }
}
 80042c8:	bf00      	nop
 80042ca:	bf00      	nop
 80042cc:	372c      	adds	r7, #44	; 0x2c
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bc80      	pop	{r7}
 80042d2:	4770      	bx	lr
 80042d4:	40010400 	.word	0x40010400

080042d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	460b      	mov	r3, r1
 80042e2:	807b      	strh	r3, [r7, #2]
 80042e4:	4613      	mov	r3, r2
 80042e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042e8:	787b      	ldrb	r3, [r7, #1]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d003      	beq.n	80042f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042ee:	887a      	ldrh	r2, [r7, #2]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80042f4:	e003      	b.n	80042fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80042f6:	887b      	ldrh	r3, [r7, #2]
 80042f8:	041a      	lsls	r2, r3, #16
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	611a      	str	r2, [r3, #16]
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	bc80      	pop	{r7}
 8004306:	4770      	bx	lr

08004308 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	460b      	mov	r3, r1
 8004312:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800431a:	887a      	ldrh	r2, [r7, #2]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	4013      	ands	r3, r2
 8004320:	041a      	lsls	r2, r3, #16
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	43d9      	mvns	r1, r3
 8004326:	887b      	ldrh	r3, [r7, #2]
 8004328:	400b      	ands	r3, r1
 800432a:	431a      	orrs	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	611a      	str	r2, [r3, #16]
}
 8004330:	bf00      	nop
 8004332:	3714      	adds	r7, #20
 8004334:	46bd      	mov	sp, r7
 8004336:	bc80      	pop	{r7}
 8004338:	4770      	bx	lr
	...

0800433c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	4603      	mov	r3, r0
 8004344:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004346:	4b08      	ldr	r3, [pc, #32]	; (8004368 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004348:	695a      	ldr	r2, [r3, #20]
 800434a:	88fb      	ldrh	r3, [r7, #6]
 800434c:	4013      	ands	r3, r2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d006      	beq.n	8004360 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004352:	4a05      	ldr	r2, [pc, #20]	; (8004368 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004354:	88fb      	ldrh	r3, [r7, #6]
 8004356:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004358:	88fb      	ldrh	r3, [r7, #6]
 800435a:	4618      	mov	r0, r3
 800435c:	f000 f806 	bl	800436c <HAL_GPIO_EXTI_Callback>
  }
}
 8004360:	bf00      	nop
 8004362:	3708      	adds	r7, #8
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40010400 	.word	0x40010400

0800436c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	4603      	mov	r3, r0
 8004374:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	bc80      	pop	{r7}
 800437e:	4770      	bx	lr

08004380 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e034      	b.n	80043fc <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800439a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f245 5255 	movw	r2, #21845	; 0x5555
 80043a4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	6852      	ldr	r2, [r2, #4]
 80043ae:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	6892      	ldr	r2, [r2, #8]
 80043b8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80043ba:	f7fe fab3 	bl	8002924 <HAL_GetTick>
 80043be:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80043c0:	e00f      	b.n	80043e2 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80043c2:	f7fe faaf 	bl	8002924 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	2b27      	cmp	r3, #39	; 0x27
 80043ce:	d908      	bls.n	80043e2 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	f003 0303 	and.w	r3, r3, #3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e00c      	b.n	80043fc <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	f003 0303 	and.w	r3, r3, #3
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1e8      	bne.n	80043c2 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80043f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_PWR_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8004408:	4b06      	ldr	r3, [pc, #24]	; (8004424 <HAL_PWR_PVD_IRQHandler+0x20>)
 800440a:	695b      	ldr	r3, [r3, #20]
 800440c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d005      	beq.n	8004420 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8004414:	f000 f808 	bl	8004428 <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8004418:	4b02      	ldr	r3, [pc, #8]	; (8004424 <HAL_PWR_PVD_IRQHandler+0x20>)
 800441a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800441e:	615a      	str	r2, [r3, #20]
  }
}
 8004420:	bf00      	nop
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40010400 	.word	0x40010400

08004428 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 800442c:	bf00      	nop
 800442e:	46bd      	mov	sp, r7
 8004430:	bc80      	pop	{r7}
 8004432:	4770      	bx	lr

08004434 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e272      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	f000 8087 	beq.w	8004562 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004454:	4b92      	ldr	r3, [pc, #584]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f003 030c 	and.w	r3, r3, #12
 800445c:	2b04      	cmp	r3, #4
 800445e:	d00c      	beq.n	800447a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004460:	4b8f      	ldr	r3, [pc, #572]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f003 030c 	and.w	r3, r3, #12
 8004468:	2b08      	cmp	r3, #8
 800446a:	d112      	bne.n	8004492 <HAL_RCC_OscConfig+0x5e>
 800446c:	4b8c      	ldr	r3, [pc, #560]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004478:	d10b      	bne.n	8004492 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800447a:	4b89      	ldr	r3, [pc, #548]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d06c      	beq.n	8004560 <HAL_RCC_OscConfig+0x12c>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d168      	bne.n	8004560 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e24c      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800449a:	d106      	bne.n	80044aa <HAL_RCC_OscConfig+0x76>
 800449c:	4b80      	ldr	r3, [pc, #512]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a7f      	ldr	r2, [pc, #508]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044a6:	6013      	str	r3, [r2, #0]
 80044a8:	e02e      	b.n	8004508 <HAL_RCC_OscConfig+0xd4>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10c      	bne.n	80044cc <HAL_RCC_OscConfig+0x98>
 80044b2:	4b7b      	ldr	r3, [pc, #492]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a7a      	ldr	r2, [pc, #488]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044bc:	6013      	str	r3, [r2, #0]
 80044be:	4b78      	ldr	r3, [pc, #480]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a77      	ldr	r2, [pc, #476]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044c8:	6013      	str	r3, [r2, #0]
 80044ca:	e01d      	b.n	8004508 <HAL_RCC_OscConfig+0xd4>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044d4:	d10c      	bne.n	80044f0 <HAL_RCC_OscConfig+0xbc>
 80044d6:	4b72      	ldr	r3, [pc, #456]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a71      	ldr	r2, [pc, #452]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	4b6f      	ldr	r3, [pc, #444]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a6e      	ldr	r2, [pc, #440]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	e00b      	b.n	8004508 <HAL_RCC_OscConfig+0xd4>
 80044f0:	4b6b      	ldr	r3, [pc, #428]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a6a      	ldr	r2, [pc, #424]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044fa:	6013      	str	r3, [r2, #0]
 80044fc:	4b68      	ldr	r3, [pc, #416]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a67      	ldr	r2, [pc, #412]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004502:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004506:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d013      	beq.n	8004538 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004510:	f7fe fa08 	bl	8002924 <HAL_GetTick>
 8004514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004516:	e008      	b.n	800452a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004518:	f7fe fa04 	bl	8002924 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b64      	cmp	r3, #100	; 0x64
 8004524:	d901      	bls.n	800452a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e200      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452a:	4b5d      	ldr	r3, [pc, #372]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d0f0      	beq.n	8004518 <HAL_RCC_OscConfig+0xe4>
 8004536:	e014      	b.n	8004562 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004538:	f7fe f9f4 	bl	8002924 <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004540:	f7fe f9f0 	bl	8002924 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b64      	cmp	r3, #100	; 0x64
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e1ec      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004552:	4b53      	ldr	r3, [pc, #332]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1f0      	bne.n	8004540 <HAL_RCC_OscConfig+0x10c>
 800455e:	e000      	b.n	8004562 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d063      	beq.n	8004636 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800456e:	4b4c      	ldr	r3, [pc, #304]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f003 030c 	and.w	r3, r3, #12
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00b      	beq.n	8004592 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800457a:	4b49      	ldr	r3, [pc, #292]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f003 030c 	and.w	r3, r3, #12
 8004582:	2b08      	cmp	r3, #8
 8004584:	d11c      	bne.n	80045c0 <HAL_RCC_OscConfig+0x18c>
 8004586:	4b46      	ldr	r3, [pc, #280]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d116      	bne.n	80045c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004592:	4b43      	ldr	r3, [pc, #268]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d005      	beq.n	80045aa <HAL_RCC_OscConfig+0x176>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d001      	beq.n	80045aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e1c0      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045aa:	4b3d      	ldr	r3, [pc, #244]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	4939      	ldr	r1, [pc, #228]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045be:	e03a      	b.n	8004636 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d020      	beq.n	800460a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045c8:	4b36      	ldr	r3, [pc, #216]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 80045ca:	2201      	movs	r2, #1
 80045cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ce:	f7fe f9a9 	bl	8002924 <HAL_GetTick>
 80045d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d4:	e008      	b.n	80045e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045d6:	f7fe f9a5 	bl	8002924 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d901      	bls.n	80045e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e1a1      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e8:	4b2d      	ldr	r3, [pc, #180]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0302 	and.w	r3, r3, #2
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d0f0      	beq.n	80045d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045f4:	4b2a      	ldr	r3, [pc, #168]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	00db      	lsls	r3, r3, #3
 8004602:	4927      	ldr	r1, [pc, #156]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 8004604:	4313      	orrs	r3, r2
 8004606:	600b      	str	r3, [r1, #0]
 8004608:	e015      	b.n	8004636 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800460a:	4b26      	ldr	r3, [pc, #152]	; (80046a4 <HAL_RCC_OscConfig+0x270>)
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004610:	f7fe f988 	bl	8002924 <HAL_GetTick>
 8004614:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004618:	f7fe f984 	bl	8002924 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e180      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800462a:	4b1d      	ldr	r3, [pc, #116]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1f0      	bne.n	8004618 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0308 	and.w	r3, r3, #8
 800463e:	2b00      	cmp	r3, #0
 8004640:	d03a      	beq.n	80046b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d019      	beq.n	800467e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800464a:	4b17      	ldr	r3, [pc, #92]	; (80046a8 <HAL_RCC_OscConfig+0x274>)
 800464c:	2201      	movs	r2, #1
 800464e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004650:	f7fe f968 	bl	8002924 <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004656:	e008      	b.n	800466a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004658:	f7fe f964 	bl	8002924 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b02      	cmp	r3, #2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e160      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800466a:	4b0d      	ldr	r3, [pc, #52]	; (80046a0 <HAL_RCC_OscConfig+0x26c>)
 800466c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d0f0      	beq.n	8004658 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004676:	2001      	movs	r0, #1
 8004678:	f000 fad8 	bl	8004c2c <RCC_Delay>
 800467c:	e01c      	b.n	80046b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800467e:	4b0a      	ldr	r3, [pc, #40]	; (80046a8 <HAL_RCC_OscConfig+0x274>)
 8004680:	2200      	movs	r2, #0
 8004682:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004684:	f7fe f94e 	bl	8002924 <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800468a:	e00f      	b.n	80046ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800468c:	f7fe f94a 	bl	8002924 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d908      	bls.n	80046ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e146      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
 800469e:	bf00      	nop
 80046a0:	40021000 	.word	0x40021000
 80046a4:	42420000 	.word	0x42420000
 80046a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046ac:	4b92      	ldr	r3, [pc, #584]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80046ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1e9      	bne.n	800468c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0304 	and.w	r3, r3, #4
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 80a6 	beq.w	8004812 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046c6:	2300      	movs	r3, #0
 80046c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ca:	4b8b      	ldr	r3, [pc, #556]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80046cc:	69db      	ldr	r3, [r3, #28]
 80046ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10d      	bne.n	80046f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046d6:	4b88      	ldr	r3, [pc, #544]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	4a87      	ldr	r2, [pc, #540]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80046dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046e0:	61d3      	str	r3, [r2, #28]
 80046e2:	4b85      	ldr	r3, [pc, #532]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ea:	60bb      	str	r3, [r7, #8]
 80046ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046ee:	2301      	movs	r3, #1
 80046f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046f2:	4b82      	ldr	r3, [pc, #520]	; (80048fc <HAL_RCC_OscConfig+0x4c8>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d118      	bne.n	8004730 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046fe:	4b7f      	ldr	r3, [pc, #508]	; (80048fc <HAL_RCC_OscConfig+0x4c8>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a7e      	ldr	r2, [pc, #504]	; (80048fc <HAL_RCC_OscConfig+0x4c8>)
 8004704:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004708:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800470a:	f7fe f90b 	bl	8002924 <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004712:	f7fe f907 	bl	8002924 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b64      	cmp	r3, #100	; 0x64
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e103      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004724:	4b75      	ldr	r3, [pc, #468]	; (80048fc <HAL_RCC_OscConfig+0x4c8>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0f0      	beq.n	8004712 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d106      	bne.n	8004746 <HAL_RCC_OscConfig+0x312>
 8004738:	4b6f      	ldr	r3, [pc, #444]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800473a:	6a1b      	ldr	r3, [r3, #32]
 800473c:	4a6e      	ldr	r2, [pc, #440]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800473e:	f043 0301 	orr.w	r3, r3, #1
 8004742:	6213      	str	r3, [r2, #32]
 8004744:	e02d      	b.n	80047a2 <HAL_RCC_OscConfig+0x36e>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10c      	bne.n	8004768 <HAL_RCC_OscConfig+0x334>
 800474e:	4b6a      	ldr	r3, [pc, #424]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	4a69      	ldr	r2, [pc, #420]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004754:	f023 0301 	bic.w	r3, r3, #1
 8004758:	6213      	str	r3, [r2, #32]
 800475a:	4b67      	ldr	r3, [pc, #412]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	4a66      	ldr	r2, [pc, #408]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004760:	f023 0304 	bic.w	r3, r3, #4
 8004764:	6213      	str	r3, [r2, #32]
 8004766:	e01c      	b.n	80047a2 <HAL_RCC_OscConfig+0x36e>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	2b05      	cmp	r3, #5
 800476e:	d10c      	bne.n	800478a <HAL_RCC_OscConfig+0x356>
 8004770:	4b61      	ldr	r3, [pc, #388]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	4a60      	ldr	r2, [pc, #384]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004776:	f043 0304 	orr.w	r3, r3, #4
 800477a:	6213      	str	r3, [r2, #32]
 800477c:	4b5e      	ldr	r3, [pc, #376]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800477e:	6a1b      	ldr	r3, [r3, #32]
 8004780:	4a5d      	ldr	r2, [pc, #372]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004782:	f043 0301 	orr.w	r3, r3, #1
 8004786:	6213      	str	r3, [r2, #32]
 8004788:	e00b      	b.n	80047a2 <HAL_RCC_OscConfig+0x36e>
 800478a:	4b5b      	ldr	r3, [pc, #364]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	4a5a      	ldr	r2, [pc, #360]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004790:	f023 0301 	bic.w	r3, r3, #1
 8004794:	6213      	str	r3, [r2, #32]
 8004796:	4b58      	ldr	r3, [pc, #352]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	4a57      	ldr	r2, [pc, #348]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800479c:	f023 0304 	bic.w	r3, r3, #4
 80047a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d015      	beq.n	80047d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047aa:	f7fe f8bb 	bl	8002924 <HAL_GetTick>
 80047ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047b0:	e00a      	b.n	80047c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047b2:	f7fe f8b7 	bl	8002924 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d901      	bls.n	80047c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e0b1      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c8:	4b4b      	ldr	r3, [pc, #300]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0ee      	beq.n	80047b2 <HAL_RCC_OscConfig+0x37e>
 80047d4:	e014      	b.n	8004800 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d6:	f7fe f8a5 	bl	8002924 <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047dc:	e00a      	b.n	80047f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047de:	f7fe f8a1 	bl	8002924 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e09b      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047f4:	4b40      	ldr	r3, [pc, #256]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1ee      	bne.n	80047de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004800:	7dfb      	ldrb	r3, [r7, #23]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d105      	bne.n	8004812 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004806:	4b3c      	ldr	r3, [pc, #240]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004808:	69db      	ldr	r3, [r3, #28]
 800480a:	4a3b      	ldr	r2, [pc, #236]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800480c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004810:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	69db      	ldr	r3, [r3, #28]
 8004816:	2b00      	cmp	r3, #0
 8004818:	f000 8087 	beq.w	800492a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800481c:	4b36      	ldr	r3, [pc, #216]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f003 030c 	and.w	r3, r3, #12
 8004824:	2b08      	cmp	r3, #8
 8004826:	d061      	beq.n	80048ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	69db      	ldr	r3, [r3, #28]
 800482c:	2b02      	cmp	r3, #2
 800482e:	d146      	bne.n	80048be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004830:	4b33      	ldr	r3, [pc, #204]	; (8004900 <HAL_RCC_OscConfig+0x4cc>)
 8004832:	2200      	movs	r2, #0
 8004834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004836:	f7fe f875 	bl	8002924 <HAL_GetTick>
 800483a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800483c:	e008      	b.n	8004850 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800483e:	f7fe f871 	bl	8002924 <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b02      	cmp	r3, #2
 800484a:	d901      	bls.n	8004850 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e06d      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004850:	4b29      	ldr	r3, [pc, #164]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d1f0      	bne.n	800483e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004864:	d108      	bne.n	8004878 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004866:	4b24      	ldr	r3, [pc, #144]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	4921      	ldr	r1, [pc, #132]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 8004874:	4313      	orrs	r3, r2
 8004876:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004878:	4b1f      	ldr	r3, [pc, #124]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6a19      	ldr	r1, [r3, #32]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004888:	430b      	orrs	r3, r1
 800488a:	491b      	ldr	r1, [pc, #108]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 800488c:	4313      	orrs	r3, r2
 800488e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004890:	4b1b      	ldr	r3, [pc, #108]	; (8004900 <HAL_RCC_OscConfig+0x4cc>)
 8004892:	2201      	movs	r2, #1
 8004894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004896:	f7fe f845 	bl	8002924 <HAL_GetTick>
 800489a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800489c:	e008      	b.n	80048b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800489e:	f7fe f841 	bl	8002924 <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d901      	bls.n	80048b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e03d      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048b0:	4b11      	ldr	r3, [pc, #68]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d0f0      	beq.n	800489e <HAL_RCC_OscConfig+0x46a>
 80048bc:	e035      	b.n	800492a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048be:	4b10      	ldr	r3, [pc, #64]	; (8004900 <HAL_RCC_OscConfig+0x4cc>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c4:	f7fe f82e 	bl	8002924 <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048cc:	f7fe f82a 	bl	8002924 <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e026      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048de:	4b06      	ldr	r3, [pc, #24]	; (80048f8 <HAL_RCC_OscConfig+0x4c4>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1f0      	bne.n	80048cc <HAL_RCC_OscConfig+0x498>
 80048ea:	e01e      	b.n	800492a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	69db      	ldr	r3, [r3, #28]
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d107      	bne.n	8004904 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e019      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
 80048f8:	40021000 	.word	0x40021000
 80048fc:	40007000 	.word	0x40007000
 8004900:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004904:	4b0b      	ldr	r3, [pc, #44]	; (8004934 <HAL_RCC_OscConfig+0x500>)
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	429a      	cmp	r2, r3
 8004916:	d106      	bne.n	8004926 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004922:	429a      	cmp	r2, r3
 8004924:	d001      	beq.n	800492a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e000      	b.n	800492c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	3718      	adds	r7, #24
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	40021000 	.word	0x40021000

08004938 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e0d0      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800494c:	4b6a      	ldr	r3, [pc, #424]	; (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0307 	and.w	r3, r3, #7
 8004954:	683a      	ldr	r2, [r7, #0]
 8004956:	429a      	cmp	r2, r3
 8004958:	d910      	bls.n	800497c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495a:	4b67      	ldr	r3, [pc, #412]	; (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f023 0207 	bic.w	r2, r3, #7
 8004962:	4965      	ldr	r1, [pc, #404]	; (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	4313      	orrs	r3, r2
 8004968:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800496a:	4b63      	ldr	r3, [pc, #396]	; (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	429a      	cmp	r2, r3
 8004976:	d001      	beq.n	800497c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e0b8      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d020      	beq.n	80049ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0304 	and.w	r3, r3, #4
 8004990:	2b00      	cmp	r3, #0
 8004992:	d005      	beq.n	80049a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004994:	4b59      	ldr	r3, [pc, #356]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	4a58      	ldr	r2, [pc, #352]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 800499a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800499e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0308 	and.w	r3, r3, #8
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d005      	beq.n	80049b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049ac:	4b53      	ldr	r3, [pc, #332]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	4a52      	ldr	r2, [pc, #328]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80049b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049b8:	4b50      	ldr	r3, [pc, #320]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	494d      	ldr	r1, [pc, #308]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d040      	beq.n	8004a58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d107      	bne.n	80049ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049de:	4b47      	ldr	r3, [pc, #284]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d115      	bne.n	8004a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e07f      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d107      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049f6:	4b41      	ldr	r3, [pc, #260]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d109      	bne.n	8004a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e073      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a06:	4b3d      	ldr	r3, [pc, #244]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e06b      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a16:	4b39      	ldr	r3, [pc, #228]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f023 0203 	bic.w	r2, r3, #3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	4936      	ldr	r1, [pc, #216]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a28:	f7fd ff7c 	bl	8002924 <HAL_GetTick>
 8004a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a2e:	e00a      	b.n	8004a46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a30:	f7fd ff78 	bl	8002924 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e053      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a46:	4b2d      	ldr	r3, [pc, #180]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	f003 020c 	and.w	r2, r3, #12
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d1eb      	bne.n	8004a30 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a58:	4b27      	ldr	r3, [pc, #156]	; (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0307 	and.w	r3, r3, #7
 8004a60:	683a      	ldr	r2, [r7, #0]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d210      	bcs.n	8004a88 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a66:	4b24      	ldr	r3, [pc, #144]	; (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f023 0207 	bic.w	r2, r3, #7
 8004a6e:	4922      	ldr	r1, [pc, #136]	; (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a76:	4b20      	ldr	r3, [pc, #128]	; (8004af8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0307 	and.w	r3, r3, #7
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d001      	beq.n	8004a88 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e032      	b.n	8004aee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0304 	and.w	r3, r3, #4
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d008      	beq.n	8004aa6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a94:	4b19      	ldr	r3, [pc, #100]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	4916      	ldr	r1, [pc, #88]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0308 	and.w	r3, r3, #8
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d009      	beq.n	8004ac6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ab2:	4b12      	ldr	r3, [pc, #72]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	00db      	lsls	r3, r3, #3
 8004ac0:	490e      	ldr	r1, [pc, #56]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ac6:	f000 f821 	bl	8004b0c <HAL_RCC_GetSysClockFreq>
 8004aca:	4602      	mov	r2, r0
 8004acc:	4b0b      	ldr	r3, [pc, #44]	; (8004afc <HAL_RCC_ClockConfig+0x1c4>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	091b      	lsrs	r3, r3, #4
 8004ad2:	f003 030f 	and.w	r3, r3, #15
 8004ad6:	490a      	ldr	r1, [pc, #40]	; (8004b00 <HAL_RCC_ClockConfig+0x1c8>)
 8004ad8:	5ccb      	ldrb	r3, [r1, r3]
 8004ada:	fa22 f303 	lsr.w	r3, r2, r3
 8004ade:	4a09      	ldr	r2, [pc, #36]	; (8004b04 <HAL_RCC_ClockConfig+0x1cc>)
 8004ae0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004ae2:	4b09      	ldr	r3, [pc, #36]	; (8004b08 <HAL_RCC_ClockConfig+0x1d0>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f7fd feda 	bl	80028a0 <HAL_InitTick>

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40022000 	.word	0x40022000
 8004afc:	40021000 	.word	0x40021000
 8004b00:	0800793c 	.word	0x0800793c
 8004b04:	2000002c 	.word	0x2000002c
 8004b08:	20000030 	.word	0x20000030

08004b0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b0c:	b490      	push	{r4, r7}
 8004b0e:	b08a      	sub	sp, #40	; 0x28
 8004b10:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004b12:	4b29      	ldr	r3, [pc, #164]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0xac>)
 8004b14:	1d3c      	adds	r4, r7, #4
 8004b16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004b1c:	f240 2301 	movw	r3, #513	; 0x201
 8004b20:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b22:	2300      	movs	r3, #0
 8004b24:	61fb      	str	r3, [r7, #28]
 8004b26:	2300      	movs	r3, #0
 8004b28:	61bb      	str	r3, [r7, #24]
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b2e:	2300      	movs	r3, #0
 8004b30:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b36:	4b21      	ldr	r3, [pc, #132]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xb0>)
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	f003 030c 	and.w	r3, r3, #12
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	d002      	beq.n	8004b4c <HAL_RCC_GetSysClockFreq+0x40>
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d003      	beq.n	8004b52 <HAL_RCC_GetSysClockFreq+0x46>
 8004b4a:	e02b      	b.n	8004ba4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b4c:	4b1c      	ldr	r3, [pc, #112]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004b4e:	623b      	str	r3, [r7, #32]
      break;
 8004b50:	e02b      	b.n	8004baa <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	0c9b      	lsrs	r3, r3, #18
 8004b56:	f003 030f 	and.w	r3, r3, #15
 8004b5a:	3328      	adds	r3, #40	; 0x28
 8004b5c:	443b      	add	r3, r7
 8004b5e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004b62:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d012      	beq.n	8004b94 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b6e:	4b13      	ldr	r3, [pc, #76]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xb0>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	0c5b      	lsrs	r3, r3, #17
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	3328      	adds	r3, #40	; 0x28
 8004b7a:	443b      	add	r3, r7
 8004b7c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004b80:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	4a0e      	ldr	r2, [pc, #56]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004b86:	fb03 f202 	mul.w	r2, r3, r2
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b90:	627b      	str	r3, [r7, #36]	; 0x24
 8004b92:	e004      	b.n	8004b9e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	4a0b      	ldr	r2, [pc, #44]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b98:	fb02 f303 	mul.w	r3, r2, r3
 8004b9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba0:	623b      	str	r3, [r7, #32]
      break;
 8004ba2:	e002      	b.n	8004baa <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004ba4:	4b06      	ldr	r3, [pc, #24]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004ba6:	623b      	str	r3, [r7, #32]
      break;
 8004ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004baa:	6a3b      	ldr	r3, [r7, #32]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3728      	adds	r7, #40	; 0x28
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc90      	pop	{r4, r7}
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	080078f8 	.word	0x080078f8
 8004bbc:	40021000 	.word	0x40021000
 8004bc0:	007a1200 	.word	0x007a1200
 8004bc4:	003d0900 	.word	0x003d0900

08004bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bcc:	4b02      	ldr	r3, [pc, #8]	; (8004bd8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004bce:	681b      	ldr	r3, [r3, #0]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bc80      	pop	{r7}
 8004bd6:	4770      	bx	lr
 8004bd8:	2000002c 	.word	0x2000002c

08004bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004be0:	f7ff fff2 	bl	8004bc8 <HAL_RCC_GetHCLKFreq>
 8004be4:	4602      	mov	r2, r0
 8004be6:	4b05      	ldr	r3, [pc, #20]	; (8004bfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	0a1b      	lsrs	r3, r3, #8
 8004bec:	f003 0307 	and.w	r3, r3, #7
 8004bf0:	4903      	ldr	r1, [pc, #12]	; (8004c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bf2:	5ccb      	ldrb	r3, [r1, r3]
 8004bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40021000 	.word	0x40021000
 8004c00:	0800794c 	.word	0x0800794c

08004c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c08:	f7ff ffde 	bl	8004bc8 <HAL_RCC_GetHCLKFreq>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	4b05      	ldr	r3, [pc, #20]	; (8004c24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	0adb      	lsrs	r3, r3, #11
 8004c14:	f003 0307 	and.w	r3, r3, #7
 8004c18:	4903      	ldr	r1, [pc, #12]	; (8004c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c1a:	5ccb      	ldrb	r3, [r1, r3]
 8004c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	40021000 	.word	0x40021000
 8004c28:	0800794c 	.word	0x0800794c

08004c2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c34:	4b0a      	ldr	r3, [pc, #40]	; (8004c60 <RCC_Delay+0x34>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a0a      	ldr	r2, [pc, #40]	; (8004c64 <RCC_Delay+0x38>)
 8004c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c3e:	0a5b      	lsrs	r3, r3, #9
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	fb02 f303 	mul.w	r3, r2, r3
 8004c46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004c48:	bf00      	nop
  }
  while (Delay --);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	1e5a      	subs	r2, r3, #1
 8004c4e:	60fa      	str	r2, [r7, #12]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d1f9      	bne.n	8004c48 <RCC_Delay+0x1c>
}
 8004c54:	bf00      	nop
 8004c56:	bf00      	nop
 8004c58:	3714      	adds	r7, #20
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bc80      	pop	{r7}
 8004c5e:	4770      	bx	lr
 8004c60:	2000002c 	.word	0x2000002c
 8004c64:	10624dd3 	.word	0x10624dd3

08004c68 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b086      	sub	sp, #24
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004c70:	2300      	movs	r3, #0
 8004c72:	613b      	str	r3, [r7, #16]
 8004c74:	2300      	movs	r3, #0
 8004c76:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d07d      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004c84:	2300      	movs	r3, #0
 8004c86:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c88:	4b4f      	ldr	r3, [pc, #316]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d10d      	bne.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c94:	4b4c      	ldr	r3, [pc, #304]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	4a4b      	ldr	r2, [pc, #300]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c9e:	61d3      	str	r3, [r2, #28]
 8004ca0:	4b49      	ldr	r3, [pc, #292]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ca2:	69db      	ldr	r3, [r3, #28]
 8004ca4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ca8:	60bb      	str	r3, [r7, #8]
 8004caa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cac:	2301      	movs	r3, #1
 8004cae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb0:	4b46      	ldr	r3, [pc, #280]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d118      	bne.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cbc:	4b43      	ldr	r3, [pc, #268]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a42      	ldr	r2, [pc, #264]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cc6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cc8:	f7fd fe2c 	bl	8002924 <HAL_GetTick>
 8004ccc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cce:	e008      	b.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cd0:	f7fd fe28 	bl	8002924 <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	2b64      	cmp	r3, #100	; 0x64
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e06d      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce2:	4b3a      	ldr	r3, [pc, #232]	; (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0f0      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004cee:	4b36      	ldr	r3, [pc, #216]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cf6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d02e      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d027      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d0c:	4b2e      	ldr	r3, [pc, #184]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d14:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d16:	4b2e      	ldr	r3, [pc, #184]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d18:	2201      	movs	r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d1c:	4b2c      	ldr	r3, [pc, #176]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d1e:	2200      	movs	r2, #0
 8004d20:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d22:	4a29      	ldr	r2, [pc, #164]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d014      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d32:	f7fd fdf7 	bl	8002924 <HAL_GetTick>
 8004d36:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d38:	e00a      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d3a:	f7fd fdf3 	bl	8002924 <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d901      	bls.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e036      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d50:	4b1d      	ldr	r3, [pc, #116]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d52:	6a1b      	ldr	r3, [r3, #32]
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d0ee      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d5c:	4b1a      	ldr	r3, [pc, #104]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d5e:	6a1b      	ldr	r3, [r3, #32]
 8004d60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	4917      	ldr	r1, [pc, #92]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d6e:	7dfb      	ldrb	r3, [r7, #23]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d105      	bne.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d74:	4b14      	ldr	r3, [pc, #80]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	4a13      	ldr	r2, [pc, #76]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d7e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d008      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d8c:	4b0e      	ldr	r3, [pc, #56]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	490b      	ldr	r1, [pc, #44]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0310 	and.w	r3, r3, #16
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d008      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004daa:	4b07      	ldr	r3, [pc, #28]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	4904      	ldr	r1, [pc, #16]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004db8:	4313      	orrs	r3, r2
 8004dba:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3718      	adds	r7, #24
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	40021000 	.word	0x40021000
 8004dcc:	40007000 	.word	0x40007000
 8004dd0:	42420440 	.word	0x42420440

08004dd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e041      	b.n	8004e6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d106      	bne.n	8004e00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7fd fb00 	bl	8002400 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2202      	movs	r2, #2
 8004e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	3304      	adds	r3, #4
 8004e10:	4619      	mov	r1, r3
 8004e12:	4610      	mov	r0, r2
 8004e14:	f000 fe84 	bl	8005b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b082      	sub	sp, #8
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d101      	bne.n	8004e84 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e041      	b.n	8004f08 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d106      	bne.n	8004e9e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 f839 	bl	8004f10 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2202      	movs	r2, #2
 8004ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	3304      	adds	r3, #4
 8004eae:	4619      	mov	r1, r3
 8004eb0:	4610      	mov	r0, r2
 8004eb2:	f000 fe35 	bl	8005b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f06:	2300      	movs	r3, #0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3708      	adds	r7, #8
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bc80      	pop	{r7}
 8004f20:	4770      	bx	lr
	...

08004f24 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d109      	bne.n	8004f48 <HAL_TIM_OC_Start_IT+0x24>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	bf14      	ite	ne
 8004f40:	2301      	movne	r3, #1
 8004f42:	2300      	moveq	r3, #0
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	e022      	b.n	8004f8e <HAL_TIM_OC_Start_IT+0x6a>
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	2b04      	cmp	r3, #4
 8004f4c:	d109      	bne.n	8004f62 <HAL_TIM_OC_Start_IT+0x3e>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	bf14      	ite	ne
 8004f5a:	2301      	movne	r3, #1
 8004f5c:	2300      	moveq	r3, #0
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	e015      	b.n	8004f8e <HAL_TIM_OC_Start_IT+0x6a>
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	2b08      	cmp	r3, #8
 8004f66:	d109      	bne.n	8004f7c <HAL_TIM_OC_Start_IT+0x58>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	bf14      	ite	ne
 8004f74:	2301      	movne	r3, #1
 8004f76:	2300      	moveq	r3, #0
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	e008      	b.n	8004f8e <HAL_TIM_OC_Start_IT+0x6a>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	bf14      	ite	ne
 8004f88:	2301      	movne	r3, #1
 8004f8a:	2300      	moveq	r3, #0
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e0a4      	b.n	80050e0 <HAL_TIM_OC_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d104      	bne.n	8004fa6 <HAL_TIM_OC_Start_IT+0x82>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fa4:	e013      	b.n	8004fce <HAL_TIM_OC_Start_IT+0xaa>
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	d104      	bne.n	8004fb6 <HAL_TIM_OC_Start_IT+0x92>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fb4:	e00b      	b.n	8004fce <HAL_TIM_OC_Start_IT+0xaa>
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	2b08      	cmp	r3, #8
 8004fba:	d104      	bne.n	8004fc6 <HAL_TIM_OC_Start_IT+0xa2>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fc4:	e003      	b.n	8004fce <HAL_TIM_OC_Start_IT+0xaa>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2202      	movs	r2, #2
 8004fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	2b0c      	cmp	r3, #12
 8004fd2:	d841      	bhi.n	8005058 <HAL_TIM_OC_Start_IT+0x134>
 8004fd4:	a201      	add	r2, pc, #4	; (adr r2, 8004fdc <HAL_TIM_OC_Start_IT+0xb8>)
 8004fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fda:	bf00      	nop
 8004fdc:	08005011 	.word	0x08005011
 8004fe0:	08005059 	.word	0x08005059
 8004fe4:	08005059 	.word	0x08005059
 8004fe8:	08005059 	.word	0x08005059
 8004fec:	08005023 	.word	0x08005023
 8004ff0:	08005059 	.word	0x08005059
 8004ff4:	08005059 	.word	0x08005059
 8004ff8:	08005059 	.word	0x08005059
 8004ffc:	08005035 	.word	0x08005035
 8005000:	08005059 	.word	0x08005059
 8005004:	08005059 	.word	0x08005059
 8005008:	08005059 	.word	0x08005059
 800500c:	08005047 	.word	0x08005047
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	68da      	ldr	r2, [r3, #12]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f042 0202 	orr.w	r2, r2, #2
 800501e:	60da      	str	r2, [r3, #12]
      break;
 8005020:	e01b      	b.n	800505a <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68da      	ldr	r2, [r3, #12]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f042 0204 	orr.w	r2, r2, #4
 8005030:	60da      	str	r2, [r3, #12]
      break;
 8005032:	e012      	b.n	800505a <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68da      	ldr	r2, [r3, #12]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f042 0208 	orr.w	r2, r2, #8
 8005042:	60da      	str	r2, [r3, #12]
      break;
 8005044:	e009      	b.n	800505a <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68da      	ldr	r2, [r3, #12]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f042 0210 	orr.w	r2, r2, #16
 8005054:	60da      	str	r2, [r3, #12]
      break;
 8005056:	e000      	b.n	800505a <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 8005058:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2201      	movs	r2, #1
 8005060:	6839      	ldr	r1, [r7, #0]
 8005062:	4618      	mov	r0, r3
 8005064:	f001 f8e9 	bl	800623a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a1e      	ldr	r2, [pc, #120]	; (80050e8 <HAL_TIM_OC_Start_IT+0x1c4>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d107      	bne.n	8005082 <HAL_TIM_OC_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005080:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a18      	ldr	r2, [pc, #96]	; (80050e8 <HAL_TIM_OC_Start_IT+0x1c4>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d00e      	beq.n	80050aa <HAL_TIM_OC_Start_IT+0x186>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005094:	d009      	beq.n	80050aa <HAL_TIM_OC_Start_IT+0x186>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a14      	ldr	r2, [pc, #80]	; (80050ec <HAL_TIM_OC_Start_IT+0x1c8>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d004      	beq.n	80050aa <HAL_TIM_OC_Start_IT+0x186>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a12      	ldr	r2, [pc, #72]	; (80050f0 <HAL_TIM_OC_Start_IT+0x1cc>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d111      	bne.n	80050ce <HAL_TIM_OC_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f003 0307 	and.w	r3, r3, #7
 80050b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2b06      	cmp	r3, #6
 80050ba:	d010      	beq.n	80050de <HAL_TIM_OC_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0201 	orr.w	r2, r2, #1
 80050ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050cc:	e007      	b.n	80050de <HAL_TIM_OC_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f042 0201 	orr.w	r2, r2, #1
 80050dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3710      	adds	r7, #16
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	40012c00 	.word	0x40012c00
 80050ec:	40000400 	.word	0x40000400
 80050f0:	40000800 	.word	0x40000800

080050f4 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b082      	sub	sp, #8
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	2b0c      	cmp	r3, #12
 8005102:	d841      	bhi.n	8005188 <HAL_TIM_OC_Stop_IT+0x94>
 8005104:	a201      	add	r2, pc, #4	; (adr r2, 800510c <HAL_TIM_OC_Stop_IT+0x18>)
 8005106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800510a:	bf00      	nop
 800510c:	08005141 	.word	0x08005141
 8005110:	08005189 	.word	0x08005189
 8005114:	08005189 	.word	0x08005189
 8005118:	08005189 	.word	0x08005189
 800511c:	08005153 	.word	0x08005153
 8005120:	08005189 	.word	0x08005189
 8005124:	08005189 	.word	0x08005189
 8005128:	08005189 	.word	0x08005189
 800512c:	08005165 	.word	0x08005165
 8005130:	08005189 	.word	0x08005189
 8005134:	08005189 	.word	0x08005189
 8005138:	08005189 	.word	0x08005189
 800513c:	08005177 	.word	0x08005177
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68da      	ldr	r2, [r3, #12]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 0202 	bic.w	r2, r2, #2
 800514e:	60da      	str	r2, [r3, #12]
      break;
 8005150:	e01b      	b.n	800518a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68da      	ldr	r2, [r3, #12]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f022 0204 	bic.w	r2, r2, #4
 8005160:	60da      	str	r2, [r3, #12]
      break;
 8005162:	e012      	b.n	800518a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68da      	ldr	r2, [r3, #12]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f022 0208 	bic.w	r2, r2, #8
 8005172:	60da      	str	r2, [r3, #12]
      break;
 8005174:	e009      	b.n	800518a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	68da      	ldr	r2, [r3, #12]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f022 0210 	bic.w	r2, r2, #16
 8005184:	60da      	str	r2, [r3, #12]
      break;
 8005186:	e000      	b.n	800518a <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8005188:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2200      	movs	r2, #0
 8005190:	6839      	ldr	r1, [r7, #0]
 8005192:	4618      	mov	r0, r3
 8005194:	f001 f851 	bl	800623a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a29      	ldr	r2, [pc, #164]	; (8005244 <HAL_TIM_OC_Stop_IT+0x150>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d117      	bne.n	80051d2 <HAL_TIM_OC_Stop_IT+0xde>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	6a1a      	ldr	r2, [r3, #32]
 80051a8:	f241 1311 	movw	r3, #4369	; 0x1111
 80051ac:	4013      	ands	r3, r2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10f      	bne.n	80051d2 <HAL_TIM_OC_Stop_IT+0xde>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	6a1a      	ldr	r2, [r3, #32]
 80051b8:	f240 4344 	movw	r3, #1092	; 0x444
 80051bc:	4013      	ands	r3, r2
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d107      	bne.n	80051d2 <HAL_TIM_OC_Stop_IT+0xde>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051d0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	6a1a      	ldr	r2, [r3, #32]
 80051d8:	f241 1311 	movw	r3, #4369	; 0x1111
 80051dc:	4013      	ands	r3, r2
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10f      	bne.n	8005202 <HAL_TIM_OC_Stop_IT+0x10e>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6a1a      	ldr	r2, [r3, #32]
 80051e8:	f240 4344 	movw	r3, #1092	; 0x444
 80051ec:	4013      	ands	r3, r2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d107      	bne.n	8005202 <HAL_TIM_OC_Stop_IT+0x10e>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f022 0201 	bic.w	r2, r2, #1
 8005200:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d104      	bne.n	8005212 <HAL_TIM_OC_Stop_IT+0x11e>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005210:	e013      	b.n	800523a <HAL_TIM_OC_Stop_IT+0x146>
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2b04      	cmp	r3, #4
 8005216:	d104      	bne.n	8005222 <HAL_TIM_OC_Stop_IT+0x12e>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005220:	e00b      	b.n	800523a <HAL_TIM_OC_Stop_IT+0x146>
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b08      	cmp	r3, #8
 8005226:	d104      	bne.n	8005232 <HAL_TIM_OC_Stop_IT+0x13e>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005230:	e003      	b.n	800523a <HAL_TIM_OC_Stop_IT+0x146>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800523a:	2300      	movs	r3, #0
}
 800523c:	4618      	mov	r0, r3
 800523e:	3708      	adds	r7, #8
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}
 8005244:	40012c00 	.word	0x40012c00

08005248 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e041      	b.n	80052de <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d106      	bne.n	8005274 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 f839 	bl	80052e6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2202      	movs	r2, #2
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3304      	adds	r3, #4
 8005284:	4619      	mov	r1, r3
 8005286:	4610      	mov	r0, r2
 8005288:	f000 fc4a 	bl	8005b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3708      	adds	r7, #8
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80052e6:	b480      	push	{r7}
 80052e8:	b083      	sub	sp, #12
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80052ee:	bf00      	nop
 80052f0:	370c      	adds	r7, #12
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bc80      	pop	{r7}
 80052f6:	4770      	bx	lr

080052f8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b084      	sub	sp, #16
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d104      	bne.n	8005312 <HAL_TIM_IC_Start_IT+0x1a>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800530e:	b2db      	uxtb	r3, r3
 8005310:	e013      	b.n	800533a <HAL_TIM_IC_Start_IT+0x42>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2b04      	cmp	r3, #4
 8005316:	d104      	bne.n	8005322 <HAL_TIM_IC_Start_IT+0x2a>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800531e:	b2db      	uxtb	r3, r3
 8005320:	e00b      	b.n	800533a <HAL_TIM_IC_Start_IT+0x42>
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	2b08      	cmp	r3, #8
 8005326:	d104      	bne.n	8005332 <HAL_TIM_IC_Start_IT+0x3a>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800532e:	b2db      	uxtb	r3, r3
 8005330:	e003      	b.n	800533a <HAL_TIM_IC_Start_IT+0x42>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005338:	b2db      	uxtb	r3, r3
 800533a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d104      	bne.n	800534c <HAL_TIM_IC_Start_IT+0x54>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005348:	b2db      	uxtb	r3, r3
 800534a:	e013      	b.n	8005374 <HAL_TIM_IC_Start_IT+0x7c>
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	2b04      	cmp	r3, #4
 8005350:	d104      	bne.n	800535c <HAL_TIM_IC_Start_IT+0x64>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005358:	b2db      	uxtb	r3, r3
 800535a:	e00b      	b.n	8005374 <HAL_TIM_IC_Start_IT+0x7c>
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	2b08      	cmp	r3, #8
 8005360:	d104      	bne.n	800536c <HAL_TIM_IC_Start_IT+0x74>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005368:	b2db      	uxtb	r3, r3
 800536a:	e003      	b.n	8005374 <HAL_TIM_IC_Start_IT+0x7c>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005372:	b2db      	uxtb	r3, r3
 8005374:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005376:	7bfb      	ldrb	r3, [r7, #15]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d102      	bne.n	8005382 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800537c:	7bbb      	ldrb	r3, [r7, #14]
 800537e:	2b01      	cmp	r3, #1
 8005380:	d001      	beq.n	8005386 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e0b3      	b.n	80054ee <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d104      	bne.n	8005396 <HAL_TIM_IC_Start_IT+0x9e>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2202      	movs	r2, #2
 8005390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005394:	e013      	b.n	80053be <HAL_TIM_IC_Start_IT+0xc6>
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2b04      	cmp	r3, #4
 800539a:	d104      	bne.n	80053a6 <HAL_TIM_IC_Start_IT+0xae>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053a4:	e00b      	b.n	80053be <HAL_TIM_IC_Start_IT+0xc6>
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2b08      	cmp	r3, #8
 80053aa:	d104      	bne.n	80053b6 <HAL_TIM_IC_Start_IT+0xbe>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2202      	movs	r2, #2
 80053b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053b4:	e003      	b.n	80053be <HAL_TIM_IC_Start_IT+0xc6>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2202      	movs	r2, #2
 80053ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d104      	bne.n	80053ce <HAL_TIM_IC_Start_IT+0xd6>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2202      	movs	r2, #2
 80053c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053cc:	e013      	b.n	80053f6 <HAL_TIM_IC_Start_IT+0xfe>
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	2b04      	cmp	r3, #4
 80053d2:	d104      	bne.n	80053de <HAL_TIM_IC_Start_IT+0xe6>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2202      	movs	r2, #2
 80053d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053dc:	e00b      	b.n	80053f6 <HAL_TIM_IC_Start_IT+0xfe>
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	2b08      	cmp	r3, #8
 80053e2:	d104      	bne.n	80053ee <HAL_TIM_IC_Start_IT+0xf6>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2202      	movs	r2, #2
 80053e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053ec:	e003      	b.n	80053f6 <HAL_TIM_IC_Start_IT+0xfe>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2202      	movs	r2, #2
 80053f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	2b0c      	cmp	r3, #12
 80053fa:	d841      	bhi.n	8005480 <HAL_TIM_IC_Start_IT+0x188>
 80053fc:	a201      	add	r2, pc, #4	; (adr r2, 8005404 <HAL_TIM_IC_Start_IT+0x10c>)
 80053fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005402:	bf00      	nop
 8005404:	08005439 	.word	0x08005439
 8005408:	08005481 	.word	0x08005481
 800540c:	08005481 	.word	0x08005481
 8005410:	08005481 	.word	0x08005481
 8005414:	0800544b 	.word	0x0800544b
 8005418:	08005481 	.word	0x08005481
 800541c:	08005481 	.word	0x08005481
 8005420:	08005481 	.word	0x08005481
 8005424:	0800545d 	.word	0x0800545d
 8005428:	08005481 	.word	0x08005481
 800542c:	08005481 	.word	0x08005481
 8005430:	08005481 	.word	0x08005481
 8005434:	0800546f 	.word	0x0800546f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f042 0202 	orr.w	r2, r2, #2
 8005446:	60da      	str	r2, [r3, #12]
      break;
 8005448:	e01b      	b.n	8005482 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68da      	ldr	r2, [r3, #12]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f042 0204 	orr.w	r2, r2, #4
 8005458:	60da      	str	r2, [r3, #12]
      break;
 800545a:	e012      	b.n	8005482 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	68da      	ldr	r2, [r3, #12]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0208 	orr.w	r2, r2, #8
 800546a:	60da      	str	r2, [r3, #12]
      break;
 800546c:	e009      	b.n	8005482 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68da      	ldr	r2, [r3, #12]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f042 0210 	orr.w	r2, r2, #16
 800547c:	60da      	str	r2, [r3, #12]
      break;
 800547e:	e000      	b.n	8005482 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8005480:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	2201      	movs	r2, #1
 8005488:	6839      	ldr	r1, [r7, #0]
 800548a:	4618      	mov	r0, r3
 800548c:	f000 fed5 	bl	800623a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a18      	ldr	r2, [pc, #96]	; (80054f8 <HAL_TIM_IC_Start_IT+0x200>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d00e      	beq.n	80054b8 <HAL_TIM_IC_Start_IT+0x1c0>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054a2:	d009      	beq.n	80054b8 <HAL_TIM_IC_Start_IT+0x1c0>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a14      	ldr	r2, [pc, #80]	; (80054fc <HAL_TIM_IC_Start_IT+0x204>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d004      	beq.n	80054b8 <HAL_TIM_IC_Start_IT+0x1c0>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a13      	ldr	r2, [pc, #76]	; (8005500 <HAL_TIM_IC_Start_IT+0x208>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d111      	bne.n	80054dc <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	f003 0307 	and.w	r3, r3, #7
 80054c2:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	2b06      	cmp	r3, #6
 80054c8:	d010      	beq.n	80054ec <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f042 0201 	orr.w	r2, r2, #1
 80054d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054da:	e007      	b.n	80054ec <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f042 0201 	orr.w	r2, r2, #1
 80054ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40012c00 	.word	0x40012c00
 80054fc:	40000400 	.word	0x40000400
 8005500:	40000800 	.word	0x40000800

08005504 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	691b      	ldr	r3, [r3, #16]
 8005512:	f003 0302 	and.w	r3, r3, #2
 8005516:	2b02      	cmp	r3, #2
 8005518:	d122      	bne.n	8005560 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	f003 0302 	and.w	r3, r3, #2
 8005524:	2b02      	cmp	r3, #2
 8005526:	d11b      	bne.n	8005560 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f06f 0202 	mvn.w	r2, #2
 8005530:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2201      	movs	r2, #1
 8005536:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	f003 0303 	and.w	r3, r3, #3
 8005542:	2b00      	cmp	r3, #0
 8005544:	d003      	beq.n	800554e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f7fb fa1a 	bl	8000980 <HAL_TIM_IC_CaptureCallback>
 800554c:	e005      	b.n	800555a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f7fb fa7a 	bl	8000a48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 fad1 	bl	8005afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	f003 0304 	and.w	r3, r3, #4
 800556a:	2b04      	cmp	r3, #4
 800556c:	d122      	bne.n	80055b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	f003 0304 	and.w	r3, r3, #4
 8005578:	2b04      	cmp	r3, #4
 800557a:	d11b      	bne.n	80055b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f06f 0204 	mvn.w	r2, #4
 8005584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2202      	movs	r2, #2
 800558a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005596:	2b00      	cmp	r3, #0
 8005598:	d003      	beq.n	80055a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f7fb f9f0 	bl	8000980 <HAL_TIM_IC_CaptureCallback>
 80055a0:	e005      	b.n	80055ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7fb fa50 	bl	8000a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f000 faa7 	bl	8005afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	f003 0308 	and.w	r3, r3, #8
 80055be:	2b08      	cmp	r3, #8
 80055c0:	d122      	bne.n	8005608 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	f003 0308 	and.w	r3, r3, #8
 80055cc:	2b08      	cmp	r3, #8
 80055ce:	d11b      	bne.n	8005608 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f06f 0208 	mvn.w	r2, #8
 80055d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2204      	movs	r2, #4
 80055de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	69db      	ldr	r3, [r3, #28]
 80055e6:	f003 0303 	and.w	r3, r3, #3
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d003      	beq.n	80055f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f7fb f9c6 	bl	8000980 <HAL_TIM_IC_CaptureCallback>
 80055f4:	e005      	b.n	8005602 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f7fb fa26 	bl	8000a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 fa7d 	bl	8005afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	f003 0310 	and.w	r3, r3, #16
 8005612:	2b10      	cmp	r3, #16
 8005614:	d122      	bne.n	800565c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	f003 0310 	and.w	r3, r3, #16
 8005620:	2b10      	cmp	r3, #16
 8005622:	d11b      	bne.n	800565c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f06f 0210 	mvn.w	r2, #16
 800562c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2208      	movs	r2, #8
 8005632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	69db      	ldr	r3, [r3, #28]
 800563a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800563e:	2b00      	cmp	r3, #0
 8005640:	d003      	beq.n	800564a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f7fb f99c 	bl	8000980 <HAL_TIM_IC_CaptureCallback>
 8005648:	e005      	b.n	8005656 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f7fb f9fc 	bl	8000a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 fa53 	bl	8005afc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b01      	cmp	r3, #1
 8005668:	d10e      	bne.n	8005688 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	f003 0301 	and.w	r3, r3, #1
 8005674:	2b01      	cmp	r3, #1
 8005676:	d107      	bne.n	8005688 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f06f 0201 	mvn.w	r2, #1
 8005680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f7fb f902 	bl	800088c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005692:	2b80      	cmp	r3, #128	; 0x80
 8005694:	d10e      	bne.n	80056b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a0:	2b80      	cmp	r3, #128	; 0x80
 80056a2:	d107      	bne.n	80056b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 fe4f 	bl	8006352 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056be:	2b40      	cmp	r3, #64	; 0x40
 80056c0:	d10e      	bne.n	80056e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056cc:	2b40      	cmp	r3, #64	; 0x40
 80056ce:	d107      	bne.n	80056e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 fa17 	bl	8005b0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	f003 0320 	and.w	r3, r3, #32
 80056ea:	2b20      	cmp	r3, #32
 80056ec:	d10e      	bne.n	800570c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	f003 0320 	and.w	r3, r3, #32
 80056f8:	2b20      	cmp	r3, #32
 80056fa:	d107      	bne.n	800570c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f06f 0220 	mvn.w	r2, #32
 8005704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 fe1a 	bl	8006340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800570c:	bf00      	nop
 800570e:	3708      	adds	r7, #8
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005726:	2b01      	cmp	r3, #1
 8005728:	d101      	bne.n	800572e <HAL_TIM_OC_ConfigChannel+0x1a>
 800572a:	2302      	movs	r3, #2
 800572c:	e046      	b.n	80057bc <HAL_TIM_OC_ConfigChannel+0xa8>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2b0c      	cmp	r3, #12
 800573a:	d839      	bhi.n	80057b0 <HAL_TIM_OC_ConfigChannel+0x9c>
 800573c:	a201      	add	r2, pc, #4	; (adr r2, 8005744 <HAL_TIM_OC_ConfigChannel+0x30>)
 800573e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005742:	bf00      	nop
 8005744:	08005779 	.word	0x08005779
 8005748:	080057b1 	.word	0x080057b1
 800574c:	080057b1 	.word	0x080057b1
 8005750:	080057b1 	.word	0x080057b1
 8005754:	08005787 	.word	0x08005787
 8005758:	080057b1 	.word	0x080057b1
 800575c:	080057b1 	.word	0x080057b1
 8005760:	080057b1 	.word	0x080057b1
 8005764:	08005795 	.word	0x08005795
 8005768:	080057b1 	.word	0x080057b1
 800576c:	080057b1 	.word	0x080057b1
 8005770:	080057b1 	.word	0x080057b1
 8005774:	080057a3 	.word	0x080057a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68b9      	ldr	r1, [r7, #8]
 800577e:	4618      	mov	r0, r3
 8005780:	f000 fa30 	bl	8005be4 <TIM_OC1_SetConfig>
      break;
 8005784:	e015      	b.n	80057b2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68b9      	ldr	r1, [r7, #8]
 800578c:	4618      	mov	r0, r3
 800578e:	f000 fa8f 	bl	8005cb0 <TIM_OC2_SetConfig>
      break;
 8005792:	e00e      	b.n	80057b2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68b9      	ldr	r1, [r7, #8]
 800579a:	4618      	mov	r0, r3
 800579c:	f000 faf2 	bl	8005d84 <TIM_OC3_SetConfig>
      break;
 80057a0:	e007      	b.n	80057b2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68b9      	ldr	r1, [r7, #8]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f000 fb55 	bl	8005e58 <TIM_OC4_SetConfig>
      break;
 80057ae:	e000      	b.n	80057b2 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 80057b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057ba:	2300      	movs	r3, #0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d101      	bne.n	80057de <HAL_TIM_IC_ConfigChannel+0x1a>
 80057da:	2302      	movs	r3, #2
 80057dc:	e082      	b.n	80058e4 <HAL_TIM_IC_ConfigChannel+0x120>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d11b      	bne.n	8005824 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6818      	ldr	r0, [r3, #0]
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	6819      	ldr	r1, [r3, #0]
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	f000 fb7a 	bl	8005ef4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	699a      	ldr	r2, [r3, #24]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 020c 	bic.w	r2, r2, #12
 800580e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	6999      	ldr	r1, [r3, #24]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	689a      	ldr	r2, [r3, #8]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	430a      	orrs	r2, r1
 8005820:	619a      	str	r2, [r3, #24]
 8005822:	e05a      	b.n	80058da <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b04      	cmp	r3, #4
 8005828:	d11c      	bne.n	8005864 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6818      	ldr	r0, [r3, #0]
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	6819      	ldr	r1, [r3, #0]
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	685a      	ldr	r2, [r3, #4]
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	f000 fbe3 	bl	8006004 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	699a      	ldr	r2, [r3, #24]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800584c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	6999      	ldr	r1, [r3, #24]
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	021a      	lsls	r2, r3, #8
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	430a      	orrs	r2, r1
 8005860:	619a      	str	r2, [r3, #24]
 8005862:	e03a      	b.n	80058da <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b08      	cmp	r3, #8
 8005868:	d11b      	bne.n	80058a2 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6818      	ldr	r0, [r3, #0]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	6819      	ldr	r1, [r3, #0]
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	f000 fc2e 	bl	80060da <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	69da      	ldr	r2, [r3, #28]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f022 020c 	bic.w	r2, r2, #12
 800588c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	69d9      	ldr	r1, [r3, #28]
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	689a      	ldr	r2, [r3, #8]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	430a      	orrs	r2, r1
 800589e:	61da      	str	r2, [r3, #28]
 80058a0:	e01b      	b.n	80058da <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6818      	ldr	r0, [r3, #0]
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	6819      	ldr	r1, [r3, #0]
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	685a      	ldr	r2, [r3, #4]
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	f000 fc4d 	bl	8006150 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	69da      	ldr	r2, [r3, #28]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80058c4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	69d9      	ldr	r1, [r3, #28]
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	021a      	lsls	r2, r3, #8
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	430a      	orrs	r2, r1
 80058d8:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d101      	bne.n	8005904 <HAL_TIM_ConfigClockSource+0x18>
 8005900:	2302      	movs	r3, #2
 8005902:	e0b3      	b.n	8005a6c <HAL_TIM_ConfigClockSource+0x180>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2202      	movs	r2, #2
 8005910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005922:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800592a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800593c:	d03e      	beq.n	80059bc <HAL_TIM_ConfigClockSource+0xd0>
 800593e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005942:	f200 8087 	bhi.w	8005a54 <HAL_TIM_ConfigClockSource+0x168>
 8005946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800594a:	f000 8085 	beq.w	8005a58 <HAL_TIM_ConfigClockSource+0x16c>
 800594e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005952:	d87f      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x168>
 8005954:	2b70      	cmp	r3, #112	; 0x70
 8005956:	d01a      	beq.n	800598e <HAL_TIM_ConfigClockSource+0xa2>
 8005958:	2b70      	cmp	r3, #112	; 0x70
 800595a:	d87b      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x168>
 800595c:	2b60      	cmp	r3, #96	; 0x60
 800595e:	d050      	beq.n	8005a02 <HAL_TIM_ConfigClockSource+0x116>
 8005960:	2b60      	cmp	r3, #96	; 0x60
 8005962:	d877      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x168>
 8005964:	2b50      	cmp	r3, #80	; 0x50
 8005966:	d03c      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0xf6>
 8005968:	2b50      	cmp	r3, #80	; 0x50
 800596a:	d873      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x168>
 800596c:	2b40      	cmp	r3, #64	; 0x40
 800596e:	d058      	beq.n	8005a22 <HAL_TIM_ConfigClockSource+0x136>
 8005970:	2b40      	cmp	r3, #64	; 0x40
 8005972:	d86f      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x168>
 8005974:	2b30      	cmp	r3, #48	; 0x30
 8005976:	d064      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0x156>
 8005978:	2b30      	cmp	r3, #48	; 0x30
 800597a:	d86b      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x168>
 800597c:	2b20      	cmp	r3, #32
 800597e:	d060      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0x156>
 8005980:	2b20      	cmp	r3, #32
 8005982:	d867      	bhi.n	8005a54 <HAL_TIM_ConfigClockSource+0x168>
 8005984:	2b00      	cmp	r3, #0
 8005986:	d05c      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0x156>
 8005988:	2b10      	cmp	r3, #16
 800598a:	d05a      	beq.n	8005a42 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800598c:	e062      	b.n	8005a54 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6818      	ldr	r0, [r3, #0]
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	6899      	ldr	r1, [r3, #8]
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	f000 fc2d 	bl	80061fc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80059b0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	609a      	str	r2, [r3, #8]
      break;
 80059ba:	e04e      	b.n	8005a5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6818      	ldr	r0, [r3, #0]
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	6899      	ldr	r1, [r3, #8]
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	f000 fc16 	bl	80061fc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	689a      	ldr	r2, [r3, #8]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059de:	609a      	str	r2, [r3, #8]
      break;
 80059e0:	e03b      	b.n	8005a5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6818      	ldr	r0, [r3, #0]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	6859      	ldr	r1, [r3, #4]
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	461a      	mov	r2, r3
 80059f0:	f000 fada 	bl	8005fa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2150      	movs	r1, #80	; 0x50
 80059fa:	4618      	mov	r0, r3
 80059fc:	f000 fbe4 	bl	80061c8 <TIM_ITRx_SetConfig>
      break;
 8005a00:	e02b      	b.n	8005a5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6818      	ldr	r0, [r3, #0]
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	6859      	ldr	r1, [r3, #4]
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	f000 fb34 	bl	800607c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2160      	movs	r1, #96	; 0x60
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 fbd4 	bl	80061c8 <TIM_ITRx_SetConfig>
      break;
 8005a20:	e01b      	b.n	8005a5a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6818      	ldr	r0, [r3, #0]
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	6859      	ldr	r1, [r3, #4]
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f000 faba 	bl	8005fa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2140      	movs	r1, #64	; 0x40
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f000 fbc4 	bl	80061c8 <TIM_ITRx_SetConfig>
      break;
 8005a40:	e00b      	b.n	8005a5a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	4610      	mov	r0, r2
 8005a4e:	f000 fbbb 	bl	80061c8 <TIM_ITRx_SetConfig>
        break;
 8005a52:	e002      	b.n	8005a5a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005a54:	bf00      	nop
 8005a56:	e000      	b.n	8005a5a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005a58:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3710      	adds	r7, #16
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	2b0c      	cmp	r3, #12
 8005a86:	d831      	bhi.n	8005aec <HAL_TIM_ReadCapturedValue+0x78>
 8005a88:	a201      	add	r2, pc, #4	; (adr r2, 8005a90 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a8e:	bf00      	nop
 8005a90:	08005ac5 	.word	0x08005ac5
 8005a94:	08005aed 	.word	0x08005aed
 8005a98:	08005aed 	.word	0x08005aed
 8005a9c:	08005aed 	.word	0x08005aed
 8005aa0:	08005acf 	.word	0x08005acf
 8005aa4:	08005aed 	.word	0x08005aed
 8005aa8:	08005aed 	.word	0x08005aed
 8005aac:	08005aed 	.word	0x08005aed
 8005ab0:	08005ad9 	.word	0x08005ad9
 8005ab4:	08005aed 	.word	0x08005aed
 8005ab8:	08005aed 	.word	0x08005aed
 8005abc:	08005aed 	.word	0x08005aed
 8005ac0:	08005ae3 	.word	0x08005ae3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aca:	60fb      	str	r3, [r7, #12]

      break;
 8005acc:	e00f      	b.n	8005aee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad4:	60fb      	str	r3, [r7, #12]

      break;
 8005ad6:	e00a      	b.n	8005aee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ade:	60fb      	str	r3, [r7, #12]

      break;
 8005ae0:	e005      	b.n	8005aee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae8:	60fb      	str	r3, [r7, #12]

      break;
 8005aea:	e000      	b.n	8005aee <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005aec:	bf00      	nop
  }

  return tmpreg;
 8005aee:	68fb      	ldr	r3, [r7, #12]
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bc80      	pop	{r7}
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop

08005afc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b04:	bf00      	nop
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bc80      	pop	{r7}
 8005b0c:	4770      	bx	lr

08005b0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b0e:	b480      	push	{r7}
 8005b10:	b083      	sub	sp, #12
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b16:	bf00      	nop
 8005b18:	370c      	adds	r7, #12
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bc80      	pop	{r7}
 8005b1e:	4770      	bx	lr

08005b20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b085      	sub	sp, #20
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a29      	ldr	r2, [pc, #164]	; (8005bd8 <TIM_Base_SetConfig+0xb8>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d00b      	beq.n	8005b50 <TIM_Base_SetConfig+0x30>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b3e:	d007      	beq.n	8005b50 <TIM_Base_SetConfig+0x30>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a26      	ldr	r2, [pc, #152]	; (8005bdc <TIM_Base_SetConfig+0xbc>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d003      	beq.n	8005b50 <TIM_Base_SetConfig+0x30>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	4a25      	ldr	r2, [pc, #148]	; (8005be0 <TIM_Base_SetConfig+0xc0>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d108      	bne.n	8005b62 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a1c      	ldr	r2, [pc, #112]	; (8005bd8 <TIM_Base_SetConfig+0xb8>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d00b      	beq.n	8005b82 <TIM_Base_SetConfig+0x62>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b70:	d007      	beq.n	8005b82 <TIM_Base_SetConfig+0x62>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a19      	ldr	r2, [pc, #100]	; (8005bdc <TIM_Base_SetConfig+0xbc>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d003      	beq.n	8005b82 <TIM_Base_SetConfig+0x62>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a18      	ldr	r2, [pc, #96]	; (8005be0 <TIM_Base_SetConfig+0xc0>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d108      	bne.n	8005b94 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	689a      	ldr	r2, [r3, #8]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a07      	ldr	r2, [pc, #28]	; (8005bd8 <TIM_Base_SetConfig+0xb8>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d103      	bne.n	8005bc8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	691a      	ldr	r2, [r3, #16]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	615a      	str	r2, [r3, #20]
}
 8005bce:	bf00      	nop
 8005bd0:	3714      	adds	r7, #20
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bc80      	pop	{r7}
 8005bd6:	4770      	bx	lr
 8005bd8:	40012c00 	.word	0x40012c00
 8005bdc:	40000400 	.word	0x40000400
 8005be0:	40000800 	.word	0x40000800

08005be4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a1b      	ldr	r3, [r3, #32]
 8005bf2:	f023 0201 	bic.w	r2, r3, #1
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a1b      	ldr	r3, [r3, #32]
 8005bfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f023 0303 	bic.w	r3, r3, #3
 8005c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	f023 0302 	bic.w	r3, r3, #2
 8005c2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a1c      	ldr	r2, [pc, #112]	; (8005cac <TIM_OC1_SetConfig+0xc8>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d10c      	bne.n	8005c5a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f023 0308 	bic.w	r3, r3, #8
 8005c46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	697a      	ldr	r2, [r7, #20]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f023 0304 	bic.w	r3, r3, #4
 8005c58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a13      	ldr	r2, [pc, #76]	; (8005cac <TIM_OC1_SetConfig+0xc8>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d111      	bne.n	8005c86 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	693a      	ldr	r2, [r7, #16]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	693a      	ldr	r2, [r7, #16]
 8005c8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	68fa      	ldr	r2, [r7, #12]
 8005c90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	697a      	ldr	r2, [r7, #20]
 8005c9e:	621a      	str	r2, [r3, #32]
}
 8005ca0:	bf00      	nop
 8005ca2:	371c      	adds	r7, #28
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bc80      	pop	{r7}
 8005ca8:	4770      	bx	lr
 8005caa:	bf00      	nop
 8005cac:	40012c00 	.word	0x40012c00

08005cb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b087      	sub	sp, #28
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
 8005cbe:	f023 0210 	bic.w	r2, r3, #16
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	021b      	lsls	r3, r3, #8
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	f023 0320 	bic.w	r3, r3, #32
 8005cfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	011b      	lsls	r3, r3, #4
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a1d      	ldr	r2, [pc, #116]	; (8005d80 <TIM_OC2_SetConfig+0xd0>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d10d      	bne.n	8005d2c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	011b      	lsls	r3, r3, #4
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	4313      	orrs	r3, r2
 8005d22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a14      	ldr	r2, [pc, #80]	; (8005d80 <TIM_OC2_SetConfig+0xd0>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d113      	bne.n	8005d5c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	695b      	ldr	r3, [r3, #20]
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	693a      	ldr	r2, [r7, #16]
 8005d60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	685a      	ldr	r2, [r3, #4]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	621a      	str	r2, [r3, #32]
}
 8005d76:	bf00      	nop
 8005d78:	371c      	adds	r7, #28
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bc80      	pop	{r7}
 8005d7e:	4770      	bx	lr
 8005d80:	40012c00 	.word	0x40012c00

08005d84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	69db      	ldr	r3, [r3, #28]
 8005daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005db2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f023 0303 	bic.w	r3, r3, #3
 8005dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68fa      	ldr	r2, [r7, #12]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005dcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	021b      	lsls	r3, r3, #8
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a1d      	ldr	r2, [pc, #116]	; (8005e54 <TIM_OC3_SetConfig+0xd0>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d10d      	bne.n	8005dfe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005de8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	021b      	lsls	r3, r3, #8
 8005df0:	697a      	ldr	r2, [r7, #20]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005dfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a14      	ldr	r2, [pc, #80]	; (8005e54 <TIM_OC3_SetConfig+0xd0>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d113      	bne.n	8005e2e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	011b      	lsls	r3, r3, #4
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	699b      	ldr	r3, [r3, #24]
 8005e26:	011b      	lsls	r3, r3, #4
 8005e28:	693a      	ldr	r2, [r7, #16]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	685a      	ldr	r2, [r3, #4]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	697a      	ldr	r2, [r7, #20]
 8005e46:	621a      	str	r2, [r3, #32]
}
 8005e48:	bf00      	nop
 8005e4a:	371c      	adds	r7, #28
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bc80      	pop	{r7}
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	40012c00 	.word	0x40012c00

08005e58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b087      	sub	sp, #28
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a1b      	ldr	r3, [r3, #32]
 8005e66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a1b      	ldr	r3, [r3, #32]
 8005e72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	69db      	ldr	r3, [r3, #28]
 8005e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	021b      	lsls	r3, r3, #8
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ea2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	031b      	lsls	r3, r3, #12
 8005eaa:	693a      	ldr	r2, [r7, #16]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a0f      	ldr	r2, [pc, #60]	; (8005ef0 <TIM_OC4_SetConfig+0x98>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d109      	bne.n	8005ecc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ebe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	019b      	lsls	r3, r3, #6
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	685a      	ldr	r2, [r3, #4]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	693a      	ldr	r2, [r7, #16]
 8005ee4:	621a      	str	r2, [r3, #32]
}
 8005ee6:	bf00      	nop
 8005ee8:	371c      	adds	r7, #28
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr
 8005ef0:	40012c00 	.word	0x40012c00

08005ef4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b087      	sub	sp, #28
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	607a      	str	r2, [r7, #4]
 8005f00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	f023 0201 	bic.w	r2, r3, #1
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6a1b      	ldr	r3, [r3, #32]
 8005f18:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	4a1f      	ldr	r2, [pc, #124]	; (8005f9c <TIM_TI1_SetConfig+0xa8>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d00b      	beq.n	8005f3a <TIM_TI1_SetConfig+0x46>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f28:	d007      	beq.n	8005f3a <TIM_TI1_SetConfig+0x46>
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	4a1c      	ldr	r2, [pc, #112]	; (8005fa0 <TIM_TI1_SetConfig+0xac>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d003      	beq.n	8005f3a <TIM_TI1_SetConfig+0x46>
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	4a1b      	ldr	r2, [pc, #108]	; (8005fa4 <TIM_TI1_SetConfig+0xb0>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d101      	bne.n	8005f3e <TIM_TI1_SetConfig+0x4a>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e000      	b.n	8005f40 <TIM_TI1_SetConfig+0x4c>
 8005f3e:	2300      	movs	r3, #0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d008      	beq.n	8005f56 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	f023 0303 	bic.w	r3, r3, #3
 8005f4a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005f4c:	697a      	ldr	r2, [r7, #20]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	617b      	str	r3, [r7, #20]
 8005f54:	e003      	b.n	8005f5e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	f043 0301 	orr.w	r3, r3, #1
 8005f5c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	011b      	lsls	r3, r3, #4
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	697a      	ldr	r2, [r7, #20]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	f023 030a 	bic.w	r3, r3, #10
 8005f78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	f003 030a 	and.w	r3, r3, #10
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	697a      	ldr	r2, [r7, #20]
 8005f8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	693a      	ldr	r2, [r7, #16]
 8005f90:	621a      	str	r2, [r3, #32]
}
 8005f92:	bf00      	nop
 8005f94:	371c      	adds	r7, #28
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bc80      	pop	{r7}
 8005f9a:	4770      	bx	lr
 8005f9c:	40012c00 	.word	0x40012c00
 8005fa0:	40000400 	.word	0x40000400
 8005fa4:	40000800 	.word	0x40000800

08005fa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b087      	sub	sp, #28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6a1b      	ldr	r3, [r3, #32]
 8005fb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	f023 0201 	bic.w	r2, r3, #1
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	011b      	lsls	r3, r3, #4
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	f023 030a 	bic.w	r3, r3, #10
 8005fe4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fe6:	697a      	ldr	r2, [r7, #20]
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	621a      	str	r2, [r3, #32]
}
 8005ffa:	bf00      	nop
 8005ffc:	371c      	adds	r7, #28
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bc80      	pop	{r7}
 8006002:	4770      	bx	lr

08006004 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006004:	b480      	push	{r7}
 8006006:	b087      	sub	sp, #28
 8006008:	af00      	add	r7, sp, #0
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]
 8006010:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	f023 0210 	bic.w	r2, r3, #16
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006030:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	021b      	lsls	r3, r3, #8
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	4313      	orrs	r3, r2
 800603a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006042:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	031b      	lsls	r3, r3, #12
 8006048:	b29b      	uxth	r3, r3
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	4313      	orrs	r3, r2
 800604e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006056:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	011b      	lsls	r3, r3, #4
 800605c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	4313      	orrs	r3, r2
 8006064:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	693a      	ldr	r2, [r7, #16]
 8006070:	621a      	str	r2, [r3, #32]
}
 8006072:	bf00      	nop
 8006074:	371c      	adds	r7, #28
 8006076:	46bd      	mov	sp, r7
 8006078:	bc80      	pop	{r7}
 800607a:	4770      	bx	lr

0800607c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800607c:	b480      	push	{r7}
 800607e:	b087      	sub	sp, #28
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6a1b      	ldr	r3, [r3, #32]
 800608c:	f023 0210 	bic.w	r2, r3, #16
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	699b      	ldr	r3, [r3, #24]
 8006098:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6a1b      	ldr	r3, [r3, #32]
 800609e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80060a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	031b      	lsls	r3, r3, #12
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80060b8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	011b      	lsls	r3, r3, #4
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	693a      	ldr	r2, [r7, #16]
 80060ce:	621a      	str	r2, [r3, #32]
}
 80060d0:	bf00      	nop
 80060d2:	371c      	adds	r7, #28
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bc80      	pop	{r7}
 80060d8:	4770      	bx	lr

080060da <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80060da:	b480      	push	{r7}
 80060dc:	b087      	sub	sp, #28
 80060de:	af00      	add	r7, sp, #0
 80060e0:	60f8      	str	r0, [r7, #12]
 80060e2:	60b9      	str	r1, [r7, #8]
 80060e4:	607a      	str	r2, [r7, #4]
 80060e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6a1b      	ldr	r3, [r3, #32]
 80060ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	69db      	ldr	r3, [r3, #28]
 80060f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	f023 0303 	bic.w	r3, r3, #3
 8006106:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4313      	orrs	r3, r2
 800610e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006116:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	011b      	lsls	r3, r3, #4
 800611c:	b2db      	uxtb	r3, r3
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	4313      	orrs	r3, r2
 8006122:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800612a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	021b      	lsls	r3, r3, #8
 8006130:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006134:	693a      	ldr	r2, [r7, #16]
 8006136:	4313      	orrs	r3, r2
 8006138:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	621a      	str	r2, [r3, #32]
}
 8006146:	bf00      	nop
 8006148:	371c      	adds	r7, #28
 800614a:	46bd      	mov	sp, r7
 800614c:	bc80      	pop	{r7}
 800614e:	4770      	bx	lr

08006150 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006150:	b480      	push	{r7}
 8006152:	b087      	sub	sp, #28
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
 800615c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6a1b      	ldr	r3, [r3, #32]
 8006162:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6a1b      	ldr	r3, [r3, #32]
 8006174:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800617c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	021b      	lsls	r3, r3, #8
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	4313      	orrs	r3, r2
 8006186:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800618e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	031b      	lsls	r3, r3, #12
 8006194:	b29b      	uxth	r3, r3
 8006196:	697a      	ldr	r2, [r7, #20]
 8006198:	4313      	orrs	r3, r2
 800619a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80061a2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	031b      	lsls	r3, r3, #12
 80061a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	621a      	str	r2, [r3, #32]
}
 80061be:	bf00      	nop
 80061c0:	371c      	adds	r7, #28
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr

080061c8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b085      	sub	sp, #20
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061de:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061e0:	683a      	ldr	r2, [r7, #0]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	f043 0307 	orr.w	r3, r3, #7
 80061ea:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	609a      	str	r2, [r3, #8]
}
 80061f2:	bf00      	nop
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bc80      	pop	{r7}
 80061fa:	4770      	bx	lr

080061fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b087      	sub	sp, #28
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]
 8006208:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006216:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	021a      	lsls	r2, r3, #8
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	431a      	orrs	r2, r3
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	4313      	orrs	r3, r2
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	4313      	orrs	r3, r2
 8006228:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	697a      	ldr	r2, [r7, #20]
 800622e:	609a      	str	r2, [r3, #8]
}
 8006230:	bf00      	nop
 8006232:	371c      	adds	r7, #28
 8006234:	46bd      	mov	sp, r7
 8006236:	bc80      	pop	{r7}
 8006238:	4770      	bx	lr

0800623a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800623a:	b480      	push	{r7}
 800623c:	b087      	sub	sp, #28
 800623e:	af00      	add	r7, sp, #0
 8006240:	60f8      	str	r0, [r7, #12]
 8006242:	60b9      	str	r1, [r7, #8]
 8006244:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	f003 031f 	and.w	r3, r3, #31
 800624c:	2201      	movs	r2, #1
 800624e:	fa02 f303 	lsl.w	r3, r2, r3
 8006252:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a1a      	ldr	r2, [r3, #32]
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	43db      	mvns	r3, r3
 800625c:	401a      	ands	r2, r3
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6a1a      	ldr	r2, [r3, #32]
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	f003 031f 	and.w	r3, r3, #31
 800626c:	6879      	ldr	r1, [r7, #4]
 800626e:	fa01 f303 	lsl.w	r3, r1, r3
 8006272:	431a      	orrs	r2, r3
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	621a      	str	r2, [r3, #32]
}
 8006278:	bf00      	nop
 800627a:	371c      	adds	r7, #28
 800627c:	46bd      	mov	sp, r7
 800627e:	bc80      	pop	{r7}
 8006280:	4770      	bx	lr
	...

08006284 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006284:	b480      	push	{r7}
 8006286:	b085      	sub	sp, #20
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006294:	2b01      	cmp	r3, #1
 8006296:	d101      	bne.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006298:	2302      	movs	r3, #2
 800629a:	e046      	b.n	800632a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2202      	movs	r2, #2
 80062a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68fa      	ldr	r2, [r7, #12]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68fa      	ldr	r2, [r7, #12]
 80062d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a16      	ldr	r2, [pc, #88]	; (8006334 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d00e      	beq.n	80062fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062e8:	d009      	beq.n	80062fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a12      	ldr	r2, [pc, #72]	; (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d004      	beq.n	80062fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a10      	ldr	r2, [pc, #64]	; (800633c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d10c      	bne.n	8006318 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006304:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	4313      	orrs	r3, r2
 800630e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3714      	adds	r7, #20
 800632e:	46bd      	mov	sp, r7
 8006330:	bc80      	pop	{r7}
 8006332:	4770      	bx	lr
 8006334:	40012c00 	.word	0x40012c00
 8006338:	40000400 	.word	0x40000400
 800633c:	40000800 	.word	0x40000800

08006340 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	bc80      	pop	{r7}
 8006350:	4770      	bx	lr

08006352 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006352:	b480      	push	{r7}
 8006354:	b083      	sub	sp, #12
 8006356:	af00      	add	r7, sp, #0
 8006358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800635a:	bf00      	nop
 800635c:	370c      	adds	r7, #12
 800635e:	46bd      	mov	sp, r7
 8006360:	bc80      	pop	{r7}
 8006362:	4770      	bx	lr

08006364 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d101      	bne.n	8006376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e03f      	b.n	80063f6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d106      	bne.n	8006390 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7fc f8ae 	bl	80024ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2224      	movs	r2, #36	; 0x24
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 fd3d 	bl	8006e28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	691a      	ldr	r2, [r3, #16]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	695a      	ldr	r2, [r3, #20]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2220      	movs	r2, #32
 80063e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2220      	movs	r2, #32
 80063f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3708      	adds	r7, #8
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
	...

08006400 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b086      	sub	sp, #24
 8006404:	af00      	add	r7, sp, #0
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	4613      	mov	r3, r2
 800640c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b20      	cmp	r3, #32
 8006418:	d153      	bne.n	80064c2 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d002      	beq.n	8006426 <HAL_UART_Transmit_DMA+0x26>
 8006420:	88fb      	ldrh	r3, [r7, #6]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d101      	bne.n	800642a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e04c      	b.n	80064c4 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006430:	2b01      	cmp	r3, #1
 8006432:	d101      	bne.n	8006438 <HAL_UART_Transmit_DMA+0x38>
 8006434:	2302      	movs	r3, #2
 8006436:	e045      	b.n	80064c4 <HAL_UART_Transmit_DMA+0xc4>
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006440:	68ba      	ldr	r2, [r7, #8]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	88fa      	ldrh	r2, [r7, #6]
 800644a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	88fa      	ldrh	r2, [r7, #6]
 8006450:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2221      	movs	r2, #33	; 0x21
 800645c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006464:	4a19      	ldr	r2, [pc, #100]	; (80064cc <HAL_UART_Transmit_DMA+0xcc>)
 8006466:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800646c:	4a18      	ldr	r2, [pc, #96]	; (80064d0 <HAL_UART_Transmit_DMA+0xd0>)
 800646e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006474:	4a17      	ldr	r2, [pc, #92]	; (80064d4 <HAL_UART_Transmit_DMA+0xd4>)
 8006476:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800647c:	2200      	movs	r2, #0
 800647e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8006480:	f107 0308 	add.w	r3, r7, #8
 8006484:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	6819      	ldr	r1, [r3, #0]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3304      	adds	r3, #4
 8006494:	461a      	mov	r2, r3
 8006496:	88fb      	ldrh	r3, [r7, #6]
 8006498:	f7fd f856 	bl	8003548 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80064a4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	695a      	ldr	r2, [r3, #20]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80064bc:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80064be:	2300      	movs	r3, #0
 80064c0:	e000      	b.n	80064c4 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80064c2:	2302      	movs	r3, #2
  }
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3718      	adds	r7, #24
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}
 80064cc:	080068c7 	.word	0x080068c7
 80064d0:	08006919 	.word	0x08006919
 80064d4:	08006a01 	.word	0x08006a01

080064d8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	4613      	mov	r3, r2
 80064e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b20      	cmp	r3, #32
 80064f0:	d11d      	bne.n	800652e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d002      	beq.n	80064fe <HAL_UART_Receive_DMA+0x26>
 80064f8:	88fb      	ldrh	r3, [r7, #6]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e016      	b.n	8006530 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006508:	2b01      	cmp	r3, #1
 800650a:	d101      	bne.n	8006510 <HAL_UART_Receive_DMA+0x38>
 800650c:	2302      	movs	r3, #2
 800650e:	e00f      	b.n	8006530 <HAL_UART_Receive_DMA+0x58>
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800651e:	88fb      	ldrh	r3, [r7, #6]
 8006520:	461a      	mov	r2, r3
 8006522:	68b9      	ldr	r1, [r7, #8]
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 fab5 	bl	8006a94 <UART_Start_Receive_DMA>
 800652a:	4603      	mov	r3, r0
 800652c:	e000      	b.n	8006530 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800652e:	2302      	movs	r3, #2
  }
}
 8006530:	4618      	mov	r0, r3
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b08a      	sub	sp, #40	; 0x28
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	695b      	ldr	r3, [r3, #20]
 8006556:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006558:	2300      	movs	r3, #0
 800655a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800655c:	2300      	movs	r3, #0
 800655e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006562:	f003 030f 	and.w	r3, r3, #15
 8006566:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d10d      	bne.n	800658a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800656e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006570:	f003 0320 	and.w	r3, r3, #32
 8006574:	2b00      	cmp	r3, #0
 8006576:	d008      	beq.n	800658a <HAL_UART_IRQHandler+0x52>
 8006578:	6a3b      	ldr	r3, [r7, #32]
 800657a:	f003 0320 	and.w	r3, r3, #32
 800657e:	2b00      	cmp	r3, #0
 8006580:	d003      	beq.n	800658a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fba6 	bl	8006cd4 <UART_Receive_IT>
      return;
 8006588:	e17b      	b.n	8006882 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	2b00      	cmp	r3, #0
 800658e:	f000 80b1 	beq.w	80066f4 <HAL_UART_IRQHandler+0x1bc>
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	2b00      	cmp	r3, #0
 800659a:	d105      	bne.n	80065a8 <HAL_UART_IRQHandler+0x70>
 800659c:	6a3b      	ldr	r3, [r7, #32]
 800659e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f000 80a6 	beq.w	80066f4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80065a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00a      	beq.n	80065c8 <HAL_UART_IRQHandler+0x90>
 80065b2:	6a3b      	ldr	r3, [r7, #32]
 80065b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d005      	beq.n	80065c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c0:	f043 0201 	orr.w	r2, r3, #1
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ca:	f003 0304 	and.w	r3, r3, #4
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00a      	beq.n	80065e8 <HAL_UART_IRQHandler+0xb0>
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	f003 0301 	and.w	r3, r3, #1
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d005      	beq.n	80065e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e0:	f043 0202 	orr.w	r2, r3, #2
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00a      	beq.n	8006608 <HAL_UART_IRQHandler+0xd0>
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	f003 0301 	and.w	r3, r3, #1
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d005      	beq.n	8006608 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006600:	f043 0204 	orr.w	r2, r3, #4
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660a:	f003 0308 	and.w	r3, r3, #8
 800660e:	2b00      	cmp	r3, #0
 8006610:	d00f      	beq.n	8006632 <HAL_UART_IRQHandler+0xfa>
 8006612:	6a3b      	ldr	r3, [r7, #32]
 8006614:	f003 0320 	and.w	r3, r3, #32
 8006618:	2b00      	cmp	r3, #0
 800661a:	d104      	bne.n	8006626 <HAL_UART_IRQHandler+0xee>
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	f003 0301 	and.w	r3, r3, #1
 8006622:	2b00      	cmp	r3, #0
 8006624:	d005      	beq.n	8006632 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662a:	f043 0208 	orr.w	r2, r3, #8
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006636:	2b00      	cmp	r3, #0
 8006638:	f000 811e 	beq.w	8006878 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800663c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663e:	f003 0320 	and.w	r3, r3, #32
 8006642:	2b00      	cmp	r3, #0
 8006644:	d007      	beq.n	8006656 <HAL_UART_IRQHandler+0x11e>
 8006646:	6a3b      	ldr	r3, [r7, #32]
 8006648:	f003 0320 	and.w	r3, r3, #32
 800664c:	2b00      	cmp	r3, #0
 800664e:	d002      	beq.n	8006656 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 fb3f 	bl	8006cd4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006660:	2b00      	cmp	r3, #0
 8006662:	bf14      	ite	ne
 8006664:	2301      	movne	r3, #1
 8006666:	2300      	moveq	r3, #0
 8006668:	b2db      	uxtb	r3, r3
 800666a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006670:	f003 0308 	and.w	r3, r3, #8
 8006674:	2b00      	cmp	r3, #0
 8006676:	d102      	bne.n	800667e <HAL_UART_IRQHandler+0x146>
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d031      	beq.n	80066e2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 fa81 	bl	8006b86 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800668e:	2b00      	cmp	r3, #0
 8006690:	d023      	beq.n	80066da <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	695a      	ldr	r2, [r3, #20]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066a0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d013      	beq.n	80066d2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ae:	4a76      	ldr	r2, [pc, #472]	; (8006888 <HAL_UART_IRQHandler+0x350>)
 80066b0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b6:	4618      	mov	r0, r3
 80066b8:	f7fc ffe0 	bl	800367c <HAL_DMA_Abort_IT>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d016      	beq.n	80066f0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80066cc:	4610      	mov	r0, r2
 80066ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066d0:	e00e      	b.n	80066f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7fb f9fc 	bl	8001ad0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066d8:	e00a      	b.n	80066f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f7fb f9f8 	bl	8001ad0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066e0:	e006      	b.n	80066f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f7fb f9f4 	bl	8001ad0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80066ee:	e0c3      	b.n	8006878 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066f0:	bf00      	nop
    return;
 80066f2:	e0c1      	b.n	8006878 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	f040 80a1 	bne.w	8006840 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80066fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006700:	f003 0310 	and.w	r3, r3, #16
 8006704:	2b00      	cmp	r3, #0
 8006706:	f000 809b 	beq.w	8006840 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800670a:	6a3b      	ldr	r3, [r7, #32]
 800670c:	f003 0310 	and.w	r3, r3, #16
 8006710:	2b00      	cmp	r3, #0
 8006712:	f000 8095 	beq.w	8006840 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006716:	2300      	movs	r3, #0
 8006718:	60fb      	str	r3, [r7, #12]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	60fb      	str	r3, [r7, #12]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	60fb      	str	r3, [r7, #12]
 800672a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	695b      	ldr	r3, [r3, #20]
 8006732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006736:	2b00      	cmp	r3, #0
 8006738:	d04e      	beq.n	80067d8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006744:	8a3b      	ldrh	r3, [r7, #16]
 8006746:	2b00      	cmp	r3, #0
 8006748:	f000 8098 	beq.w	800687c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006750:	8a3a      	ldrh	r2, [r7, #16]
 8006752:	429a      	cmp	r2, r3
 8006754:	f080 8092 	bcs.w	800687c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	8a3a      	ldrh	r2, [r7, #16]
 800675c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	2b20      	cmp	r3, #32
 8006766:	d02b      	beq.n	80067c0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68da      	ldr	r2, [r3, #12]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006776:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	695a      	ldr	r2, [r3, #20]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f022 0201 	bic.w	r2, r2, #1
 8006786:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	695a      	ldr	r2, [r3, #20]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006796:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2220      	movs	r2, #32
 800679c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68da      	ldr	r2, [r3, #12]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f022 0210 	bic.w	r2, r2, #16
 80067b4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7fc ff23 	bl	8003606 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067c8:	b29b      	uxth	r3, r3
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	4619      	mov	r1, r3
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 f86d 	bl	80068b0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80067d6:	e051      	b.n	800687c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d047      	beq.n	8006880 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80067f0:	8a7b      	ldrh	r3, [r7, #18]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d044      	beq.n	8006880 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68da      	ldr	r2, [r3, #12]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006804:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	695a      	ldr	r2, [r3, #20]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f022 0201 	bic.w	r2, r2, #1
 8006814:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2220      	movs	r2, #32
 800681a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	68da      	ldr	r2, [r3, #12]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f022 0210 	bic.w	r2, r2, #16
 8006832:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006834:	8a7b      	ldrh	r3, [r7, #18]
 8006836:	4619      	mov	r1, r3
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 f839 	bl	80068b0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800683e:	e01f      	b.n	8006880 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006846:	2b00      	cmp	r3, #0
 8006848:	d008      	beq.n	800685c <HAL_UART_IRQHandler+0x324>
 800684a:	6a3b      	ldr	r3, [r7, #32]
 800684c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006850:	2b00      	cmp	r3, #0
 8006852:	d003      	beq.n	800685c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 f9d6 	bl	8006c06 <UART_Transmit_IT>
    return;
 800685a:	e012      	b.n	8006882 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800685c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800685e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00d      	beq.n	8006882 <HAL_UART_IRQHandler+0x34a>
 8006866:	6a3b      	ldr	r3, [r7, #32]
 8006868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800686c:	2b00      	cmp	r3, #0
 800686e:	d008      	beq.n	8006882 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fa17 	bl	8006ca4 <UART_EndTransmit_IT>
    return;
 8006876:	e004      	b.n	8006882 <HAL_UART_IRQHandler+0x34a>
    return;
 8006878:	bf00      	nop
 800687a:	e002      	b.n	8006882 <HAL_UART_IRQHandler+0x34a>
      return;
 800687c:	bf00      	nop
 800687e:	e000      	b.n	8006882 <HAL_UART_IRQHandler+0x34a>
      return;
 8006880:	bf00      	nop
  }
}
 8006882:	3728      	adds	r7, #40	; 0x28
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	08006bdf 	.word	0x08006bdf

0800688c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006894:	bf00      	nop
 8006896:	370c      	adds	r7, #12
 8006898:	46bd      	mov	sp, r7
 800689a:	bc80      	pop	{r7}
 800689c:	4770      	bx	lr

0800689e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800689e:	b480      	push	{r7}
 80068a0:	b083      	sub	sp, #12
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80068a6:	bf00      	nop
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bc80      	pop	{r7}
 80068ae:	4770      	bx	lr

080068b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b083      	sub	sp, #12
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	460b      	mov	r3, r1
 80068ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80068bc:	bf00      	nop
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bc80      	pop	{r7}
 80068c4:	4770      	bx	lr

080068c6 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80068c6:	b580      	push	{r7, lr}
 80068c8:	b084      	sub	sp, #16
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d2:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 0320 	and.w	r3, r3, #32
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d113      	bne.n	800690a <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	695a      	ldr	r2, [r3, #20]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068f6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68da      	ldr	r2, [r3, #12]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006906:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006908:	e002      	b.n	8006910 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800690a:	68f8      	ldr	r0, [r7, #12]
 800690c:	f7fb f8bc 	bl	8001a88 <HAL_UART_TxCpltCallback>
}
 8006910:	bf00      	nop
 8006912:	3710      	adds	r7, #16
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006924:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006926:	68f8      	ldr	r0, [r7, #12]
 8006928:	f7ff ffb0 	bl	800688c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800692c:	bf00      	nop
 800692e:	3710      	adds	r7, #16
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006940:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 0320 	and.w	r3, r3, #32
 800694c:	2b00      	cmp	r3, #0
 800694e:	d12a      	bne.n	80069a6 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2200      	movs	r2, #0
 8006954:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68da      	ldr	r2, [r3, #12]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006964:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	695a      	ldr	r2, [r3, #20]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f022 0201 	bic.w	r2, r2, #1
 8006974:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	695a      	ldr	r2, [r3, #20]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006984:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2220      	movs	r2, #32
 800698a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006992:	2b01      	cmp	r3, #1
 8006994:	d107      	bne.n	80069a6 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68da      	ldr	r2, [r3, #12]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f022 0210 	bic.w	r2, r2, #16
 80069a4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d106      	bne.n	80069bc <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80069b2:	4619      	mov	r1, r3
 80069b4:	68f8      	ldr	r0, [r7, #12]
 80069b6:	f7ff ff7b 	bl	80068b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069ba:	e002      	b.n	80069c2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80069bc:	68f8      	ldr	r0, [r7, #12]
 80069be:	f7fb f871 	bl	8001aa4 <HAL_UART_RxCpltCallback>
}
 80069c2:	bf00      	nop
 80069c4:	3710      	adds	r7, #16
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}

080069ca <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b084      	sub	sp, #16
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d108      	bne.n	80069f2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80069e4:	085b      	lsrs	r3, r3, #1
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	4619      	mov	r1, r3
 80069ea:	68f8      	ldr	r0, [r7, #12]
 80069ec:	f7ff ff60 	bl	80068b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069f0:	e002      	b.n	80069f8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80069f2:	68f8      	ldr	r0, [r7, #12]
 80069f4:	f7ff ff53 	bl	800689e <HAL_UART_RxHalfCpltCallback>
}
 80069f8:	bf00      	nop
 80069fa:	3710      	adds	r7, #16
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a10:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	695b      	ldr	r3, [r3, #20]
 8006a18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	bf14      	ite	ne
 8006a20:	2301      	movne	r3, #1
 8006a22:	2300      	moveq	r3, #0
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b21      	cmp	r3, #33	; 0x21
 8006a32:	d108      	bne.n	8006a46 <UART_DMAError+0x46>
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d005      	beq.n	8006a46 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006a40:	68b8      	ldr	r0, [r7, #8]
 8006a42:	f000 f88b 	bl	8006b5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	695b      	ldr	r3, [r3, #20]
 8006a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	bf14      	ite	ne
 8006a54:	2301      	movne	r3, #1
 8006a56:	2300      	moveq	r3, #0
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	2b22      	cmp	r3, #34	; 0x22
 8006a66:	d108      	bne.n	8006a7a <UART_DMAError+0x7a>
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d005      	beq.n	8006a7a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	2200      	movs	r2, #0
 8006a72:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006a74:	68b8      	ldr	r0, [r7, #8]
 8006a76:	f000 f886 	bl	8006b86 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a7e:	f043 0210 	orr.w	r2, r3, #16
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a86:	68b8      	ldr	r0, [r7, #8]
 8006a88:	f7fb f822 	bl	8001ad0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a8c:	bf00      	nop
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b086      	sub	sp, #24
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006aa2:	68ba      	ldr	r2, [r7, #8]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	88fa      	ldrh	r2, [r7, #6]
 8006aac:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2222      	movs	r2, #34	; 0x22
 8006ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac0:	4a23      	ldr	r2, [pc, #140]	; (8006b50 <UART_Start_Receive_DMA+0xbc>)
 8006ac2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac8:	4a22      	ldr	r2, [pc, #136]	; (8006b54 <UART_Start_Receive_DMA+0xc0>)
 8006aca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ad0:	4a21      	ldr	r2, [pc, #132]	; (8006b58 <UART_Start_Receive_DMA+0xc4>)
 8006ad2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ad8:	2200      	movs	r2, #0
 8006ada:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006adc:	f107 0308 	add.w	r3, r7, #8
 8006ae0:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	3304      	adds	r3, #4
 8006aec:	4619      	mov	r1, r3
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	88fb      	ldrh	r3, [r7, #6]
 8006af4:	f7fc fd28 	bl	8003548 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006af8:	2300      	movs	r3, #0
 8006afa:	613b      	str	r3, [r7, #16]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	613b      	str	r3, [r7, #16]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	613b      	str	r3, [r7, #16]
 8006b0c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68da      	ldr	r2, [r3, #12]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b24:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	695a      	ldr	r2, [r3, #20]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f042 0201 	orr.w	r2, r2, #1
 8006b34:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	695a      	ldr	r2, [r3, #20]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b44:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8006b46:	2300      	movs	r3, #0
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3718      	adds	r7, #24
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}
 8006b50:	08006935 	.word	0x08006935
 8006b54:	080069cb 	.word	0x080069cb
 8006b58:	08006a01 	.word	0x08006a01

08006b5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68da      	ldr	r2, [r3, #12]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006b72:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2220      	movs	r2, #32
 8006b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bc80      	pop	{r7}
 8006b84:	4770      	bx	lr

08006b86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b86:	b480      	push	{r7}
 8006b88:	b083      	sub	sp, #12
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68da      	ldr	r2, [r3, #12]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006b9c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	695a      	ldr	r2, [r3, #20]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 0201 	bic.w	r2, r2, #1
 8006bac:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d107      	bne.n	8006bc6 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68da      	ldr	r2, [r3, #12]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 0210 	bic.w	r2, r2, #16
 8006bc4:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2220      	movs	r2, #32
 8006bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006bd4:	bf00      	nop
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bc80      	pop	{r7}
 8006bdc:	4770      	bx	lr

08006bde <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b084      	sub	sp, #16
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	f7fa ff69 	bl	8001ad0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bfe:	bf00      	nop
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006c06:	b480      	push	{r7}
 8006c08:	b085      	sub	sp, #20
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b21      	cmp	r3, #33	; 0x21
 8006c18:	d13e      	bne.n	8006c98 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c22:	d114      	bne.n	8006c4e <UART_Transmit_IT+0x48>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d110      	bne.n	8006c4e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6a1b      	ldr	r3, [r3, #32]
 8006c30:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	881b      	ldrh	r3, [r3, #0]
 8006c36:	461a      	mov	r2, r3
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c40:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	1c9a      	adds	r2, r3, #2
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	621a      	str	r2, [r3, #32]
 8006c4c:	e008      	b.n	8006c60 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6a1b      	ldr	r3, [r3, #32]
 8006c52:	1c59      	adds	r1, r3, #1
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	6211      	str	r1, [r2, #32]
 8006c58:	781a      	ldrb	r2, [r3, #0]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	3b01      	subs	r3, #1
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d10f      	bne.n	8006c94 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68da      	ldr	r2, [r3, #12]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68da      	ldr	r2, [r3, #12]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c94:	2300      	movs	r3, #0
 8006c96:	e000      	b.n	8006c9a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c98:	2302      	movs	r3, #2
  }
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3714      	adds	r7, #20
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bc80      	pop	{r7}
 8006ca2:	4770      	bx	lr

08006ca4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68da      	ldr	r2, [r3, #12]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f7fa fedf 	bl	8001a88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006cca:	2300      	movs	r3, #0
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3708      	adds	r7, #8
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	2b22      	cmp	r3, #34	; 0x22
 8006ce6:	f040 8099 	bne.w	8006e1c <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cf2:	d117      	bne.n	8006d24 <UART_Receive_IT+0x50>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	691b      	ldr	r3, [r3, #16]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d113      	bne.n	8006d24 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d04:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d12:	b29a      	uxth	r2, r3
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d1c:	1c9a      	adds	r2, r3, #2
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	629a      	str	r2, [r3, #40]	; 0x28
 8006d22:	e026      	b.n	8006d72 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d28:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d36:	d007      	beq.n	8006d48 <UART_Receive_IT+0x74>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d10a      	bne.n	8006d56 <UART_Receive_IT+0x82>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	691b      	ldr	r3, [r3, #16]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d106      	bne.n	8006d56 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	b2da      	uxtb	r2, r3
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	701a      	strb	r2, [r3, #0]
 8006d54:	e008      	b.n	8006d68 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d6c:	1c5a      	adds	r2, r3, #1
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	4619      	mov	r1, r3
 8006d80:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d148      	bne.n	8006e18 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	68da      	ldr	r2, [r3, #12]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0220 	bic.w	r2, r2, #32
 8006d94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	68da      	ldr	r2, [r3, #12]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006da4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	695a      	ldr	r2, [r3, #20]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f022 0201 	bic.w	r2, r2, #1
 8006db4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2220      	movs	r2, #32
 8006dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d123      	bne.n	8006e0e <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68da      	ldr	r2, [r3, #12]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f022 0210 	bic.w	r2, r2, #16
 8006dda:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 0310 	and.w	r3, r3, #16
 8006de6:	2b10      	cmp	r3, #16
 8006de8:	d10a      	bne.n	8006e00 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dea:	2300      	movs	r3, #0
 8006dec:	60fb      	str	r3, [r7, #12]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	60fb      	str	r3, [r7, #12]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	60fb      	str	r3, [r7, #12]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e04:	4619      	mov	r1, r3
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f7ff fd52 	bl	80068b0 <HAL_UARTEx_RxEventCallback>
 8006e0c:	e002      	b.n	8006e14 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f7fa fe48 	bl	8001aa4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e14:	2300      	movs	r3, #0
 8006e16:	e002      	b.n	8006e1e <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	e000      	b.n	8006e1e <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006e1c:	2302      	movs	r3, #2
  }
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3718      	adds	r7, #24
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
	...

08006e28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	68da      	ldr	r2, [r3, #12]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	430a      	orrs	r2, r1
 8006e44:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	689a      	ldr	r2, [r3, #8]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	691b      	ldr	r3, [r3, #16]
 8006e4e:	431a      	orrs	r2, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	695b      	ldr	r3, [r3, #20]
 8006e54:	4313      	orrs	r3, r2
 8006e56:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006e62:	f023 030c 	bic.w	r3, r3, #12
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	6812      	ldr	r2, [r2, #0]
 8006e6a:	68b9      	ldr	r1, [r7, #8]
 8006e6c:	430b      	orrs	r3, r1
 8006e6e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	695b      	ldr	r3, [r3, #20]
 8006e76:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	699a      	ldr	r2, [r3, #24]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	430a      	orrs	r2, r1
 8006e84:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a2c      	ldr	r2, [pc, #176]	; (8006f3c <UART_SetConfig+0x114>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d103      	bne.n	8006e98 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006e90:	f7fd feb8 	bl	8004c04 <HAL_RCC_GetPCLK2Freq>
 8006e94:	60f8      	str	r0, [r7, #12]
 8006e96:	e002      	b.n	8006e9e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006e98:	f7fd fea0 	bl	8004bdc <HAL_RCC_GetPCLK1Freq>
 8006e9c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	4613      	mov	r3, r2
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	4413      	add	r3, r2
 8006ea6:	009a      	lsls	r2, r3, #2
 8006ea8:	441a      	add	r2, r3
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb4:	4a22      	ldr	r2, [pc, #136]	; (8006f40 <UART_SetConfig+0x118>)
 8006eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006eba:	095b      	lsrs	r3, r3, #5
 8006ebc:	0119      	lsls	r1, r3, #4
 8006ebe:	68fa      	ldr	r2, [r7, #12]
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	4413      	add	r3, r2
 8006ec6:	009a      	lsls	r2, r3, #2
 8006ec8:	441a      	add	r2, r3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ed4:	4b1a      	ldr	r3, [pc, #104]	; (8006f40 <UART_SetConfig+0x118>)
 8006ed6:	fba3 0302 	umull	r0, r3, r3, r2
 8006eda:	095b      	lsrs	r3, r3, #5
 8006edc:	2064      	movs	r0, #100	; 0x64
 8006ede:	fb00 f303 	mul.w	r3, r0, r3
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	011b      	lsls	r3, r3, #4
 8006ee6:	3332      	adds	r3, #50	; 0x32
 8006ee8:	4a15      	ldr	r2, [pc, #84]	; (8006f40 <UART_SetConfig+0x118>)
 8006eea:	fba2 2303 	umull	r2, r3, r2, r3
 8006eee:	095b      	lsrs	r3, r3, #5
 8006ef0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ef4:	4419      	add	r1, r3
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	4613      	mov	r3, r2
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	4413      	add	r3, r2
 8006efe:	009a      	lsls	r2, r3, #2
 8006f00:	441a      	add	r2, r3
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	fbb2 f2f3 	udiv	r2, r2, r3
 8006f0c:	4b0c      	ldr	r3, [pc, #48]	; (8006f40 <UART_SetConfig+0x118>)
 8006f0e:	fba3 0302 	umull	r0, r3, r3, r2
 8006f12:	095b      	lsrs	r3, r3, #5
 8006f14:	2064      	movs	r0, #100	; 0x64
 8006f16:	fb00 f303 	mul.w	r3, r0, r3
 8006f1a:	1ad3      	subs	r3, r2, r3
 8006f1c:	011b      	lsls	r3, r3, #4
 8006f1e:	3332      	adds	r3, #50	; 0x32
 8006f20:	4a07      	ldr	r2, [pc, #28]	; (8006f40 <UART_SetConfig+0x118>)
 8006f22:	fba2 2303 	umull	r2, r3, r2, r3
 8006f26:	095b      	lsrs	r3, r3, #5
 8006f28:	f003 020f 	and.w	r2, r3, #15
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	440a      	add	r2, r1
 8006f32:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006f34:	bf00      	nop
 8006f36:	3710      	adds	r7, #16
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}
 8006f3c:	40013800 	.word	0x40013800
 8006f40:	51eb851f 	.word	0x51eb851f

08006f44 <__errno>:
 8006f44:	4b01      	ldr	r3, [pc, #4]	; (8006f4c <__errno+0x8>)
 8006f46:	6818      	ldr	r0, [r3, #0]
 8006f48:	4770      	bx	lr
 8006f4a:	bf00      	nop
 8006f4c:	20000038 	.word	0x20000038

08006f50 <__libc_init_array>:
 8006f50:	b570      	push	{r4, r5, r6, lr}
 8006f52:	2600      	movs	r6, #0
 8006f54:	4d0c      	ldr	r5, [pc, #48]	; (8006f88 <__libc_init_array+0x38>)
 8006f56:	4c0d      	ldr	r4, [pc, #52]	; (8006f8c <__libc_init_array+0x3c>)
 8006f58:	1b64      	subs	r4, r4, r5
 8006f5a:	10a4      	asrs	r4, r4, #2
 8006f5c:	42a6      	cmp	r6, r4
 8006f5e:	d109      	bne.n	8006f74 <__libc_init_array+0x24>
 8006f60:	f000 fc9c 	bl	800789c <_init>
 8006f64:	2600      	movs	r6, #0
 8006f66:	4d0a      	ldr	r5, [pc, #40]	; (8006f90 <__libc_init_array+0x40>)
 8006f68:	4c0a      	ldr	r4, [pc, #40]	; (8006f94 <__libc_init_array+0x44>)
 8006f6a:	1b64      	subs	r4, r4, r5
 8006f6c:	10a4      	asrs	r4, r4, #2
 8006f6e:	42a6      	cmp	r6, r4
 8006f70:	d105      	bne.n	8006f7e <__libc_init_array+0x2e>
 8006f72:	bd70      	pop	{r4, r5, r6, pc}
 8006f74:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f78:	4798      	blx	r3
 8006f7a:	3601      	adds	r6, #1
 8006f7c:	e7ee      	b.n	8006f5c <__libc_init_array+0xc>
 8006f7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f82:	4798      	blx	r3
 8006f84:	3601      	adds	r6, #1
 8006f86:	e7f2      	b.n	8006f6e <__libc_init_array+0x1e>
 8006f88:	08007988 	.word	0x08007988
 8006f8c:	08007988 	.word	0x08007988
 8006f90:	08007988 	.word	0x08007988
 8006f94:	0800798c 	.word	0x0800798c

08006f98 <memset>:
 8006f98:	4603      	mov	r3, r0
 8006f9a:	4402      	add	r2, r0
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d100      	bne.n	8006fa2 <memset+0xa>
 8006fa0:	4770      	bx	lr
 8006fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8006fa6:	e7f9      	b.n	8006f9c <memset+0x4>

08006fa8 <siprintf>:
 8006fa8:	b40e      	push	{r1, r2, r3}
 8006faa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006fae:	b500      	push	{lr}
 8006fb0:	b09c      	sub	sp, #112	; 0x70
 8006fb2:	ab1d      	add	r3, sp, #116	; 0x74
 8006fb4:	9002      	str	r0, [sp, #8]
 8006fb6:	9006      	str	r0, [sp, #24]
 8006fb8:	9107      	str	r1, [sp, #28]
 8006fba:	9104      	str	r1, [sp, #16]
 8006fbc:	4808      	ldr	r0, [pc, #32]	; (8006fe0 <siprintf+0x38>)
 8006fbe:	4909      	ldr	r1, [pc, #36]	; (8006fe4 <siprintf+0x3c>)
 8006fc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fc4:	9105      	str	r1, [sp, #20]
 8006fc6:	6800      	ldr	r0, [r0, #0]
 8006fc8:	a902      	add	r1, sp, #8
 8006fca:	9301      	str	r3, [sp, #4]
 8006fcc:	f000 f868 	bl	80070a0 <_svfiprintf_r>
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	9b02      	ldr	r3, [sp, #8]
 8006fd4:	701a      	strb	r2, [r3, #0]
 8006fd6:	b01c      	add	sp, #112	; 0x70
 8006fd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fdc:	b003      	add	sp, #12
 8006fde:	4770      	bx	lr
 8006fe0:	20000038 	.word	0x20000038
 8006fe4:	ffff0208 	.word	0xffff0208

08006fe8 <__ssputs_r>:
 8006fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fec:	688e      	ldr	r6, [r1, #8]
 8006fee:	4682      	mov	sl, r0
 8006ff0:	429e      	cmp	r6, r3
 8006ff2:	460c      	mov	r4, r1
 8006ff4:	4690      	mov	r8, r2
 8006ff6:	461f      	mov	r7, r3
 8006ff8:	d838      	bhi.n	800706c <__ssputs_r+0x84>
 8006ffa:	898a      	ldrh	r2, [r1, #12]
 8006ffc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007000:	d032      	beq.n	8007068 <__ssputs_r+0x80>
 8007002:	6825      	ldr	r5, [r4, #0]
 8007004:	6909      	ldr	r1, [r1, #16]
 8007006:	3301      	adds	r3, #1
 8007008:	eba5 0901 	sub.w	r9, r5, r1
 800700c:	6965      	ldr	r5, [r4, #20]
 800700e:	444b      	add	r3, r9
 8007010:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007014:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007018:	106d      	asrs	r5, r5, #1
 800701a:	429d      	cmp	r5, r3
 800701c:	bf38      	it	cc
 800701e:	461d      	movcc	r5, r3
 8007020:	0553      	lsls	r3, r2, #21
 8007022:	d531      	bpl.n	8007088 <__ssputs_r+0xa0>
 8007024:	4629      	mov	r1, r5
 8007026:	f000 fb6f 	bl	8007708 <_malloc_r>
 800702a:	4606      	mov	r6, r0
 800702c:	b950      	cbnz	r0, 8007044 <__ssputs_r+0x5c>
 800702e:	230c      	movs	r3, #12
 8007030:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007034:	f8ca 3000 	str.w	r3, [sl]
 8007038:	89a3      	ldrh	r3, [r4, #12]
 800703a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800703e:	81a3      	strh	r3, [r4, #12]
 8007040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007044:	464a      	mov	r2, r9
 8007046:	6921      	ldr	r1, [r4, #16]
 8007048:	f000 face 	bl	80075e8 <memcpy>
 800704c:	89a3      	ldrh	r3, [r4, #12]
 800704e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007052:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007056:	81a3      	strh	r3, [r4, #12]
 8007058:	6126      	str	r6, [r4, #16]
 800705a:	444e      	add	r6, r9
 800705c:	6026      	str	r6, [r4, #0]
 800705e:	463e      	mov	r6, r7
 8007060:	6165      	str	r5, [r4, #20]
 8007062:	eba5 0509 	sub.w	r5, r5, r9
 8007066:	60a5      	str	r5, [r4, #8]
 8007068:	42be      	cmp	r6, r7
 800706a:	d900      	bls.n	800706e <__ssputs_r+0x86>
 800706c:	463e      	mov	r6, r7
 800706e:	4632      	mov	r2, r6
 8007070:	4641      	mov	r1, r8
 8007072:	6820      	ldr	r0, [r4, #0]
 8007074:	f000 fac6 	bl	8007604 <memmove>
 8007078:	68a3      	ldr	r3, [r4, #8]
 800707a:	2000      	movs	r0, #0
 800707c:	1b9b      	subs	r3, r3, r6
 800707e:	60a3      	str	r3, [r4, #8]
 8007080:	6823      	ldr	r3, [r4, #0]
 8007082:	4433      	add	r3, r6
 8007084:	6023      	str	r3, [r4, #0]
 8007086:	e7db      	b.n	8007040 <__ssputs_r+0x58>
 8007088:	462a      	mov	r2, r5
 800708a:	f000 fbb1 	bl	80077f0 <_realloc_r>
 800708e:	4606      	mov	r6, r0
 8007090:	2800      	cmp	r0, #0
 8007092:	d1e1      	bne.n	8007058 <__ssputs_r+0x70>
 8007094:	4650      	mov	r0, sl
 8007096:	6921      	ldr	r1, [r4, #16]
 8007098:	f000 face 	bl	8007638 <_free_r>
 800709c:	e7c7      	b.n	800702e <__ssputs_r+0x46>
	...

080070a0 <_svfiprintf_r>:
 80070a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070a4:	4698      	mov	r8, r3
 80070a6:	898b      	ldrh	r3, [r1, #12]
 80070a8:	4607      	mov	r7, r0
 80070aa:	061b      	lsls	r3, r3, #24
 80070ac:	460d      	mov	r5, r1
 80070ae:	4614      	mov	r4, r2
 80070b0:	b09d      	sub	sp, #116	; 0x74
 80070b2:	d50e      	bpl.n	80070d2 <_svfiprintf_r+0x32>
 80070b4:	690b      	ldr	r3, [r1, #16]
 80070b6:	b963      	cbnz	r3, 80070d2 <_svfiprintf_r+0x32>
 80070b8:	2140      	movs	r1, #64	; 0x40
 80070ba:	f000 fb25 	bl	8007708 <_malloc_r>
 80070be:	6028      	str	r0, [r5, #0]
 80070c0:	6128      	str	r0, [r5, #16]
 80070c2:	b920      	cbnz	r0, 80070ce <_svfiprintf_r+0x2e>
 80070c4:	230c      	movs	r3, #12
 80070c6:	603b      	str	r3, [r7, #0]
 80070c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070cc:	e0d1      	b.n	8007272 <_svfiprintf_r+0x1d2>
 80070ce:	2340      	movs	r3, #64	; 0x40
 80070d0:	616b      	str	r3, [r5, #20]
 80070d2:	2300      	movs	r3, #0
 80070d4:	9309      	str	r3, [sp, #36]	; 0x24
 80070d6:	2320      	movs	r3, #32
 80070d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070dc:	2330      	movs	r3, #48	; 0x30
 80070de:	f04f 0901 	mov.w	r9, #1
 80070e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80070e6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800728c <_svfiprintf_r+0x1ec>
 80070ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070ee:	4623      	mov	r3, r4
 80070f0:	469a      	mov	sl, r3
 80070f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070f6:	b10a      	cbz	r2, 80070fc <_svfiprintf_r+0x5c>
 80070f8:	2a25      	cmp	r2, #37	; 0x25
 80070fa:	d1f9      	bne.n	80070f0 <_svfiprintf_r+0x50>
 80070fc:	ebba 0b04 	subs.w	fp, sl, r4
 8007100:	d00b      	beq.n	800711a <_svfiprintf_r+0x7a>
 8007102:	465b      	mov	r3, fp
 8007104:	4622      	mov	r2, r4
 8007106:	4629      	mov	r1, r5
 8007108:	4638      	mov	r0, r7
 800710a:	f7ff ff6d 	bl	8006fe8 <__ssputs_r>
 800710e:	3001      	adds	r0, #1
 8007110:	f000 80aa 	beq.w	8007268 <_svfiprintf_r+0x1c8>
 8007114:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007116:	445a      	add	r2, fp
 8007118:	9209      	str	r2, [sp, #36]	; 0x24
 800711a:	f89a 3000 	ldrb.w	r3, [sl]
 800711e:	2b00      	cmp	r3, #0
 8007120:	f000 80a2 	beq.w	8007268 <_svfiprintf_r+0x1c8>
 8007124:	2300      	movs	r3, #0
 8007126:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800712a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800712e:	f10a 0a01 	add.w	sl, sl, #1
 8007132:	9304      	str	r3, [sp, #16]
 8007134:	9307      	str	r3, [sp, #28]
 8007136:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800713a:	931a      	str	r3, [sp, #104]	; 0x68
 800713c:	4654      	mov	r4, sl
 800713e:	2205      	movs	r2, #5
 8007140:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007144:	4851      	ldr	r0, [pc, #324]	; (800728c <_svfiprintf_r+0x1ec>)
 8007146:	f000 fa41 	bl	80075cc <memchr>
 800714a:	9a04      	ldr	r2, [sp, #16]
 800714c:	b9d8      	cbnz	r0, 8007186 <_svfiprintf_r+0xe6>
 800714e:	06d0      	lsls	r0, r2, #27
 8007150:	bf44      	itt	mi
 8007152:	2320      	movmi	r3, #32
 8007154:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007158:	0711      	lsls	r1, r2, #28
 800715a:	bf44      	itt	mi
 800715c:	232b      	movmi	r3, #43	; 0x2b
 800715e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007162:	f89a 3000 	ldrb.w	r3, [sl]
 8007166:	2b2a      	cmp	r3, #42	; 0x2a
 8007168:	d015      	beq.n	8007196 <_svfiprintf_r+0xf6>
 800716a:	4654      	mov	r4, sl
 800716c:	2000      	movs	r0, #0
 800716e:	f04f 0c0a 	mov.w	ip, #10
 8007172:	9a07      	ldr	r2, [sp, #28]
 8007174:	4621      	mov	r1, r4
 8007176:	f811 3b01 	ldrb.w	r3, [r1], #1
 800717a:	3b30      	subs	r3, #48	; 0x30
 800717c:	2b09      	cmp	r3, #9
 800717e:	d94e      	bls.n	800721e <_svfiprintf_r+0x17e>
 8007180:	b1b0      	cbz	r0, 80071b0 <_svfiprintf_r+0x110>
 8007182:	9207      	str	r2, [sp, #28]
 8007184:	e014      	b.n	80071b0 <_svfiprintf_r+0x110>
 8007186:	eba0 0308 	sub.w	r3, r0, r8
 800718a:	fa09 f303 	lsl.w	r3, r9, r3
 800718e:	4313      	orrs	r3, r2
 8007190:	46a2      	mov	sl, r4
 8007192:	9304      	str	r3, [sp, #16]
 8007194:	e7d2      	b.n	800713c <_svfiprintf_r+0x9c>
 8007196:	9b03      	ldr	r3, [sp, #12]
 8007198:	1d19      	adds	r1, r3, #4
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	9103      	str	r1, [sp, #12]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	bfbb      	ittet	lt
 80071a2:	425b      	neglt	r3, r3
 80071a4:	f042 0202 	orrlt.w	r2, r2, #2
 80071a8:	9307      	strge	r3, [sp, #28]
 80071aa:	9307      	strlt	r3, [sp, #28]
 80071ac:	bfb8      	it	lt
 80071ae:	9204      	strlt	r2, [sp, #16]
 80071b0:	7823      	ldrb	r3, [r4, #0]
 80071b2:	2b2e      	cmp	r3, #46	; 0x2e
 80071b4:	d10c      	bne.n	80071d0 <_svfiprintf_r+0x130>
 80071b6:	7863      	ldrb	r3, [r4, #1]
 80071b8:	2b2a      	cmp	r3, #42	; 0x2a
 80071ba:	d135      	bne.n	8007228 <_svfiprintf_r+0x188>
 80071bc:	9b03      	ldr	r3, [sp, #12]
 80071be:	3402      	adds	r4, #2
 80071c0:	1d1a      	adds	r2, r3, #4
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	9203      	str	r2, [sp, #12]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	bfb8      	it	lt
 80071ca:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80071ce:	9305      	str	r3, [sp, #20]
 80071d0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007290 <_svfiprintf_r+0x1f0>
 80071d4:	2203      	movs	r2, #3
 80071d6:	4650      	mov	r0, sl
 80071d8:	7821      	ldrb	r1, [r4, #0]
 80071da:	f000 f9f7 	bl	80075cc <memchr>
 80071de:	b140      	cbz	r0, 80071f2 <_svfiprintf_r+0x152>
 80071e0:	2340      	movs	r3, #64	; 0x40
 80071e2:	eba0 000a 	sub.w	r0, r0, sl
 80071e6:	fa03 f000 	lsl.w	r0, r3, r0
 80071ea:	9b04      	ldr	r3, [sp, #16]
 80071ec:	3401      	adds	r4, #1
 80071ee:	4303      	orrs	r3, r0
 80071f0:	9304      	str	r3, [sp, #16]
 80071f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071f6:	2206      	movs	r2, #6
 80071f8:	4826      	ldr	r0, [pc, #152]	; (8007294 <_svfiprintf_r+0x1f4>)
 80071fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071fe:	f000 f9e5 	bl	80075cc <memchr>
 8007202:	2800      	cmp	r0, #0
 8007204:	d038      	beq.n	8007278 <_svfiprintf_r+0x1d8>
 8007206:	4b24      	ldr	r3, [pc, #144]	; (8007298 <_svfiprintf_r+0x1f8>)
 8007208:	bb1b      	cbnz	r3, 8007252 <_svfiprintf_r+0x1b2>
 800720a:	9b03      	ldr	r3, [sp, #12]
 800720c:	3307      	adds	r3, #7
 800720e:	f023 0307 	bic.w	r3, r3, #7
 8007212:	3308      	adds	r3, #8
 8007214:	9303      	str	r3, [sp, #12]
 8007216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007218:	4433      	add	r3, r6
 800721a:	9309      	str	r3, [sp, #36]	; 0x24
 800721c:	e767      	b.n	80070ee <_svfiprintf_r+0x4e>
 800721e:	460c      	mov	r4, r1
 8007220:	2001      	movs	r0, #1
 8007222:	fb0c 3202 	mla	r2, ip, r2, r3
 8007226:	e7a5      	b.n	8007174 <_svfiprintf_r+0xd4>
 8007228:	2300      	movs	r3, #0
 800722a:	f04f 0c0a 	mov.w	ip, #10
 800722e:	4619      	mov	r1, r3
 8007230:	3401      	adds	r4, #1
 8007232:	9305      	str	r3, [sp, #20]
 8007234:	4620      	mov	r0, r4
 8007236:	f810 2b01 	ldrb.w	r2, [r0], #1
 800723a:	3a30      	subs	r2, #48	; 0x30
 800723c:	2a09      	cmp	r2, #9
 800723e:	d903      	bls.n	8007248 <_svfiprintf_r+0x1a8>
 8007240:	2b00      	cmp	r3, #0
 8007242:	d0c5      	beq.n	80071d0 <_svfiprintf_r+0x130>
 8007244:	9105      	str	r1, [sp, #20]
 8007246:	e7c3      	b.n	80071d0 <_svfiprintf_r+0x130>
 8007248:	4604      	mov	r4, r0
 800724a:	2301      	movs	r3, #1
 800724c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007250:	e7f0      	b.n	8007234 <_svfiprintf_r+0x194>
 8007252:	ab03      	add	r3, sp, #12
 8007254:	9300      	str	r3, [sp, #0]
 8007256:	462a      	mov	r2, r5
 8007258:	4638      	mov	r0, r7
 800725a:	4b10      	ldr	r3, [pc, #64]	; (800729c <_svfiprintf_r+0x1fc>)
 800725c:	a904      	add	r1, sp, #16
 800725e:	f3af 8000 	nop.w
 8007262:	1c42      	adds	r2, r0, #1
 8007264:	4606      	mov	r6, r0
 8007266:	d1d6      	bne.n	8007216 <_svfiprintf_r+0x176>
 8007268:	89ab      	ldrh	r3, [r5, #12]
 800726a:	065b      	lsls	r3, r3, #25
 800726c:	f53f af2c 	bmi.w	80070c8 <_svfiprintf_r+0x28>
 8007270:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007272:	b01d      	add	sp, #116	; 0x74
 8007274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007278:	ab03      	add	r3, sp, #12
 800727a:	9300      	str	r3, [sp, #0]
 800727c:	462a      	mov	r2, r5
 800727e:	4638      	mov	r0, r7
 8007280:	4b06      	ldr	r3, [pc, #24]	; (800729c <_svfiprintf_r+0x1fc>)
 8007282:	a904      	add	r1, sp, #16
 8007284:	f000 f87c 	bl	8007380 <_printf_i>
 8007288:	e7eb      	b.n	8007262 <_svfiprintf_r+0x1c2>
 800728a:	bf00      	nop
 800728c:	08007954 	.word	0x08007954
 8007290:	0800795a 	.word	0x0800795a
 8007294:	0800795e 	.word	0x0800795e
 8007298:	00000000 	.word	0x00000000
 800729c:	08006fe9 	.word	0x08006fe9

080072a0 <_printf_common>:
 80072a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072a4:	4616      	mov	r6, r2
 80072a6:	4699      	mov	r9, r3
 80072a8:	688a      	ldr	r2, [r1, #8]
 80072aa:	690b      	ldr	r3, [r1, #16]
 80072ac:	4607      	mov	r7, r0
 80072ae:	4293      	cmp	r3, r2
 80072b0:	bfb8      	it	lt
 80072b2:	4613      	movlt	r3, r2
 80072b4:	6033      	str	r3, [r6, #0]
 80072b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80072ba:	460c      	mov	r4, r1
 80072bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80072c0:	b10a      	cbz	r2, 80072c6 <_printf_common+0x26>
 80072c2:	3301      	adds	r3, #1
 80072c4:	6033      	str	r3, [r6, #0]
 80072c6:	6823      	ldr	r3, [r4, #0]
 80072c8:	0699      	lsls	r1, r3, #26
 80072ca:	bf42      	ittt	mi
 80072cc:	6833      	ldrmi	r3, [r6, #0]
 80072ce:	3302      	addmi	r3, #2
 80072d0:	6033      	strmi	r3, [r6, #0]
 80072d2:	6825      	ldr	r5, [r4, #0]
 80072d4:	f015 0506 	ands.w	r5, r5, #6
 80072d8:	d106      	bne.n	80072e8 <_printf_common+0x48>
 80072da:	f104 0a19 	add.w	sl, r4, #25
 80072de:	68e3      	ldr	r3, [r4, #12]
 80072e0:	6832      	ldr	r2, [r6, #0]
 80072e2:	1a9b      	subs	r3, r3, r2
 80072e4:	42ab      	cmp	r3, r5
 80072e6:	dc28      	bgt.n	800733a <_printf_common+0x9a>
 80072e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80072ec:	1e13      	subs	r3, r2, #0
 80072ee:	6822      	ldr	r2, [r4, #0]
 80072f0:	bf18      	it	ne
 80072f2:	2301      	movne	r3, #1
 80072f4:	0692      	lsls	r2, r2, #26
 80072f6:	d42d      	bmi.n	8007354 <_printf_common+0xb4>
 80072f8:	4649      	mov	r1, r9
 80072fa:	4638      	mov	r0, r7
 80072fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007300:	47c0      	blx	r8
 8007302:	3001      	adds	r0, #1
 8007304:	d020      	beq.n	8007348 <_printf_common+0xa8>
 8007306:	6823      	ldr	r3, [r4, #0]
 8007308:	68e5      	ldr	r5, [r4, #12]
 800730a:	f003 0306 	and.w	r3, r3, #6
 800730e:	2b04      	cmp	r3, #4
 8007310:	bf18      	it	ne
 8007312:	2500      	movne	r5, #0
 8007314:	6832      	ldr	r2, [r6, #0]
 8007316:	f04f 0600 	mov.w	r6, #0
 800731a:	68a3      	ldr	r3, [r4, #8]
 800731c:	bf08      	it	eq
 800731e:	1aad      	subeq	r5, r5, r2
 8007320:	6922      	ldr	r2, [r4, #16]
 8007322:	bf08      	it	eq
 8007324:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007328:	4293      	cmp	r3, r2
 800732a:	bfc4      	itt	gt
 800732c:	1a9b      	subgt	r3, r3, r2
 800732e:	18ed      	addgt	r5, r5, r3
 8007330:	341a      	adds	r4, #26
 8007332:	42b5      	cmp	r5, r6
 8007334:	d11a      	bne.n	800736c <_printf_common+0xcc>
 8007336:	2000      	movs	r0, #0
 8007338:	e008      	b.n	800734c <_printf_common+0xac>
 800733a:	2301      	movs	r3, #1
 800733c:	4652      	mov	r2, sl
 800733e:	4649      	mov	r1, r9
 8007340:	4638      	mov	r0, r7
 8007342:	47c0      	blx	r8
 8007344:	3001      	adds	r0, #1
 8007346:	d103      	bne.n	8007350 <_printf_common+0xb0>
 8007348:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800734c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007350:	3501      	adds	r5, #1
 8007352:	e7c4      	b.n	80072de <_printf_common+0x3e>
 8007354:	2030      	movs	r0, #48	; 0x30
 8007356:	18e1      	adds	r1, r4, r3
 8007358:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800735c:	1c5a      	adds	r2, r3, #1
 800735e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007362:	4422      	add	r2, r4
 8007364:	3302      	adds	r3, #2
 8007366:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800736a:	e7c5      	b.n	80072f8 <_printf_common+0x58>
 800736c:	2301      	movs	r3, #1
 800736e:	4622      	mov	r2, r4
 8007370:	4649      	mov	r1, r9
 8007372:	4638      	mov	r0, r7
 8007374:	47c0      	blx	r8
 8007376:	3001      	adds	r0, #1
 8007378:	d0e6      	beq.n	8007348 <_printf_common+0xa8>
 800737a:	3601      	adds	r6, #1
 800737c:	e7d9      	b.n	8007332 <_printf_common+0x92>
	...

08007380 <_printf_i>:
 8007380:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007384:	7e0f      	ldrb	r7, [r1, #24]
 8007386:	4691      	mov	r9, r2
 8007388:	2f78      	cmp	r7, #120	; 0x78
 800738a:	4680      	mov	r8, r0
 800738c:	460c      	mov	r4, r1
 800738e:	469a      	mov	sl, r3
 8007390:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007392:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007396:	d807      	bhi.n	80073a8 <_printf_i+0x28>
 8007398:	2f62      	cmp	r7, #98	; 0x62
 800739a:	d80a      	bhi.n	80073b2 <_printf_i+0x32>
 800739c:	2f00      	cmp	r7, #0
 800739e:	f000 80d9 	beq.w	8007554 <_printf_i+0x1d4>
 80073a2:	2f58      	cmp	r7, #88	; 0x58
 80073a4:	f000 80a4 	beq.w	80074f0 <_printf_i+0x170>
 80073a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80073b0:	e03a      	b.n	8007428 <_printf_i+0xa8>
 80073b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80073b6:	2b15      	cmp	r3, #21
 80073b8:	d8f6      	bhi.n	80073a8 <_printf_i+0x28>
 80073ba:	a101      	add	r1, pc, #4	; (adr r1, 80073c0 <_printf_i+0x40>)
 80073bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073c0:	08007419 	.word	0x08007419
 80073c4:	0800742d 	.word	0x0800742d
 80073c8:	080073a9 	.word	0x080073a9
 80073cc:	080073a9 	.word	0x080073a9
 80073d0:	080073a9 	.word	0x080073a9
 80073d4:	080073a9 	.word	0x080073a9
 80073d8:	0800742d 	.word	0x0800742d
 80073dc:	080073a9 	.word	0x080073a9
 80073e0:	080073a9 	.word	0x080073a9
 80073e4:	080073a9 	.word	0x080073a9
 80073e8:	080073a9 	.word	0x080073a9
 80073ec:	0800753b 	.word	0x0800753b
 80073f0:	0800745d 	.word	0x0800745d
 80073f4:	0800751d 	.word	0x0800751d
 80073f8:	080073a9 	.word	0x080073a9
 80073fc:	080073a9 	.word	0x080073a9
 8007400:	0800755d 	.word	0x0800755d
 8007404:	080073a9 	.word	0x080073a9
 8007408:	0800745d 	.word	0x0800745d
 800740c:	080073a9 	.word	0x080073a9
 8007410:	080073a9 	.word	0x080073a9
 8007414:	08007525 	.word	0x08007525
 8007418:	682b      	ldr	r3, [r5, #0]
 800741a:	1d1a      	adds	r2, r3, #4
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	602a      	str	r2, [r5, #0]
 8007420:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007424:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007428:	2301      	movs	r3, #1
 800742a:	e0a4      	b.n	8007576 <_printf_i+0x1f6>
 800742c:	6820      	ldr	r0, [r4, #0]
 800742e:	6829      	ldr	r1, [r5, #0]
 8007430:	0606      	lsls	r6, r0, #24
 8007432:	f101 0304 	add.w	r3, r1, #4
 8007436:	d50a      	bpl.n	800744e <_printf_i+0xce>
 8007438:	680e      	ldr	r6, [r1, #0]
 800743a:	602b      	str	r3, [r5, #0]
 800743c:	2e00      	cmp	r6, #0
 800743e:	da03      	bge.n	8007448 <_printf_i+0xc8>
 8007440:	232d      	movs	r3, #45	; 0x2d
 8007442:	4276      	negs	r6, r6
 8007444:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007448:	230a      	movs	r3, #10
 800744a:	485e      	ldr	r0, [pc, #376]	; (80075c4 <_printf_i+0x244>)
 800744c:	e019      	b.n	8007482 <_printf_i+0x102>
 800744e:	680e      	ldr	r6, [r1, #0]
 8007450:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007454:	602b      	str	r3, [r5, #0]
 8007456:	bf18      	it	ne
 8007458:	b236      	sxthne	r6, r6
 800745a:	e7ef      	b.n	800743c <_printf_i+0xbc>
 800745c:	682b      	ldr	r3, [r5, #0]
 800745e:	6820      	ldr	r0, [r4, #0]
 8007460:	1d19      	adds	r1, r3, #4
 8007462:	6029      	str	r1, [r5, #0]
 8007464:	0601      	lsls	r1, r0, #24
 8007466:	d501      	bpl.n	800746c <_printf_i+0xec>
 8007468:	681e      	ldr	r6, [r3, #0]
 800746a:	e002      	b.n	8007472 <_printf_i+0xf2>
 800746c:	0646      	lsls	r6, r0, #25
 800746e:	d5fb      	bpl.n	8007468 <_printf_i+0xe8>
 8007470:	881e      	ldrh	r6, [r3, #0]
 8007472:	2f6f      	cmp	r7, #111	; 0x6f
 8007474:	bf0c      	ite	eq
 8007476:	2308      	moveq	r3, #8
 8007478:	230a      	movne	r3, #10
 800747a:	4852      	ldr	r0, [pc, #328]	; (80075c4 <_printf_i+0x244>)
 800747c:	2100      	movs	r1, #0
 800747e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007482:	6865      	ldr	r5, [r4, #4]
 8007484:	2d00      	cmp	r5, #0
 8007486:	bfa8      	it	ge
 8007488:	6821      	ldrge	r1, [r4, #0]
 800748a:	60a5      	str	r5, [r4, #8]
 800748c:	bfa4      	itt	ge
 800748e:	f021 0104 	bicge.w	r1, r1, #4
 8007492:	6021      	strge	r1, [r4, #0]
 8007494:	b90e      	cbnz	r6, 800749a <_printf_i+0x11a>
 8007496:	2d00      	cmp	r5, #0
 8007498:	d04d      	beq.n	8007536 <_printf_i+0x1b6>
 800749a:	4615      	mov	r5, r2
 800749c:	fbb6 f1f3 	udiv	r1, r6, r3
 80074a0:	fb03 6711 	mls	r7, r3, r1, r6
 80074a4:	5dc7      	ldrb	r7, [r0, r7]
 80074a6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80074aa:	4637      	mov	r7, r6
 80074ac:	42bb      	cmp	r3, r7
 80074ae:	460e      	mov	r6, r1
 80074b0:	d9f4      	bls.n	800749c <_printf_i+0x11c>
 80074b2:	2b08      	cmp	r3, #8
 80074b4:	d10b      	bne.n	80074ce <_printf_i+0x14e>
 80074b6:	6823      	ldr	r3, [r4, #0]
 80074b8:	07de      	lsls	r6, r3, #31
 80074ba:	d508      	bpl.n	80074ce <_printf_i+0x14e>
 80074bc:	6923      	ldr	r3, [r4, #16]
 80074be:	6861      	ldr	r1, [r4, #4]
 80074c0:	4299      	cmp	r1, r3
 80074c2:	bfde      	ittt	le
 80074c4:	2330      	movle	r3, #48	; 0x30
 80074c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80074ca:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80074ce:	1b52      	subs	r2, r2, r5
 80074d0:	6122      	str	r2, [r4, #16]
 80074d2:	464b      	mov	r3, r9
 80074d4:	4621      	mov	r1, r4
 80074d6:	4640      	mov	r0, r8
 80074d8:	f8cd a000 	str.w	sl, [sp]
 80074dc:	aa03      	add	r2, sp, #12
 80074de:	f7ff fedf 	bl	80072a0 <_printf_common>
 80074e2:	3001      	adds	r0, #1
 80074e4:	d14c      	bne.n	8007580 <_printf_i+0x200>
 80074e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074ea:	b004      	add	sp, #16
 80074ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074f0:	4834      	ldr	r0, [pc, #208]	; (80075c4 <_printf_i+0x244>)
 80074f2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80074f6:	6829      	ldr	r1, [r5, #0]
 80074f8:	6823      	ldr	r3, [r4, #0]
 80074fa:	f851 6b04 	ldr.w	r6, [r1], #4
 80074fe:	6029      	str	r1, [r5, #0]
 8007500:	061d      	lsls	r5, r3, #24
 8007502:	d514      	bpl.n	800752e <_printf_i+0x1ae>
 8007504:	07df      	lsls	r7, r3, #31
 8007506:	bf44      	itt	mi
 8007508:	f043 0320 	orrmi.w	r3, r3, #32
 800750c:	6023      	strmi	r3, [r4, #0]
 800750e:	b91e      	cbnz	r6, 8007518 <_printf_i+0x198>
 8007510:	6823      	ldr	r3, [r4, #0]
 8007512:	f023 0320 	bic.w	r3, r3, #32
 8007516:	6023      	str	r3, [r4, #0]
 8007518:	2310      	movs	r3, #16
 800751a:	e7af      	b.n	800747c <_printf_i+0xfc>
 800751c:	6823      	ldr	r3, [r4, #0]
 800751e:	f043 0320 	orr.w	r3, r3, #32
 8007522:	6023      	str	r3, [r4, #0]
 8007524:	2378      	movs	r3, #120	; 0x78
 8007526:	4828      	ldr	r0, [pc, #160]	; (80075c8 <_printf_i+0x248>)
 8007528:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800752c:	e7e3      	b.n	80074f6 <_printf_i+0x176>
 800752e:	0659      	lsls	r1, r3, #25
 8007530:	bf48      	it	mi
 8007532:	b2b6      	uxthmi	r6, r6
 8007534:	e7e6      	b.n	8007504 <_printf_i+0x184>
 8007536:	4615      	mov	r5, r2
 8007538:	e7bb      	b.n	80074b2 <_printf_i+0x132>
 800753a:	682b      	ldr	r3, [r5, #0]
 800753c:	6826      	ldr	r6, [r4, #0]
 800753e:	1d18      	adds	r0, r3, #4
 8007540:	6961      	ldr	r1, [r4, #20]
 8007542:	6028      	str	r0, [r5, #0]
 8007544:	0635      	lsls	r5, r6, #24
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	d501      	bpl.n	800754e <_printf_i+0x1ce>
 800754a:	6019      	str	r1, [r3, #0]
 800754c:	e002      	b.n	8007554 <_printf_i+0x1d4>
 800754e:	0670      	lsls	r0, r6, #25
 8007550:	d5fb      	bpl.n	800754a <_printf_i+0x1ca>
 8007552:	8019      	strh	r1, [r3, #0]
 8007554:	2300      	movs	r3, #0
 8007556:	4615      	mov	r5, r2
 8007558:	6123      	str	r3, [r4, #16]
 800755a:	e7ba      	b.n	80074d2 <_printf_i+0x152>
 800755c:	682b      	ldr	r3, [r5, #0]
 800755e:	2100      	movs	r1, #0
 8007560:	1d1a      	adds	r2, r3, #4
 8007562:	602a      	str	r2, [r5, #0]
 8007564:	681d      	ldr	r5, [r3, #0]
 8007566:	6862      	ldr	r2, [r4, #4]
 8007568:	4628      	mov	r0, r5
 800756a:	f000 f82f 	bl	80075cc <memchr>
 800756e:	b108      	cbz	r0, 8007574 <_printf_i+0x1f4>
 8007570:	1b40      	subs	r0, r0, r5
 8007572:	6060      	str	r0, [r4, #4]
 8007574:	6863      	ldr	r3, [r4, #4]
 8007576:	6123      	str	r3, [r4, #16]
 8007578:	2300      	movs	r3, #0
 800757a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800757e:	e7a8      	b.n	80074d2 <_printf_i+0x152>
 8007580:	462a      	mov	r2, r5
 8007582:	4649      	mov	r1, r9
 8007584:	4640      	mov	r0, r8
 8007586:	6923      	ldr	r3, [r4, #16]
 8007588:	47d0      	blx	sl
 800758a:	3001      	adds	r0, #1
 800758c:	d0ab      	beq.n	80074e6 <_printf_i+0x166>
 800758e:	6823      	ldr	r3, [r4, #0]
 8007590:	079b      	lsls	r3, r3, #30
 8007592:	d413      	bmi.n	80075bc <_printf_i+0x23c>
 8007594:	68e0      	ldr	r0, [r4, #12]
 8007596:	9b03      	ldr	r3, [sp, #12]
 8007598:	4298      	cmp	r0, r3
 800759a:	bfb8      	it	lt
 800759c:	4618      	movlt	r0, r3
 800759e:	e7a4      	b.n	80074ea <_printf_i+0x16a>
 80075a0:	2301      	movs	r3, #1
 80075a2:	4632      	mov	r2, r6
 80075a4:	4649      	mov	r1, r9
 80075a6:	4640      	mov	r0, r8
 80075a8:	47d0      	blx	sl
 80075aa:	3001      	adds	r0, #1
 80075ac:	d09b      	beq.n	80074e6 <_printf_i+0x166>
 80075ae:	3501      	adds	r5, #1
 80075b0:	68e3      	ldr	r3, [r4, #12]
 80075b2:	9903      	ldr	r1, [sp, #12]
 80075b4:	1a5b      	subs	r3, r3, r1
 80075b6:	42ab      	cmp	r3, r5
 80075b8:	dcf2      	bgt.n	80075a0 <_printf_i+0x220>
 80075ba:	e7eb      	b.n	8007594 <_printf_i+0x214>
 80075bc:	2500      	movs	r5, #0
 80075be:	f104 0619 	add.w	r6, r4, #25
 80075c2:	e7f5      	b.n	80075b0 <_printf_i+0x230>
 80075c4:	08007965 	.word	0x08007965
 80075c8:	08007976 	.word	0x08007976

080075cc <memchr>:
 80075cc:	4603      	mov	r3, r0
 80075ce:	b510      	push	{r4, lr}
 80075d0:	b2c9      	uxtb	r1, r1
 80075d2:	4402      	add	r2, r0
 80075d4:	4293      	cmp	r3, r2
 80075d6:	4618      	mov	r0, r3
 80075d8:	d101      	bne.n	80075de <memchr+0x12>
 80075da:	2000      	movs	r0, #0
 80075dc:	e003      	b.n	80075e6 <memchr+0x1a>
 80075de:	7804      	ldrb	r4, [r0, #0]
 80075e0:	3301      	adds	r3, #1
 80075e2:	428c      	cmp	r4, r1
 80075e4:	d1f6      	bne.n	80075d4 <memchr+0x8>
 80075e6:	bd10      	pop	{r4, pc}

080075e8 <memcpy>:
 80075e8:	440a      	add	r2, r1
 80075ea:	4291      	cmp	r1, r2
 80075ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80075f0:	d100      	bne.n	80075f4 <memcpy+0xc>
 80075f2:	4770      	bx	lr
 80075f4:	b510      	push	{r4, lr}
 80075f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075fa:	4291      	cmp	r1, r2
 80075fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007600:	d1f9      	bne.n	80075f6 <memcpy+0xe>
 8007602:	bd10      	pop	{r4, pc}

08007604 <memmove>:
 8007604:	4288      	cmp	r0, r1
 8007606:	b510      	push	{r4, lr}
 8007608:	eb01 0402 	add.w	r4, r1, r2
 800760c:	d902      	bls.n	8007614 <memmove+0x10>
 800760e:	4284      	cmp	r4, r0
 8007610:	4623      	mov	r3, r4
 8007612:	d807      	bhi.n	8007624 <memmove+0x20>
 8007614:	1e43      	subs	r3, r0, #1
 8007616:	42a1      	cmp	r1, r4
 8007618:	d008      	beq.n	800762c <memmove+0x28>
 800761a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800761e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007622:	e7f8      	b.n	8007616 <memmove+0x12>
 8007624:	4601      	mov	r1, r0
 8007626:	4402      	add	r2, r0
 8007628:	428a      	cmp	r2, r1
 800762a:	d100      	bne.n	800762e <memmove+0x2a>
 800762c:	bd10      	pop	{r4, pc}
 800762e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007632:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007636:	e7f7      	b.n	8007628 <memmove+0x24>

08007638 <_free_r>:
 8007638:	b538      	push	{r3, r4, r5, lr}
 800763a:	4605      	mov	r5, r0
 800763c:	2900      	cmp	r1, #0
 800763e:	d040      	beq.n	80076c2 <_free_r+0x8a>
 8007640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007644:	1f0c      	subs	r4, r1, #4
 8007646:	2b00      	cmp	r3, #0
 8007648:	bfb8      	it	lt
 800764a:	18e4      	addlt	r4, r4, r3
 800764c:	f000 f910 	bl	8007870 <__malloc_lock>
 8007650:	4a1c      	ldr	r2, [pc, #112]	; (80076c4 <_free_r+0x8c>)
 8007652:	6813      	ldr	r3, [r2, #0]
 8007654:	b933      	cbnz	r3, 8007664 <_free_r+0x2c>
 8007656:	6063      	str	r3, [r4, #4]
 8007658:	6014      	str	r4, [r2, #0]
 800765a:	4628      	mov	r0, r5
 800765c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007660:	f000 b90c 	b.w	800787c <__malloc_unlock>
 8007664:	42a3      	cmp	r3, r4
 8007666:	d908      	bls.n	800767a <_free_r+0x42>
 8007668:	6820      	ldr	r0, [r4, #0]
 800766a:	1821      	adds	r1, r4, r0
 800766c:	428b      	cmp	r3, r1
 800766e:	bf01      	itttt	eq
 8007670:	6819      	ldreq	r1, [r3, #0]
 8007672:	685b      	ldreq	r3, [r3, #4]
 8007674:	1809      	addeq	r1, r1, r0
 8007676:	6021      	streq	r1, [r4, #0]
 8007678:	e7ed      	b.n	8007656 <_free_r+0x1e>
 800767a:	461a      	mov	r2, r3
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	b10b      	cbz	r3, 8007684 <_free_r+0x4c>
 8007680:	42a3      	cmp	r3, r4
 8007682:	d9fa      	bls.n	800767a <_free_r+0x42>
 8007684:	6811      	ldr	r1, [r2, #0]
 8007686:	1850      	adds	r0, r2, r1
 8007688:	42a0      	cmp	r0, r4
 800768a:	d10b      	bne.n	80076a4 <_free_r+0x6c>
 800768c:	6820      	ldr	r0, [r4, #0]
 800768e:	4401      	add	r1, r0
 8007690:	1850      	adds	r0, r2, r1
 8007692:	4283      	cmp	r3, r0
 8007694:	6011      	str	r1, [r2, #0]
 8007696:	d1e0      	bne.n	800765a <_free_r+0x22>
 8007698:	6818      	ldr	r0, [r3, #0]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	4401      	add	r1, r0
 800769e:	6011      	str	r1, [r2, #0]
 80076a0:	6053      	str	r3, [r2, #4]
 80076a2:	e7da      	b.n	800765a <_free_r+0x22>
 80076a4:	d902      	bls.n	80076ac <_free_r+0x74>
 80076a6:	230c      	movs	r3, #12
 80076a8:	602b      	str	r3, [r5, #0]
 80076aa:	e7d6      	b.n	800765a <_free_r+0x22>
 80076ac:	6820      	ldr	r0, [r4, #0]
 80076ae:	1821      	adds	r1, r4, r0
 80076b0:	428b      	cmp	r3, r1
 80076b2:	bf01      	itttt	eq
 80076b4:	6819      	ldreq	r1, [r3, #0]
 80076b6:	685b      	ldreq	r3, [r3, #4]
 80076b8:	1809      	addeq	r1, r1, r0
 80076ba:	6021      	streq	r1, [r4, #0]
 80076bc:	6063      	str	r3, [r4, #4]
 80076be:	6054      	str	r4, [r2, #4]
 80076c0:	e7cb      	b.n	800765a <_free_r+0x22>
 80076c2:	bd38      	pop	{r3, r4, r5, pc}
 80076c4:	20000488 	.word	0x20000488

080076c8 <sbrk_aligned>:
 80076c8:	b570      	push	{r4, r5, r6, lr}
 80076ca:	4e0e      	ldr	r6, [pc, #56]	; (8007704 <sbrk_aligned+0x3c>)
 80076cc:	460c      	mov	r4, r1
 80076ce:	6831      	ldr	r1, [r6, #0]
 80076d0:	4605      	mov	r5, r0
 80076d2:	b911      	cbnz	r1, 80076da <sbrk_aligned+0x12>
 80076d4:	f000 f8bc 	bl	8007850 <_sbrk_r>
 80076d8:	6030      	str	r0, [r6, #0]
 80076da:	4621      	mov	r1, r4
 80076dc:	4628      	mov	r0, r5
 80076de:	f000 f8b7 	bl	8007850 <_sbrk_r>
 80076e2:	1c43      	adds	r3, r0, #1
 80076e4:	d00a      	beq.n	80076fc <sbrk_aligned+0x34>
 80076e6:	1cc4      	adds	r4, r0, #3
 80076e8:	f024 0403 	bic.w	r4, r4, #3
 80076ec:	42a0      	cmp	r0, r4
 80076ee:	d007      	beq.n	8007700 <sbrk_aligned+0x38>
 80076f0:	1a21      	subs	r1, r4, r0
 80076f2:	4628      	mov	r0, r5
 80076f4:	f000 f8ac 	bl	8007850 <_sbrk_r>
 80076f8:	3001      	adds	r0, #1
 80076fa:	d101      	bne.n	8007700 <sbrk_aligned+0x38>
 80076fc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007700:	4620      	mov	r0, r4
 8007702:	bd70      	pop	{r4, r5, r6, pc}
 8007704:	2000048c 	.word	0x2000048c

08007708 <_malloc_r>:
 8007708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800770c:	1ccd      	adds	r5, r1, #3
 800770e:	f025 0503 	bic.w	r5, r5, #3
 8007712:	3508      	adds	r5, #8
 8007714:	2d0c      	cmp	r5, #12
 8007716:	bf38      	it	cc
 8007718:	250c      	movcc	r5, #12
 800771a:	2d00      	cmp	r5, #0
 800771c:	4607      	mov	r7, r0
 800771e:	db01      	blt.n	8007724 <_malloc_r+0x1c>
 8007720:	42a9      	cmp	r1, r5
 8007722:	d905      	bls.n	8007730 <_malloc_r+0x28>
 8007724:	230c      	movs	r3, #12
 8007726:	2600      	movs	r6, #0
 8007728:	603b      	str	r3, [r7, #0]
 800772a:	4630      	mov	r0, r6
 800772c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007730:	4e2e      	ldr	r6, [pc, #184]	; (80077ec <_malloc_r+0xe4>)
 8007732:	f000 f89d 	bl	8007870 <__malloc_lock>
 8007736:	6833      	ldr	r3, [r6, #0]
 8007738:	461c      	mov	r4, r3
 800773a:	bb34      	cbnz	r4, 800778a <_malloc_r+0x82>
 800773c:	4629      	mov	r1, r5
 800773e:	4638      	mov	r0, r7
 8007740:	f7ff ffc2 	bl	80076c8 <sbrk_aligned>
 8007744:	1c43      	adds	r3, r0, #1
 8007746:	4604      	mov	r4, r0
 8007748:	d14d      	bne.n	80077e6 <_malloc_r+0xde>
 800774a:	6834      	ldr	r4, [r6, #0]
 800774c:	4626      	mov	r6, r4
 800774e:	2e00      	cmp	r6, #0
 8007750:	d140      	bne.n	80077d4 <_malloc_r+0xcc>
 8007752:	6823      	ldr	r3, [r4, #0]
 8007754:	4631      	mov	r1, r6
 8007756:	4638      	mov	r0, r7
 8007758:	eb04 0803 	add.w	r8, r4, r3
 800775c:	f000 f878 	bl	8007850 <_sbrk_r>
 8007760:	4580      	cmp	r8, r0
 8007762:	d13a      	bne.n	80077da <_malloc_r+0xd2>
 8007764:	6821      	ldr	r1, [r4, #0]
 8007766:	3503      	adds	r5, #3
 8007768:	1a6d      	subs	r5, r5, r1
 800776a:	f025 0503 	bic.w	r5, r5, #3
 800776e:	3508      	adds	r5, #8
 8007770:	2d0c      	cmp	r5, #12
 8007772:	bf38      	it	cc
 8007774:	250c      	movcc	r5, #12
 8007776:	4638      	mov	r0, r7
 8007778:	4629      	mov	r1, r5
 800777a:	f7ff ffa5 	bl	80076c8 <sbrk_aligned>
 800777e:	3001      	adds	r0, #1
 8007780:	d02b      	beq.n	80077da <_malloc_r+0xd2>
 8007782:	6823      	ldr	r3, [r4, #0]
 8007784:	442b      	add	r3, r5
 8007786:	6023      	str	r3, [r4, #0]
 8007788:	e00e      	b.n	80077a8 <_malloc_r+0xa0>
 800778a:	6822      	ldr	r2, [r4, #0]
 800778c:	1b52      	subs	r2, r2, r5
 800778e:	d41e      	bmi.n	80077ce <_malloc_r+0xc6>
 8007790:	2a0b      	cmp	r2, #11
 8007792:	d916      	bls.n	80077c2 <_malloc_r+0xba>
 8007794:	1961      	adds	r1, r4, r5
 8007796:	42a3      	cmp	r3, r4
 8007798:	6025      	str	r5, [r4, #0]
 800779a:	bf18      	it	ne
 800779c:	6059      	strne	r1, [r3, #4]
 800779e:	6863      	ldr	r3, [r4, #4]
 80077a0:	bf08      	it	eq
 80077a2:	6031      	streq	r1, [r6, #0]
 80077a4:	5162      	str	r2, [r4, r5]
 80077a6:	604b      	str	r3, [r1, #4]
 80077a8:	4638      	mov	r0, r7
 80077aa:	f104 060b 	add.w	r6, r4, #11
 80077ae:	f000 f865 	bl	800787c <__malloc_unlock>
 80077b2:	f026 0607 	bic.w	r6, r6, #7
 80077b6:	1d23      	adds	r3, r4, #4
 80077b8:	1af2      	subs	r2, r6, r3
 80077ba:	d0b6      	beq.n	800772a <_malloc_r+0x22>
 80077bc:	1b9b      	subs	r3, r3, r6
 80077be:	50a3      	str	r3, [r4, r2]
 80077c0:	e7b3      	b.n	800772a <_malloc_r+0x22>
 80077c2:	6862      	ldr	r2, [r4, #4]
 80077c4:	42a3      	cmp	r3, r4
 80077c6:	bf0c      	ite	eq
 80077c8:	6032      	streq	r2, [r6, #0]
 80077ca:	605a      	strne	r2, [r3, #4]
 80077cc:	e7ec      	b.n	80077a8 <_malloc_r+0xa0>
 80077ce:	4623      	mov	r3, r4
 80077d0:	6864      	ldr	r4, [r4, #4]
 80077d2:	e7b2      	b.n	800773a <_malloc_r+0x32>
 80077d4:	4634      	mov	r4, r6
 80077d6:	6876      	ldr	r6, [r6, #4]
 80077d8:	e7b9      	b.n	800774e <_malloc_r+0x46>
 80077da:	230c      	movs	r3, #12
 80077dc:	4638      	mov	r0, r7
 80077de:	603b      	str	r3, [r7, #0]
 80077e0:	f000 f84c 	bl	800787c <__malloc_unlock>
 80077e4:	e7a1      	b.n	800772a <_malloc_r+0x22>
 80077e6:	6025      	str	r5, [r4, #0]
 80077e8:	e7de      	b.n	80077a8 <_malloc_r+0xa0>
 80077ea:	bf00      	nop
 80077ec:	20000488 	.word	0x20000488

080077f0 <_realloc_r>:
 80077f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077f4:	4680      	mov	r8, r0
 80077f6:	4614      	mov	r4, r2
 80077f8:	460e      	mov	r6, r1
 80077fa:	b921      	cbnz	r1, 8007806 <_realloc_r+0x16>
 80077fc:	4611      	mov	r1, r2
 80077fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007802:	f7ff bf81 	b.w	8007708 <_malloc_r>
 8007806:	b92a      	cbnz	r2, 8007814 <_realloc_r+0x24>
 8007808:	f7ff ff16 	bl	8007638 <_free_r>
 800780c:	4625      	mov	r5, r4
 800780e:	4628      	mov	r0, r5
 8007810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007814:	f000 f838 	bl	8007888 <_malloc_usable_size_r>
 8007818:	4284      	cmp	r4, r0
 800781a:	4607      	mov	r7, r0
 800781c:	d802      	bhi.n	8007824 <_realloc_r+0x34>
 800781e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007822:	d812      	bhi.n	800784a <_realloc_r+0x5a>
 8007824:	4621      	mov	r1, r4
 8007826:	4640      	mov	r0, r8
 8007828:	f7ff ff6e 	bl	8007708 <_malloc_r>
 800782c:	4605      	mov	r5, r0
 800782e:	2800      	cmp	r0, #0
 8007830:	d0ed      	beq.n	800780e <_realloc_r+0x1e>
 8007832:	42bc      	cmp	r4, r7
 8007834:	4622      	mov	r2, r4
 8007836:	4631      	mov	r1, r6
 8007838:	bf28      	it	cs
 800783a:	463a      	movcs	r2, r7
 800783c:	f7ff fed4 	bl	80075e8 <memcpy>
 8007840:	4631      	mov	r1, r6
 8007842:	4640      	mov	r0, r8
 8007844:	f7ff fef8 	bl	8007638 <_free_r>
 8007848:	e7e1      	b.n	800780e <_realloc_r+0x1e>
 800784a:	4635      	mov	r5, r6
 800784c:	e7df      	b.n	800780e <_realloc_r+0x1e>
	...

08007850 <_sbrk_r>:
 8007850:	b538      	push	{r3, r4, r5, lr}
 8007852:	2300      	movs	r3, #0
 8007854:	4d05      	ldr	r5, [pc, #20]	; (800786c <_sbrk_r+0x1c>)
 8007856:	4604      	mov	r4, r0
 8007858:	4608      	mov	r0, r1
 800785a:	602b      	str	r3, [r5, #0]
 800785c:	f7fa ff7a 	bl	8002754 <_sbrk>
 8007860:	1c43      	adds	r3, r0, #1
 8007862:	d102      	bne.n	800786a <_sbrk_r+0x1a>
 8007864:	682b      	ldr	r3, [r5, #0]
 8007866:	b103      	cbz	r3, 800786a <_sbrk_r+0x1a>
 8007868:	6023      	str	r3, [r4, #0]
 800786a:	bd38      	pop	{r3, r4, r5, pc}
 800786c:	20000490 	.word	0x20000490

08007870 <__malloc_lock>:
 8007870:	4801      	ldr	r0, [pc, #4]	; (8007878 <__malloc_lock+0x8>)
 8007872:	f000 b811 	b.w	8007898 <__retarget_lock_acquire_recursive>
 8007876:	bf00      	nop
 8007878:	20000494 	.word	0x20000494

0800787c <__malloc_unlock>:
 800787c:	4801      	ldr	r0, [pc, #4]	; (8007884 <__malloc_unlock+0x8>)
 800787e:	f000 b80c 	b.w	800789a <__retarget_lock_release_recursive>
 8007882:	bf00      	nop
 8007884:	20000494 	.word	0x20000494

08007888 <_malloc_usable_size_r>:
 8007888:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800788c:	1f18      	subs	r0, r3, #4
 800788e:	2b00      	cmp	r3, #0
 8007890:	bfbc      	itt	lt
 8007892:	580b      	ldrlt	r3, [r1, r0]
 8007894:	18c0      	addlt	r0, r0, r3
 8007896:	4770      	bx	lr

08007898 <__retarget_lock_acquire_recursive>:
 8007898:	4770      	bx	lr

0800789a <__retarget_lock_release_recursive>:
 800789a:	4770      	bx	lr

0800789c <_init>:
 800789c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800789e:	bf00      	nop
 80078a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078a2:	bc08      	pop	{r3}
 80078a4:	469e      	mov	lr, r3
 80078a6:	4770      	bx	lr

080078a8 <_fini>:
 80078a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078aa:	bf00      	nop
 80078ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ae:	bc08      	pop	{r3}
 80078b0:	469e      	mov	lr, r3
 80078b2:	4770      	bx	lr
