{
	"author": ["Wuudiann Ke", "Premachandran R. Menon"],
	"booktitle": "Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)",
	"booktitleshort": "EDAC-ETC-EUROASIC",
	"crossref": "conf/eurodac/1994edac",
	"dblpkey": "conf/eurodac/KeM94",
	"isbn": "0-8186-5410-4",
	"pages": "297-301",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["synthesi", "of", "delay", "verifi", "two", "level", "circuit"],
	"tag": ["synthesis"],
	"title": "Synthesis of Delay-Verifiable Two-Level Circuits",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1994
}