# Define the LED pin
set_property -dict {PACKAGE_PIN G1 IOSTANDARD LVCMOS33} [get_ports {led}]

# Define the clock input pin from the 100 MHz oscillator
set_property -dict {PACKAGE_PIN V2 IOSTANDARD LVCMOS33} [get_ports {clk_in}]

# Create the clock with 100 MHz frequency
create_clock -period 10.000 -name clk_100MHz [get_ports clk_in]

# Set Bank 0 voltage
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

# Uncomment this if the placement is acceptable despite the rule violation
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_in_IBUF]

set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
set_property PACKAGE_PIN G1 [get_ports {led[0]}]
set_property PACKAGE_PIN G2 [get_ports {led[1]}]
set_property PACKAGE_PIN F1 [get_ports {led[2]}]
set_property PACKAGE_PIN F2 [get_ports {led[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property PACKAGE_PIN J2 [get_ports reset]
set_property PACKAGE_PIN F14 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
