<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP3C10/5 (0x020F10DD)" sof_file="" top_level_entity="afalina_tvk">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <multi attribute="window position" size="9" value="1139,487,398,124,0,50,124,0,1"/>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
  </global_info>
  <instance compilation_mode="full" entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2008/11/20 12:18:49  #0">
      <clock name="CLK_6" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="yes" trigger_in_node="MPU_WR" trigger_in_tap_mode="classic" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="AduC842:AduC|CLK_SHIFT[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="RGA" tap_mode="classic" type="output pin"/>
          <wire name="ccd_generator:ccd|RGA" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="AduC842:AduC|CLK_SHIFT[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|CLK_SHIFT[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|RG_SHIFT[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHD_SHIFT[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="AduC842:AduC|SHP_SHIFT[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="RGA" tap_mode="classic" type="output pin"/>
          <wire name="ccd_generator:ccd|RGA" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="AduC842:AduC|RG_SHIFT" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[0]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[1]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[2]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[3]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[4]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[5]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[6]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="AduC842:AduC|SHD_SHIFT" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[0]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[1]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[2]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[3]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[4]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[5]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[6]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="AduC842:AduC|SHP_SHIFT" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[0]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[1]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[2]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[3]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[4]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[5]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[6]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="AduC842:AduC|CLK_SHIFT" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[0]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[1]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[2]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[3]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[4]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[5]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[6]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[7]"/>
          </bus>
          <net is_signal_inverted="no" name="RGA"/>
          <net is_signal_inverted="no" name="ccd_generator:ccd|RGA"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="AduC842:AduC|RG_SHIFT" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[0]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[1]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[2]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[3]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[4]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[5]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[6]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|RG_SHIFT[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="AduC842:AduC|SHD_SHIFT" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[0]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[1]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[2]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[3]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[4]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[5]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[6]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHD_SHIFT[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="AduC842:AduC|SHP_SHIFT" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[0]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[1]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[2]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[3]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[4]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[5]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[6]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|SHP_SHIFT[7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="AduC842:AduC|CLK_SHIFT" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[0]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[1]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[2]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[3]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[4]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[5]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[6]"/>
            <net is_signal_inverted="no" name="AduC842:AduC|CLK_SHIFT[7]"/>
          </bus>
          <net is_signal_inverted="no" name="RGA"/>
          <net is_signal_inverted="no" name="ccd_generator:ccd|RGA"/>
        </setup_view>
      </presentation>
      <trigger CRC="69976C11" global_temp="1" name="trigger: 2008/11/20 12:18:49  #1" position="pre" power_up_trigger_mode="false" segment_size="1" trigger_in="rising edge" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <log>
          <data global_temp="1" name="log: 2008/11/20 12:31:10  #0" power_up_mode="false" sample_depth="128" trigger_position="-1">00000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000010000000000100000000000000100000000000000000010000000000000010000000010000000001000000000000001000000000000000000100000000000000100000001000000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000010000000000100000000000000100000000000000000010000000000000010000000010000000001000000000000001000000000000000000100000000000000100000001000000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000010000000000100000000000000100000000000000000010000000000000010000000010000000001000000000000001000000000000000000100000000000000100000001000000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000010000000000100000000000000100000000000000000010000000000000010000000010000000001000000000000001000000000000000000100000000000000100000001000000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000010000000000100000000000000100000000000000000010000000000000010000000010000000001000000000000001000000000000000000100000000000000100000001000000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000010000000000100000000000000100000000000000000010000000000000010000000010000000001000000000000001000000000000000000100000000000000100000001000000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000010000000000100000000000000100000000000000000010000000000000010000000010000000001000000000000001000000000000000000100000000000000100000001000000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000010000000000100000000000000100000000000000000010000000000000010000000010000000001000000000000001000000000000000000100000000000000100000001000000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000010000000000100000000000000100000000000000000010000000000000010000000010000000001000000000000001000000000000000000100000000000000100000001000000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000010000000000100000000000000100000000000000000010000000000000010000000010000000001000000000000001000000000000000000100000000000000100000001000000000010000000000000010000000000000000001000000000000001000000001000000000100000000000000100000000000000000010000000000000010000000100000000001000000000000001000000000000000000100000000000000100000000100000000010000000000000010000000000000000001000000000000001000000001</data>
          <extradata>11111111111111111111111111111111111111111111111111111111111111111111111111111111111T11111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
</session>
