INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradley/Documents/xavier/xavier2_2018_3/xavier2_2018_3.srcs/sources_1/imports/sources_1/new/Gray2Bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gray2Bin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradley/Documents/xavier/xavier2_2018_3/xavier2_2018_3.srcs/sources_1/imports/sources_1/new/GrayCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GrayCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradley/Documents/xavier/xavier2_2018_3/xavier2_2018_3.srcs/sources_1/imports/sources_1/imports/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [C:/Users/Bradley/Documents/xavier/xavier2_2018_3/xavier2_2018_3.srcs/sources_1/imports/sources_1/imports/new/Counter.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bradley/Documents/xavier/xavier2_2018_3/xavier2_2018_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
