Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov  5 01:40:25 2021
| Host         : LAPTOP-2GK32TES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (155)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2303)
5. checking no_input_delay (11)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (155)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CLK100 (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: OV_PCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2303)
---------------------------------------------------
 There are 2303 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.228        0.000                      0                 1846        0.140        0.000                      0                 1846        3.000        0.000                       0                   266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_wizard_i/inst/CLK100  {0.000 5.000}      10.000          100.000         
  clk25_clk_wizard        {0.000 20.000}     40.000          25.000          
  clk50_clk_wizard        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wizard     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wizard_i/inst/CLK100                                                                                                                                                    3.000        0.000                       0                     1  
  clk25_clk_wizard             27.547        0.000                      0                 1675        0.140        0.000                      0                 1675       19.500        0.000                       0                   175  
  clk50_clk_wizard             15.228        0.000                      0                  171        0.140        0.000                      0                  171        9.500        0.000                       0                    87  
  clkfbout_clk_wizard                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_i/inst/CLK100
  To Clock:  clk_wizard_i/inst/CLK100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard_i/inst/CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard_i/inst/CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wizard
  To Clock:  clk25_clk_wizard

Setup :            0  Failing Endpoints,  Worst Slack       27.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.547ns  (required time - arrival time)
  Source:                 frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wizard rise@40.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        12.039ns  (logic 0.580ns (4.818%)  route 11.459ns (95.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 37.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.728    -2.374    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y44         FDRE                                         r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.918 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)         10.881     8.963    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/pwropt
    SLICE_X106Y17        LUT4 (Prop_lut4_I3_O)        0.124     9.087 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_381/O
                         net (fo=1, routed)           0.578     9.665    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_245
    RAMB36_X5Y3          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                     40.000    40.000 r  
    Y9                   IBUF                         0.000    40.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    41.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    33.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.416    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.507 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.654    37.160    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.506    37.666    
                         clock uncertainty           -0.095    37.572    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    37.212    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.212    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 27.547    

Slack (MET) :             27.650ns  (required time - arrival time)
  Source:                 frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wizard rise@40.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 0.606ns (5.163%)  route 11.131ns (94.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 37.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.728    -2.374    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y44         FDRE                                         r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)         10.546     8.628    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/pwropt
    SLICE_X106Y10        LUT4 (Prop_lut4_I3_O)        0.150     8.778 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_371/O
                         net (fo=1, routed)           0.585     9.363    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_240
    RAMB36_X5Y2          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                     40.000    40.000 r  
    Y9                   IBUF                         0.000    40.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    41.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    33.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.416    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.507 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.658    37.164    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.506    37.670    
                         clock uncertainty           -0.095    37.576    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    37.014    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 27.650    

Slack (MET) :             27.733ns  (required time - arrival time)
  Source:                 frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wizard rise@40.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        11.858ns  (logic 0.580ns (4.891%)  route 11.278ns (95.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.834ns = ( 37.166 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.728    -2.374    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y44         FDRE                                         r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)         10.546     8.628    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/pwropt
    SLICE_X106Y10        LUT4 (Prop_lut4_I3_O)        0.124     8.752 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_369/O
                         net (fo=1, routed)           0.732     9.484    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_239
    RAMB36_X5Y1          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                     40.000    40.000 r  
    Y9                   IBUF                         0.000    40.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    41.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    33.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.416    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.507 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.660    37.166    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.506    37.672    
                         clock uncertainty           -0.095    37.578    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    37.218    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.218    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 27.733    

Slack (MET) :             28.459ns  (required time - arrival time)
  Source:                 frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wizard rise@40.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 0.580ns (5.211%)  route 10.549ns (94.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 37.163 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.728    -2.374    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y44         FDRE                                         r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.918 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          9.815     7.897    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/pwropt
    SLICE_X90Y6          LUT4 (Prop_lut4_I3_O)        0.124     8.021 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_379/O
                         net (fo=1, routed)           0.735     8.755    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_244
    RAMB36_X4Y0          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                     40.000    40.000 r  
    Y9                   IBUF                         0.000    40.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    41.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    33.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.416    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.507 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.657    37.163    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.506    37.669    
                         clock uncertainty           -0.095    37.575    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    37.215    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 28.459    

Slack (MET) :             28.757ns  (required time - arrival time)
  Source:                 frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wizard rise@40.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        10.615ns  (logic 0.572ns (5.388%)  route 10.043ns (94.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 37.151 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.728    -2.374    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y44         FDRE                                         r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.918 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          9.292     7.374    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/pwropt
    SLICE_X90Y17         LUT4 (Prop_lut4_I3_O)        0.116     7.490 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_377/O
                         net (fo=1, routed)           0.751     8.241    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_243
    RAMB36_X4Y4          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                     40.000    40.000 r  
    Y9                   IBUF                         0.000    40.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    41.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    33.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.416    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.507 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.645    37.151    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.506    37.657    
                         clock uncertainty           -0.095    37.563    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    36.999    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 28.757    

Slack (MET) :             28.795ns  (required time - arrival time)
  Source:                 frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wizard rise@40.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 0.572ns (5.402%)  route 10.017ns (94.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.728    -2.374    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y44         FDRE                                         r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          9.531     7.613    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/pwropt
    SLICE_X90Y9          LUT4 (Prop_lut4_I3_O)        0.116     7.729 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_373/O
                         net (fo=1, routed)           0.486     8.215    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_241
    RAMB36_X4Y1          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                     40.000    40.000 r  
    Y9                   IBUF                         0.000    40.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    41.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    33.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.416    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.507 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.656    37.162    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.506    37.668    
                         clock uncertainty           -0.095    37.574    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    37.010    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                 28.795    

Slack (MET) :             28.849ns  (required time - arrival time)
  Source:                 frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wizard rise@40.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        10.737ns  (logic 0.580ns (5.402%)  route 10.157ns (94.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 37.160 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.728    -2.374    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y44         FDRE                                         r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          9.531     7.613    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/pwropt
    SLICE_X90Y9          LUT4 (Prop_lut4_I3_O)        0.124     7.737 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_367/O
                         net (fo=1, routed)           0.627     8.363    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_238
    RAMB36_X4Y2          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                     40.000    40.000 r  
    Y9                   IBUF                         0.000    40.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    41.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    33.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.416    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.507 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.654    37.160    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.506    37.666    
                         clock uncertainty           -0.095    37.572    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    37.212    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.212    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                 28.849    

Slack (MET) :             29.042ns  (required time - arrival time)
  Source:                 vga_i/addr2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wizard rise@40.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        10.032ns  (logic 0.664ns (6.619%)  route 9.368ns (93.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.964ns = ( 37.036 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.728    -2.374    vga_i/clk25
    SLICE_X62Y44         FDCE                                         r  vga_i/addr2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518    -1.856 r  vga_i/addr2_reg[16]/Q
                         net (fo=87, routed)          8.253     6.397    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.146     6.543 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.115     7.658    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/enb_array[60]
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                     40.000    40.000 r  
    Y9                   IBUF                         0.000    40.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    41.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    33.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.416    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.507 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.530    37.036    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406    37.442    
                         clock uncertainty           -0.095    37.347    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    36.700    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.700    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 29.042    

Slack (MET) :             29.052ns  (required time - arrival time)
  Source:                 vga_i/addr2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wizard rise@40.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 0.642ns (6.230%)  route 9.662ns (93.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.886ns = ( 37.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.728    -2.374    vga_i/clk25
    SLICE_X62Y44         FDCE                                         r  vga_i/addr2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518    -1.856 r  vga_i/addr2_reg[16]/Q
                         net (fo=87, routed)          8.253     6.397    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.521 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           1.410     7.930    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/enb_array[52]
    RAMB36_X0Y3          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                     40.000    40.000 r  
    Y9                   IBUF                         0.000    40.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    41.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    33.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.416    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.507 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.608    37.114    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406    37.520    
                         clock uncertainty           -0.095    37.425    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.982    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.982    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                 29.052    

Slack (MET) :             29.175ns  (required time - arrival time)
  Source:                 frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wizard rise@40.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        10.406ns  (logic 0.580ns (5.574%)  route 9.826ns (94.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 37.156 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.728    -2.374    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y44         FDRE                                         r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.918 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          9.292     7.374    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/pwropt
    SLICE_X90Y17         LUT4 (Prop_lut4_I3_O)        0.124     7.498 r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_375/O
                         net (fo=1, routed)           0.534     8.032    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_242
    RAMB36_X4Y3          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                     40.000    40.000 r  
    Y9                   IBUF                         0.000    40.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    41.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    33.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.416    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.507 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         1.650    37.156    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.506    37.662    
                         clock uncertainty           -0.095    37.568    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    37.208    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                 29.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_i/addr2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wizard rise@0.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.164ns (25.937%)  route 0.468ns (74.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.582    -0.855    vga_i/clk25
    SLICE_X62Y41         FDCE                                         r  vga_i/addr2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  vga_i/addr2_reg[4]/Q
                         net (fo=105, routed)         0.468    -0.223    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.890    -1.241    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.695    -0.546    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.363    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_i/addr2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wizard rise@0.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.164ns (25.111%)  route 0.489ns (74.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.582    -0.855    vga_i/clk25
    SLICE_X62Y40         FDCE                                         r  vga_i/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  vga_i/addr2_reg[2]/Q
                         net (fo=105, routed)         0.489    -0.202    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.890    -1.241    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.695    -0.546    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.363    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_i/addr2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wizard rise@0.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.044%)  route 0.491ns (74.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.582    -0.855    vga_i/clk25
    SLICE_X62Y40         FDCE                                         r  vga_i/addr2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  vga_i/addr2_reg[1]/Q
                         net (fo=105, routed)         0.491    -0.200    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.890    -1.241    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.695    -0.546    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    -0.363    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_i/addr2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wizard rise@0.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.164ns (24.717%)  route 0.500ns (75.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.583    -0.854    vga_i/clk25
    SLICE_X62Y43         FDCE                                         r  vga_i/addr2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.690 r  vga_i/addr2_reg[13]/Q
                         net (fo=47, routed)          0.500    -0.190    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.890    -1.241    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.695    -0.546    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.363    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_i/addr2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wizard rise@0.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.164ns (24.503%)  route 0.505ns (75.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.582    -0.855    vga_i/clk25
    SLICE_X62Y41         FDCE                                         r  vga_i/addr2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  vga_i/addr2_reg[7]/Q
                         net (fo=105, routed)         0.505    -0.185    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.890    -1.241    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.695    -0.546    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.363    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_i/addr2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wizard rise@0.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.164ns (24.342%)  route 0.510ns (75.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.582    -0.855    vga_i/clk25
    SLICE_X62Y41         FDCE                                         r  vga_i/addr2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  vga_i/addr2_reg[5]/Q
                         net (fo=105, routed)         0.510    -0.181    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.890    -1.241    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.695    -0.546    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.363    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_i/addr2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wizard rise@0.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.179%)  route 0.277ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.582    -0.855    vga_i/clk25
    SLICE_X62Y40         FDCE                                         r  vga_i/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  vga_i/addr2_reg[2]/Q
                         net (fo=105, routed)         0.277    -0.414    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X3Y8          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.889    -1.242    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y8          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    -0.780    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.597    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_i/addr2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wizard rise@0.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.164ns (24.286%)  route 0.511ns (75.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.583    -0.854    vga_i/clk25
    SLICE_X62Y43         FDCE                                         r  vga_i/addr2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.690 r  vga_i/addr2_reg[12]/Q
                         net (fo=47, routed)          0.511    -0.179    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.890    -1.241    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.695    -0.546    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.363    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_i/addr2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wizard rise@0.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.164ns (24.269%)  route 0.512ns (75.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.582    -0.855    vga_i/clk25
    SLICE_X62Y40         FDCE                                         r  vga_i/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  vga_i/addr2_reg[3]/Q
                         net (fo=105, routed)         0.512    -0.179    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y11         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.889    -1.242    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.695    -0.547    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.364    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_i/addr2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wizard rise@0.000ns - clk25_clk_wizard rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.032%)  route 0.279ns (62.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.582    -0.855    vga_i/clk25
    SLICE_X62Y40         FDCE                                         r  vga_i/addr2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  vga_i/addr2_reg[1]/Q
                         net (fo=105, routed)         0.279    -0.412    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y8          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk25_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout2_buf/O
                         net (fo=174, routed)         0.889    -1.242    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y8          RAMB36E1                                     r  frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    -0.780    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    -0.597    frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y9      frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y21     frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y8      frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y10     frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y5      frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y9      frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y6      frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y6      frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y5      frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y7      frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y40     vga_i/VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y41     vga_i/VGA_B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y41     vga_i/VGA_B_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y39     vga_i/VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     vga_i/VGA_G_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     vga_i/VGA_R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y39     vga_i/VGA_R_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     vga_i/addr2_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     vga_i/addr2_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y43     vga_i/addr2_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y40     vga_i/VGA_B_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X90Y34     frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_295_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X92Y72     frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_302_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y42     frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y41     frame_buffer_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y40     vga_i/VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y41     vga_i/VGA_B_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y41     vga_i/VGA_B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y41     vga_i/VGA_B_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y41     vga_i/VGA_B_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wizard
  To Clock:  clk50_clk_wizard

Setup :            0  Failing Endpoints,  Worst Slack       15.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wizard rise@20.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.058ns (23.773%)  route 3.392ns (76.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 17.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.701    -2.401    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDPE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.945 f  ov_controller_i/ov_i2c_i/cnt_reg[0]/Q
                         net (fo=8, routed)           1.031    -0.914    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.152    -0.762 f  ov_controller_i/ov_i2c_i/busy[31]_i_5/O
                         net (fo=2, routed)           0.455    -0.307    ov_controller_i/ov_i2c_i/busy[31]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     0.019 r  ov_controller_i/ov_i2c_i/busy[31]_i_4/O
                         net (fo=2, routed)           0.593     0.613    ov_controller_i/ov_i2c_i/busy[31]_i_4_n_0
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  ov_controller_i/ov_i2c_i/busy[31]_i_1/O
                         net (fo=63, routed)          1.313     2.049    ov_controller_i/ov_i2c_i/busy0
    SLICE_X33Y110        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    21.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    13.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    15.415    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.506 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.654    17.161    ov_controller_i/ov_i2c_i/CLK
    SLICE_X33Y110        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[11]/C
                         clock pessimism              0.406    17.566    
                         clock uncertainty           -0.084    17.482    
    SLICE_X33Y110        FDPE (Setup_fdpe_C_CE)      -0.205    17.277    ov_controller_i/ov_i2c_i/data_reg[11]
  -------------------------------------------------------------------
                         required time                         17.277    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wizard rise@20.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.058ns (23.773%)  route 3.392ns (76.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 17.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.701    -2.401    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDPE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.945 f  ov_controller_i/ov_i2c_i/cnt_reg[0]/Q
                         net (fo=8, routed)           1.031    -0.914    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.152    -0.762 f  ov_controller_i/ov_i2c_i/busy[31]_i_5/O
                         net (fo=2, routed)           0.455    -0.307    ov_controller_i/ov_i2c_i/busy[31]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     0.019 r  ov_controller_i/ov_i2c_i/busy[31]_i_4/O
                         net (fo=2, routed)           0.593     0.613    ov_controller_i/ov_i2c_i/busy[31]_i_4_n_0
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  ov_controller_i/ov_i2c_i/busy[31]_i_1/O
                         net (fo=63, routed)          1.313     2.049    ov_controller_i/ov_i2c_i/busy0
    SLICE_X33Y110        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    21.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    13.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    15.415    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.506 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.654    17.161    ov_controller_i/ov_i2c_i/CLK
    SLICE_X33Y110        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[1]/C
                         clock pessimism              0.406    17.566    
                         clock uncertainty           -0.084    17.482    
    SLICE_X33Y110        FDPE (Setup_fdpe_C_CE)      -0.205    17.277    ov_controller_i/ov_i2c_i/data_reg[1]
  -------------------------------------------------------------------
                         required time                         17.277    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wizard rise@20.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.058ns (23.773%)  route 3.392ns (76.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 17.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.701    -2.401    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDPE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.945 f  ov_controller_i/ov_i2c_i/cnt_reg[0]/Q
                         net (fo=8, routed)           1.031    -0.914    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.152    -0.762 f  ov_controller_i/ov_i2c_i/busy[31]_i_5/O
                         net (fo=2, routed)           0.455    -0.307    ov_controller_i/ov_i2c_i/busy[31]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     0.019 r  ov_controller_i/ov_i2c_i/busy[31]_i_4/O
                         net (fo=2, routed)           0.593     0.613    ov_controller_i/ov_i2c_i/busy[31]_i_4_n_0
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  ov_controller_i/ov_i2c_i/busy[31]_i_1/O
                         net (fo=63, routed)          1.313     2.049    ov_controller_i/ov_i2c_i/busy0
    SLICE_X33Y110        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    21.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    13.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    15.415    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.506 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.654    17.161    ov_controller_i/ov_i2c_i/CLK
    SLICE_X33Y110        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[2]/C
                         clock pessimism              0.406    17.566    
                         clock uncertainty           -0.084    17.482    
    SLICE_X33Y110        FDPE (Setup_fdpe_C_CE)      -0.205    17.277    ov_controller_i/ov_i2c_i/data_reg[2]
  -------------------------------------------------------------------
                         required time                         17.277    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.312ns  (required time - arrival time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wizard rise@20.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.058ns (24.040%)  route 3.343ns (75.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 17.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.701    -2.401    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDPE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.945 f  ov_controller_i/ov_i2c_i/cnt_reg[0]/Q
                         net (fo=8, routed)           1.031    -0.914    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.152    -0.762 f  ov_controller_i/ov_i2c_i/busy[31]_i_5/O
                         net (fo=2, routed)           0.455    -0.307    ov_controller_i/ov_i2c_i/busy[31]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     0.019 r  ov_controller_i/ov_i2c_i/busy[31]_i_4/O
                         net (fo=2, routed)           0.593     0.613    ov_controller_i/ov_i2c_i/busy[31]_i_4_n_0
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  ov_controller_i/ov_i2c_i/busy[31]_i_1/O
                         net (fo=63, routed)          1.263     2.000    ov_controller_i/ov_i2c_i/busy0
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    21.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    13.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    15.415    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.506 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.653    17.160    ov_controller_i/ov_i2c_i/CLK
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[10]/C
                         clock pessimism              0.406    17.565    
                         clock uncertainty           -0.084    17.481    
    SLICE_X32Y111        FDPE (Setup_fdpe_C_CE)      -0.169    17.312    ov_controller_i/ov_i2c_i/data_reg[10]
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                 15.312    

Slack (MET) :             15.312ns  (required time - arrival time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wizard rise@20.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.058ns (24.040%)  route 3.343ns (75.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 17.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.701    -2.401    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDPE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.945 f  ov_controller_i/ov_i2c_i/cnt_reg[0]/Q
                         net (fo=8, routed)           1.031    -0.914    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.152    -0.762 f  ov_controller_i/ov_i2c_i/busy[31]_i_5/O
                         net (fo=2, routed)           0.455    -0.307    ov_controller_i/ov_i2c_i/busy[31]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     0.019 r  ov_controller_i/ov_i2c_i/busy[31]_i_4/O
                         net (fo=2, routed)           0.593     0.613    ov_controller_i/ov_i2c_i/busy[31]_i_4_n_0
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  ov_controller_i/ov_i2c_i/busy[31]_i_1/O
                         net (fo=63, routed)          1.263     2.000    ov_controller_i/ov_i2c_i/busy0
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    21.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    13.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    15.415    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.506 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.653    17.160    ov_controller_i/ov_i2c_i/CLK
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[16]/C
                         clock pessimism              0.406    17.565    
                         clock uncertainty           -0.084    17.481    
    SLICE_X32Y111        FDPE (Setup_fdpe_C_CE)      -0.169    17.312    ov_controller_i/ov_i2c_i/data_reg[16]
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                 15.312    

Slack (MET) :             15.312ns  (required time - arrival time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[17]/CE
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wizard rise@20.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.058ns (24.040%)  route 3.343ns (75.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 17.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.701    -2.401    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDPE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.945 f  ov_controller_i/ov_i2c_i/cnt_reg[0]/Q
                         net (fo=8, routed)           1.031    -0.914    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.152    -0.762 f  ov_controller_i/ov_i2c_i/busy[31]_i_5/O
                         net (fo=2, routed)           0.455    -0.307    ov_controller_i/ov_i2c_i/busy[31]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     0.019 r  ov_controller_i/ov_i2c_i/busy[31]_i_4/O
                         net (fo=2, routed)           0.593     0.613    ov_controller_i/ov_i2c_i/busy[31]_i_4_n_0
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  ov_controller_i/ov_i2c_i/busy[31]_i_1/O
                         net (fo=63, routed)          1.263     2.000    ov_controller_i/ov_i2c_i/busy0
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    21.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    13.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    15.415    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.506 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.653    17.160    ov_controller_i/ov_i2c_i/CLK
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[17]/C
                         clock pessimism              0.406    17.565    
                         clock uncertainty           -0.084    17.481    
    SLICE_X32Y111        FDPE (Setup_fdpe_C_CE)      -0.169    17.312    ov_controller_i/ov_i2c_i/data_reg[17]
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                 15.312    

Slack (MET) :             15.312ns  (required time - arrival time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[18]/CE
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wizard rise@20.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.058ns (24.040%)  route 3.343ns (75.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 17.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.701    -2.401    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDPE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.945 f  ov_controller_i/ov_i2c_i/cnt_reg[0]/Q
                         net (fo=8, routed)           1.031    -0.914    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.152    -0.762 f  ov_controller_i/ov_i2c_i/busy[31]_i_5/O
                         net (fo=2, routed)           0.455    -0.307    ov_controller_i/ov_i2c_i/busy[31]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     0.019 r  ov_controller_i/ov_i2c_i/busy[31]_i_4/O
                         net (fo=2, routed)           0.593     0.613    ov_controller_i/ov_i2c_i/busy[31]_i_4_n_0
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  ov_controller_i/ov_i2c_i/busy[31]_i_1/O
                         net (fo=63, routed)          1.263     2.000    ov_controller_i/ov_i2c_i/busy0
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    21.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    13.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    15.415    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.506 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.653    17.160    ov_controller_i/ov_i2c_i/CLK
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[18]/C
                         clock pessimism              0.406    17.565    
                         clock uncertainty           -0.084    17.481    
    SLICE_X32Y111        FDPE (Setup_fdpe_C_CE)      -0.169    17.312    ov_controller_i/ov_i2c_i/data_reg[18]
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                 15.312    

Slack (MET) :             15.312ns  (required time - arrival time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[19]/CE
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wizard rise@20.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.058ns (24.040%)  route 3.343ns (75.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 17.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.701    -2.401    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDPE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.945 f  ov_controller_i/ov_i2c_i/cnt_reg[0]/Q
                         net (fo=8, routed)           1.031    -0.914    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.152    -0.762 f  ov_controller_i/ov_i2c_i/busy[31]_i_5/O
                         net (fo=2, routed)           0.455    -0.307    ov_controller_i/ov_i2c_i/busy[31]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     0.019 r  ov_controller_i/ov_i2c_i/busy[31]_i_4/O
                         net (fo=2, routed)           0.593     0.613    ov_controller_i/ov_i2c_i/busy[31]_i_4_n_0
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  ov_controller_i/ov_i2c_i/busy[31]_i_1/O
                         net (fo=63, routed)          1.263     2.000    ov_controller_i/ov_i2c_i/busy0
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    21.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    13.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    15.415    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.506 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.653    17.160    ov_controller_i/ov_i2c_i/CLK
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[19]/C
                         clock pessimism              0.406    17.565    
                         clock uncertainty           -0.084    17.481    
    SLICE_X32Y111        FDPE (Setup_fdpe_C_CE)      -0.169    17.312    ov_controller_i/ov_i2c_i/data_reg[19]
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                 15.312    

Slack (MET) :             15.312ns  (required time - arrival time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wizard rise@20.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.058ns (24.040%)  route 3.343ns (75.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 17.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.701    -2.401    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDPE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.945 f  ov_controller_i/ov_i2c_i/cnt_reg[0]/Q
                         net (fo=8, routed)           1.031    -0.914    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.152    -0.762 f  ov_controller_i/ov_i2c_i/busy[31]_i_5/O
                         net (fo=2, routed)           0.455    -0.307    ov_controller_i/ov_i2c_i/busy[31]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     0.019 r  ov_controller_i/ov_i2c_i/busy[31]_i_4/O
                         net (fo=2, routed)           0.593     0.613    ov_controller_i/ov_i2c_i/busy[31]_i_4_n_0
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  ov_controller_i/ov_i2c_i/busy[31]_i_1/O
                         net (fo=63, routed)          1.263     2.000    ov_controller_i/ov_i2c_i/busy0
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    21.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    13.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    15.415    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.506 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.653    17.160    ov_controller_i/ov_i2c_i/CLK
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[7]/C
                         clock pessimism              0.406    17.565    
                         clock uncertainty           -0.084    17.481    
    SLICE_X32Y111        FDPE (Setup_fdpe_C_CE)      -0.169    17.312    ov_controller_i/ov_i2c_i/data_reg[7]
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                 15.312    

Slack (MET) :             15.312ns  (required time - arrival time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wizard rise@20.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.058ns (24.040%)  route 3.343ns (75.960%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.840ns = ( 17.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.285     1.285    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.701    -2.401    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDPE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDPE (Prop_fdpe_C_Q)         0.456    -1.945 f  ov_controller_i/ov_i2c_i/cnt_reg[0]/Q
                         net (fo=8, routed)           1.031    -0.914    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[0]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.152    -0.762 f  ov_controller_i/ov_i2c_i/busy[31]_i_5/O
                         net (fo=2, routed)           0.455    -0.307    ov_controller_i/ov_i2c_i/busy[31]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I1_O)        0.326     0.019 r  ov_controller_i/ov_i2c_i/busy[31]_i_4/O
                         net (fo=2, routed)           0.593     0.613    ov_controller_i/ov_i2c_i/busy[31]_i_4_n_0
    SLICE_X28Y93         LUT5 (Prop_lut5_I4_O)        0.124     0.737 r  ov_controller_i/ov_i2c_i/busy[31]_i_1/O
                         net (fo=63, routed)          1.263     2.000    ov_controller_i/ov_i2c_i/busy0
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                     20.000    20.000 r  
    Y9                   IBUF                         0.000    20.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          1.162    21.162    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    13.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    15.415    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.506 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          1.653    17.160    ov_controller_i/ov_i2c_i/CLK
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[8]/C
                         clock pessimism              0.406    17.565    
                         clock uncertainty           -0.084    17.481    
    SLICE_X32Y111        FDPE (Setup_fdpe_C_CE)      -0.169    17.312    ov_controller_i/ov_i2c_i/data_reg[8]
  -------------------------------------------------------------------
                         required time                         17.312    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                 15.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_i2c_i/data_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wizard rise@0.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.220ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.640    -0.796    ov_controller_i/ov_i2c_i/CLK
    SLICE_X33Y110        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDPE (Prop_fdpe_C_Q)         0.141    -0.655 r  ov_controller_i/ov_i2c_i/data_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.568    ov_controller_i/ov_i2c_i/data_reg_n_0_[11]
    SLICE_X32Y110        LUT3 (Prop_lut3_I0_O)        0.045    -0.523 r  ov_controller_i/ov_i2c_i/data[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.523    ov_controller_i/ov_i2c_i/data[12]_i_1_n_0
    SLICE_X32Y110        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.911    -1.220    ov_controller_i/ov_i2c_i/CLK
    SLICE_X32Y110        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[12]/C
                         clock pessimism              0.437    -0.783    
    SLICE_X32Y110        FDPE (Hold_fdpe_C_D)         0.120    -0.663    ov_controller_i/ov_i2c_i/data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_i2c_i/tx_ed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_390_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wizard rise@0.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.859%)  route 0.398ns (68.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.579    -0.858    ov_controller_i/ov_i2c_i/CLK
    SLICE_X28Y99         FDRE                                         r  ov_controller_i/ov_i2c_i/tx_ed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  ov_controller_i/ov_i2c_i/tx_ed_reg/Q
                         net (fo=4, routed)           0.161    -0.556    ov_controller_i/ov_registers_i/tx_ed
    SLICE_X30Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.511 r  ov_controller_i/ov_registers_i/cmd_reg_i_1/O
                         net (fo=2, routed)           0.237    -0.274    ov_controller_i/ov_registers_i/cmd_reg_i_1_n_0
    SLICE_X30Y103        FDCE                                         r  ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_390_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.932    -1.199    ov_controller_i/ov_registers_i/CLK
    SLICE_X30Y103        FDCE                                         r  ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_390_cooolDelFlop/C
                         clock pessimism              0.690    -0.509    
    SLICE_X30Y103        FDCE (Hold_fdce_C_D)         0.052    -0.457    ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_390_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_i2c_i/tx_ed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_registers_i/fin_reg/D
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wizard rise@0.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.579    -0.858    ov_controller_i/ov_i2c_i/CLK
    SLICE_X28Y99         FDRE                                         r  ov_controller_i/ov_i2c_i/tx_ed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  ov_controller_i/ov_i2c_i/tx_ed_reg/Q
                         net (fo=4, routed)           0.109    -0.608    ov_controller_i/ov_registers_i/tx_ed
    SLICE_X29Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.563 r  ov_controller_i/ov_registers_i/fin_i_1/O
                         net (fo=1, routed)           0.000    -0.563    ov_controller_i/ov_registers_i/fin_i_1_n_0
    SLICE_X29Y99         FDCE                                         r  ov_controller_i/ov_registers_i/fin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.847    -1.284    ov_controller_i/ov_registers_i/CLK
    SLICE_X29Y99         FDCE                                         r  ov_controller_i/ov_registers_i/fin_reg/C
                         clock pessimism              0.439    -0.845    
    SLICE_X29Y99         FDCE (Hold_fdce_C_D)         0.091    -0.754    ov_controller_i/ov_registers_i/fin_reg
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_registers_i/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wizard rise@0.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.621%)  route 0.305ns (68.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.641    -0.795    ov_controller_i/ov_registers_i/CLK
    SLICE_X33Y109        FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.654 r  ov_controller_i/ov_registers_i/cnt_reg[4]/Q
                         net (fo=6, routed)           0.305    -0.349    ov_controller_i/ov_registers_i/cnt_reg[4]
    RAMB18_X2Y44         RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.950    -1.181    ov_controller_i/ov_registers_i/CLK
    RAMB18_X2Y44         RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/CLKARDCLK
                         clock pessimism              0.440    -0.741    
    RAMB18_X2Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.558    ov_controller_i/ov_registers_i/cmd_reg
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_i2c_i/data_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/data_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wizard rise@0.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.220ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.640    -0.796    ov_controller_i/ov_i2c_i/CLK
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDPE (Prop_fdpe_C_Q)         0.148    -0.648 r  ov_controller_i/ov_i2c_i/data_reg[17]/Q
                         net (fo=1, routed)           0.093    -0.556    ov_controller_i/ov_i2c_i/data_reg_n_0_[17]
    SLICE_X32Y111        LUT3 (Prop_lut3_I0_O)        0.099    -0.457 r  ov_controller_i/ov_i2c_i/data[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.457    ov_controller_i/ov_i2c_i/data[18]_i_1_n_0
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.911    -1.220    ov_controller_i/ov_i2c_i/CLK
    SLICE_X32Y111        FDPE                                         r  ov_controller_i/ov_i2c_i/data_reg[18]/C
                         clock pessimism              0.424    -0.796    
    SLICE_X32Y111        FDPE (Hold_fdpe_C_D)         0.121    -0.675    ov_controller_i/ov_i2c_i/data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_registers_i/fin_reg/C
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_389_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wizard rise@0.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.189ns (33.349%)  route 0.378ns (66.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.579    -0.858    ov_controller_i/ov_registers_i/CLK
    SLICE_X29Y99         FDCE                                         r  ov_controller_i/ov_registers_i/fin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.717 f  ov_controller_i/ov_registers_i/fin_reg/Q
                         net (fo=37, routed)          0.147    -0.570    ov_controller_i/ov_i2c_i/fin
    SLICE_X28Y99         LUT2 (Prop_lut2_I1_O)        0.048    -0.522 r  ov_controller_i/ov_i2c_i/cnt[7]_i_1__0/O
                         net (fo=9, routed)           0.231    -0.291    ov_controller_i/ov_registers_i/E[0]
    SLICE_X30Y103        FDCE                                         r  ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_389_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.932    -1.199    ov_controller_i/ov_registers_i/CLK
    SLICE_X30Y103        FDCE                                         r  ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_389_cooolDelFlop/C
                         clock pessimism              0.690    -0.509    
    SLICE_X30Y103        FDCE (Hold_fdce_C_D)        -0.003    -0.512    ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_389_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_i2c_i/busy_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/busy_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wizard rise@0.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.575    -0.862    ov_controller_i/ov_i2c_i/CLK
    SLICE_X27Y93         FDCE                                         r  ov_controller_i/ov_i2c_i/busy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.721 r  ov_controller_i/ov_i2c_i/busy_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.565    ov_controller_i/ov_i2c_i/busy_reg_n_0_[12]
    SLICE_X27Y93         LUT3 (Prop_lut3_I1_O)        0.042    -0.523 r  ov_controller_i/ov_i2c_i/busy[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.523    ov_controller_i/ov_i2c_i/p_1_in[13]
    SLICE_X27Y93         FDCE                                         r  ov_controller_i/ov_i2c_i/busy_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.845    -1.286    ov_controller_i/ov_i2c_i/CLK
    SLICE_X27Y93         FDCE                                         r  ov_controller_i/ov_i2c_i/busy_reg[13]/C
                         clock pessimism              0.424    -0.862    
    SLICE_X27Y93         FDCE (Hold_fdce_C_D)         0.107    -0.755    ov_controller_i/ov_i2c_i/busy_reg[13]
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_i2c_i/busy_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/busy_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wizard rise@0.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.578    -0.859    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y94         FDCE                                         r  ov_controller_i/ov_i2c_i/busy_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.718 r  ov_controller_i/ov_i2c_i/busy_reg[24]/Q
                         net (fo=1, routed)           0.156    -0.562    ov_controller_i/ov_i2c_i/busy_reg_n_0_[24]
    SLICE_X29Y94         LUT3 (Prop_lut3_I1_O)        0.042    -0.520 r  ov_controller_i/ov_i2c_i/busy[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.520    ov_controller_i/ov_i2c_i/p_1_in[25]
    SLICE_X29Y94         FDCE                                         r  ov_controller_i/ov_i2c_i/busy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.846    -1.285    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y94         FDCE                                         r  ov_controller_i/ov_i2c_i/busy_reg[25]/C
                         clock pessimism              0.426    -0.859    
    SLICE_X29Y94         FDCE (Hold_fdce_C_D)         0.107    -0.752    ov_controller_i/ov_i2c_i/busy_reg[25]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_i2c_i/busy_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/busy_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wizard rise@0.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.578    -0.859    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y94         FDCE                                         r  ov_controller_i/ov_i2c_i/busy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.718 r  ov_controller_i/ov_i2c_i/busy_reg[6]/Q
                         net (fo=1, routed)           0.158    -0.560    ov_controller_i/ov_i2c_i/busy_reg_n_0_[6]
    SLICE_X29Y94         LUT3 (Prop_lut3_I1_O)        0.042    -0.518 r  ov_controller_i/ov_i2c_i/busy[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.518    ov_controller_i/ov_i2c_i/p_1_in[7]
    SLICE_X29Y94         FDCE                                         r  ov_controller_i/ov_i2c_i/busy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.846    -1.285    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y94         FDCE                                         r  ov_controller_i/ov_i2c_i/busy_reg[7]/C
                         clock pessimism              0.426    -0.859    
    SLICE_X29Y94         FDCE (Hold_fdce_C_D)         0.107    -0.752    ov_controller_i/ov_i2c_i/busy_reg[7]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_i2c_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov_controller_i/ov_i2c_i/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk50_clk_wizard  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wizard rise@0.000ns - clk50_clk_wizard rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.797%)  route 0.141ns (43.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.577    -0.860    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDCE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  ov_controller_i/ov_i2c_i/cnt_reg[5]/Q
                         net (fo=4, routed)           0.141    -0.577    ov_controller_i/ov_i2c_i/cnt_reg_n_0_[5]
    SLICE_X29Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.532 r  ov_controller_i/ov_i2c_i/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.532    ov_controller_i/ov_i2c_i/p_0_in__0[5]
    SLICE_X29Y92         FDCE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wizard rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  CLK100_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    clk_wizard_i/inst/CLK100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    clk_wizard_i/inst/clk50_clk_wizard
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_wizard_i/inst/clkout1_buf/O
                         net (fo=85, routed)          0.845    -1.286    ov_controller_i/ov_i2c_i/CLK
    SLICE_X29Y92         FDCE                                         r  ov_controller_i/ov_i2c_i/cnt_reg[5]/C
                         clock pessimism              0.426    -0.860    
    SLICE_X29Y92         FDCE (Hold_fdce_C_D)         0.092    -0.768    ov_controller_i/ov_i2c_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_clk_wizard
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y44     ov_controller_i/ov_registers_i/cmd_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    clk_wizard_i/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y109    ov_controller_i/ov_registers_i/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y109    ov_controller_i/ov_registers_i/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y109    ov_controller_i/ov_registers_i/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y109    ov_controller_i/ov_registers_i/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y109    ov_controller_i/ov_registers_i/cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y109    ov_controller_i/ov_registers_i/cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y109    ov_controller_i/ov_registers_i/cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y99     ov_controller_i/ov_registers_i/fin_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y103    ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_389_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y103    ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_390_cooolDelFlop/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X28Y93     ov_controller_i/ov_i2c_i/OV_SIOC_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y93     ov_controller_i/ov_i2c_i/busy_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y94     ov_controller_i/ov_i2c_i/busy_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y94     ov_controller_i/ov_i2c_i/busy_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y93     ov_controller_i/ov_i2c_i/busy_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y93     ov_controller_i/ov_i2c_i/busy_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y94     ov_controller_i/ov_i2c_i/busy_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y103    ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_389_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y103    ov_controller_i/ov_registers_i/ov_controller_i/ov_registers_i/cmd_reg_cooolgate_en_gate_390_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y94     ov_controller_i/ov_i2c_i/busy_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y94     ov_controller_i/ov_i2c_i/busy_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y93     ov_controller_i/ov_i2c_i/busy_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y93     ov_controller_i/ov_i2c_i/busy_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y94     ov_controller_i/ov_i2c_i/busy_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y94     ov_controller_i/ov_i2c_i/busy_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y94     ov_controller_i/ov_i2c_i/busy_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y94     ov_controller_i/ov_i2c_i/busy_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wizard
  To Clock:  clkfbout_clk_wizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wizard
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_wizard_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wizard_i/inst/mmcm_adv_inst/CLKFBOUT



