TableT0.v,verilog,xil_defaultlib,../../../../assignment4.gen/sources_1/ip/TableT0/sim/TableT0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
