Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Tue Apr  9 20:08:36 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_timing -max_paths 10 -file ./report/LinearContrastStretching_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_153
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_143
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_142
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_141
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_140
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_139
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_138
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_137
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_136
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_135
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    




