// Seed: 3248167836
module module_0 ();
  assign id_1 = id_1;
  reg id_2;
  always
    if (1 - id_1) id_2 <= 1'd0;
    else id_1 <= 1;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input uwire id_2,
    input tri id_3,
    output tri id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    output tri0 id_13,
    output supply1 id_14
);
  always @(posedge 1) $display(1, 1);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
