#add_file options
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/dualram_512x8.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_package.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_dualram_512x8_clka_rd_clkb_wr.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_cons_bytes_processor.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_cons_outcome.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_consumption.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_rx_deglitcher.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_incr_counter.vhd"
add_file -vhdl "C:/ohr/cern-FIP/trunk/hdl/design/wf_rx_osc.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_decr_counter.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_crc.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_rx_deserializer.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_fd_receiver.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_prod_bytes_retriever.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_status_bytes_gen.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_prod_permit.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_production.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_tx_osc.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_tx_serializer.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_fd_transmitter.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_model_constr_decoder.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_wb_controller.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_reset_unit.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_jtag_controller.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_prod_data_lgth_calc.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/wf_engine_control.vhd"
add_file -vhdl "C:/ohr/cern-fip/trunk/hdl/design/nanofip.vhd"
set_option -top_module work.nanofip

#device options
set_option -technology ProASIC3
set_option -part A3P400



#project files

#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -num_startend_points 5
set_option -enable_nfilter 0

#pr_1 attributes
set_option -job pr_1 -add par
set_option -job pr_1 -option run_backannotation 0

set_option -package PQFP208
set_option -speed_grade Std
#compilation/mapping options
set_option -use_fsm_explorer 0
# mapper_options
set_option -frequency 40.000000
set_option -write_verilog 0
set_option -write_vhdl 0

# Actel 500K
set_option -run_prop_extract 1
set_option -maxfan 40
set_option -maxfan_hard3 0
set_option -retiming 1
set_option -report_path 0
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0
# Actel 500K
set_option -globalthreshold 50

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# timing_analyst_options
set_option -reporting_filter {-from {prod_cons_byte_index_o(7)} -to {byte_o(3)}}
set_option -reporting_filename nanofip_syn.ta
set_option -reporting_output_srm 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last

#design plan options
set_option -nfilter_user_path ""
impl -active "synthesis"
project -result_file "C:/ohr/cern-fip/trunk/hdl/cad/libero/NanoFip/synthesis/nanofip.edn"
