# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../cpu_tengf.srcs/sources_1/imports/src/core" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_control.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_opb_mux.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_branch_unit.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_control.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_cpu.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_data_mem.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_imm_gen.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_decoder.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_mem.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_pc_reg.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_rd_data_mux.v" \
"../../../../cpu_tengf.srcs/sources_1/imports/src/core/rv32i_reg_file.v" \
"../../../../cpu_tengf.srcs/sim_1/new/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
