#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Sep 11 19:47:15 2024
# Process ID: 10196
# Current directory: D:/Vivado_Labs/OExp00_muxctrl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15216 D:\Vivado_Labs\OExp00_muxctrl\OExp00_muxctrl.xpr
# Log file: D:/Vivado_Labs/OExp00_muxctrl/vivado.log
# Journal file: D:/Vivado_Labs/OExp00_muxctrl\vivado.jou
# Running On: Lee, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/OExp00_muxctrl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/apps/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1535.316 ; gain = 348.395
update_compile_order -fileset sources_1
create_ip -name Constant_5b0 -vendor xilinx.com -library user -version 1.0 -module_name Constant_5b0_0
generate_target {instantiation_template} [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_5b0_0/Constant_5b0_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Constant_5b0_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_5b0_0/Constant_5b0_0.xci]
generate_target all [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_5b0_0/Constant_5b0_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Constant_5b0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Constant_5b0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Constant_5b0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'Constant_5b0_0'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_5b0_0/Constant_5b0_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_5b0_0/Constant_5b0_0.xci] -directory D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Constant_5b1 -vendor xilinx.com -library user -version 1.0 -module_name Constant_5b1_0
generate_target {instantiation_template} [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_5b1_0/Constant_5b1_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Constant_5b1_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_5b1_0/Constant_5b1_0.xci]
generate_target all [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_5b1_0/Constant_5b1_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Constant_5b1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Constant_5b1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Constant_5b1_0'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_5b1_0/Constant_5b1_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_5b1_0/Constant_5b1_0.xci] -directory D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Constant_8b1 -vendor xilinx.com -library user -version 1.0 -module_name Constant_8b1_0
generate_target {instantiation_template} [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_8b1_0/Constant_8b1_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Constant_8b1_0'...
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_8b1_0/Constant_8b1_0.xci]
generate_target all [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_8b1_0/Constant_8b1_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Constant_8b1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Constant_8b1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Constant_8b1_0'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_8b1_0/Constant_8b1_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_8b1_0/Constant_8b1_0.xci] -directory D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name Constant_1b1 -vendor xilinx.com -library user -version 1.0 -module_name Constant_1b1_0
generate_target {instantiation_template} [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_1b1_0/Constant_1b1_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Constant_1b1_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_1b1_0/Constant_1b1_0.xci]
generate_target all [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_1b1_0/Constant_1b1_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Constant_1b1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Constant_1b1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Constant_1b1_0'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_1b1_0/Constant_1b1_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Constant_1b1_0/Constant_1b1_0.xci] -directory D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Concat -vendor xilinx.com -library user -version 1.0 -module_name Concat_0
generate_target {instantiation_template} [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Concat_0/Concat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Concat_0'...
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Concat_0/Concat_0.xci]
generate_target all [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Concat_0/Concat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Concat_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Concat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Concat_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'Concat_0'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Concat_0/Concat_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Concat_0/Concat_0.xci] -directory D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name Concat -vendor xilinx.com -library user -version 1.0 -module_name Concat_1
generate_target {instantiation_template} [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Concat_1/Concat_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Concat_1'...
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Concat_1/Concat_1.xci]
generate_target all [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Concat_1/Concat_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Concat_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Concat_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Concat_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'Concat_1'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Concat_1/Concat_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Concat_1/Concat_1.xci] -directory D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/OExp00_muxctrl'.
create_ip -name Slice_5T4 -vendor xilinx.com -library user -version 1.0 -module_name Slice_5T4_0
generate_target {instantiation_template} [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_5T4_0/Slice_5T4_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Slice_5T4_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_5T4_0/Slice_5T4_0.xci]
generate_target all [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_5T4_0/Slice_5T4_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Slice_5T4_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Slice_5T4_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Slice_5T4_0'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_5T4_0/Slice_5T4_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_5T4_0/Slice_5T4_0.xci] -directory D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Slice_8T5 -vendor xilinx.com -library user -version 1.0 -module_name Slice_8T5_0
generate_target {instantiation_template} [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_8T5_0/Slice_8T5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Slice_8T5_0'...
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_8T5_0/Slice_8T5_0.xci]
generate_target all [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_8T5_0/Slice_8T5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Slice_8T5_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Slice_8T5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Slice_8T5_0'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_8T5_0/Slice_8T5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_8T5_0/Slice_8T5_0.xci] -directory D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name Slice_5T4 -vendor xilinx.com -library user -version 1.0 -module_name Slice_5T4_1
generate_target {instantiation_template} [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_5T4_1/Slice_5T4_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Slice_5T4_1'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_5T4_1/Slice_5T4_1.xci]
generate_target all [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_5T4_1/Slice_5T4_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Slice_5T4_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Slice_5T4_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Slice_5T4_1'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_5T4_1/Slice_5T4_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_5T4_1/Slice_5T4_1.xci] -directory D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name Slice_8T5 -vendor xilinx.com -library user -version 1.0 -module_name Slice_8T5_1
generate_target {instantiation_template} [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_8T5_1/Slice_8T5_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Slice_8T5_1'...
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_8T5_1/Slice_8T5_1.xci]
generate_target all [get_files  d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_8T5_1/Slice_8T5_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Slice_8T5_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Slice_8T5_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Slice_8T5_1'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_8T5_1/Slice_8T5_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/sources_1/ip/Slice_8T5_1/Slice_8T5_1.xci] -directory D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/constrs_1
file mkdir D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/constrs_1/new
close [ open D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/constrs_1/new/muxctrl.xdc w ]
add_files -fileset constrs_1 D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.srcs/constrs_1/new/muxctrl.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 11 21:44:32 2024] Launched synth_1...
Run output will be captured here: D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.runs/synth_1/runme.log
[Wed Sep 11 21:44:32 2024] Launched impl_1...
Run output will be captured here: D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.809 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2112.695 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.141 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2700.141 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2700.141 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.141 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2700.141 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2700.141 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2700.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2850.145 ; gain = 1191.098
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2884.621 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18178A
set_property PROGRAM.FILE {D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.runs/impl_1/OExp00_muxctrl.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado_Labs/OExp00_muxctrl/OExp00_muxctrl.runs/impl_1/OExp00_muxctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 22:46:09 2024...
