#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x177bbb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x177bd40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1773950 .functor NOT 1, L_0x17ac570, C4<0>, C4<0>, C4<0>;
L_0x17ac300 .functor XOR 1, L_0x17ac1a0, L_0x17ac260, C4<0>, C4<0>;
L_0x17ac460 .functor XOR 1, L_0x17ac300, L_0x17ac3c0, C4<0>, C4<0>;
v0x17a9940_0 .net *"_ivl_10", 0 0, L_0x17ac3c0;  1 drivers
v0x17a9a40_0 .net *"_ivl_12", 0 0, L_0x17ac460;  1 drivers
v0x17a9b20_0 .net *"_ivl_2", 0 0, L_0x17ac100;  1 drivers
v0x17a9be0_0 .net *"_ivl_4", 0 0, L_0x17ac1a0;  1 drivers
v0x17a9cc0_0 .net *"_ivl_6", 0 0, L_0x17ac260;  1 drivers
v0x17a9df0_0 .net *"_ivl_8", 0 0, L_0x17ac300;  1 drivers
v0x17a9ed0_0 .net "a", 0 0, v0x17a7dd0_0;  1 drivers
v0x17a9f70_0 .net "b", 0 0, v0x17a7e70_0;  1 drivers
v0x17aa010_0 .net "c", 0 0, v0x17a7f10_0;  1 drivers
v0x17aa0b0_0 .var "clk", 0 0;
v0x17aa150_0 .net "d", 0 0, v0x17a8080_0;  1 drivers
v0x17aa1f0_0 .net "out_dut", 0 0, L_0x17abfa0;  1 drivers
v0x17aa290_0 .net "out_ref", 0 0, L_0x17ab260;  1 drivers
v0x17aa330_0 .var/2u "stats1", 159 0;
v0x17aa3d0_0 .var/2u "strobe", 0 0;
v0x17aa470_0 .net "tb_match", 0 0, L_0x17ac570;  1 drivers
v0x17aa530_0 .net "tb_mismatch", 0 0, L_0x1773950;  1 drivers
v0x17aa700_0 .net "wavedrom_enable", 0 0, v0x17a8170_0;  1 drivers
v0x17aa7a0_0 .net "wavedrom_title", 511 0, v0x17a8210_0;  1 drivers
L_0x17ac100 .concat [ 1 0 0 0], L_0x17ab260;
L_0x17ac1a0 .concat [ 1 0 0 0], L_0x17ab260;
L_0x17ac260 .concat [ 1 0 0 0], L_0x17abfa0;
L_0x17ac3c0 .concat [ 1 0 0 0], L_0x17ab260;
L_0x17ac570 .cmp/eeq 1, L_0x17ac100, L_0x17ac460;
S_0x177bed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x177bd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x177c650 .functor NOT 1, v0x17a7f10_0, C4<0>, C4<0>, C4<0>;
L_0x1774ff0 .functor NOT 1, v0x17a7e70_0, C4<0>, C4<0>, C4<0>;
L_0x17aa9b0 .functor AND 1, L_0x177c650, L_0x1774ff0, C4<1>, C4<1>;
L_0x17aaa50 .functor NOT 1, v0x17a8080_0, C4<0>, C4<0>, C4<0>;
L_0x17aab80 .functor NOT 1, v0x17a7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x17aac80 .functor AND 1, L_0x17aaa50, L_0x17aab80, C4<1>, C4<1>;
L_0x17aad60 .functor OR 1, L_0x17aa9b0, L_0x17aac80, C4<0>, C4<0>;
L_0x17aae20 .functor AND 1, v0x17a7dd0_0, v0x17a7f10_0, C4<1>, C4<1>;
L_0x17aaee0 .functor AND 1, L_0x17aae20, v0x17a8080_0, C4<1>, C4<1>;
L_0x17aafa0 .functor OR 1, L_0x17aad60, L_0x17aaee0, C4<0>, C4<0>;
L_0x17ab110 .functor AND 1, v0x17a7e70_0, v0x17a7f10_0, C4<1>, C4<1>;
L_0x17ab180 .functor AND 1, L_0x17ab110, v0x17a8080_0, C4<1>, C4<1>;
L_0x17ab260 .functor OR 1, L_0x17aafa0, L_0x17ab180, C4<0>, C4<0>;
v0x1773bc0_0 .net *"_ivl_0", 0 0, L_0x177c650;  1 drivers
v0x1773c60_0 .net *"_ivl_10", 0 0, L_0x17aac80;  1 drivers
v0x17a65c0_0 .net *"_ivl_12", 0 0, L_0x17aad60;  1 drivers
v0x17a6680_0 .net *"_ivl_14", 0 0, L_0x17aae20;  1 drivers
v0x17a6760_0 .net *"_ivl_16", 0 0, L_0x17aaee0;  1 drivers
v0x17a6890_0 .net *"_ivl_18", 0 0, L_0x17aafa0;  1 drivers
v0x17a6970_0 .net *"_ivl_2", 0 0, L_0x1774ff0;  1 drivers
v0x17a6a50_0 .net *"_ivl_20", 0 0, L_0x17ab110;  1 drivers
v0x17a6b30_0 .net *"_ivl_22", 0 0, L_0x17ab180;  1 drivers
v0x17a6c10_0 .net *"_ivl_4", 0 0, L_0x17aa9b0;  1 drivers
v0x17a6cf0_0 .net *"_ivl_6", 0 0, L_0x17aaa50;  1 drivers
v0x17a6dd0_0 .net *"_ivl_8", 0 0, L_0x17aab80;  1 drivers
v0x17a6eb0_0 .net "a", 0 0, v0x17a7dd0_0;  alias, 1 drivers
v0x17a6f70_0 .net "b", 0 0, v0x17a7e70_0;  alias, 1 drivers
v0x17a7030_0 .net "c", 0 0, v0x17a7f10_0;  alias, 1 drivers
v0x17a70f0_0 .net "d", 0 0, v0x17a8080_0;  alias, 1 drivers
v0x17a71b0_0 .net "out", 0 0, L_0x17ab260;  alias, 1 drivers
S_0x17a7310 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x177bd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17a7dd0_0 .var "a", 0 0;
v0x17a7e70_0 .var "b", 0 0;
v0x17a7f10_0 .var "c", 0 0;
v0x17a7fe0_0 .net "clk", 0 0, v0x17aa0b0_0;  1 drivers
v0x17a8080_0 .var "d", 0 0;
v0x17a8170_0 .var "wavedrom_enable", 0 0;
v0x17a8210_0 .var "wavedrom_title", 511 0;
S_0x17a75b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17a7310;
 .timescale -12 -12;
v0x17a7810_0 .var/2s "count", 31 0;
E_0x1776b00/0 .event negedge, v0x17a7fe0_0;
E_0x1776b00/1 .event posedge, v0x17a7fe0_0;
E_0x1776b00 .event/or E_0x1776b00/0, E_0x1776b00/1;
E_0x1776d50 .event negedge, v0x17a7fe0_0;
E_0x17619f0 .event posedge, v0x17a7fe0_0;
S_0x17a7910 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17a7310;
 .timescale -12 -12;
v0x17a7b10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17a7bf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17a7310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17a8370 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x177bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17ab3c0 .functor NOT 1, v0x17a7f10_0, C4<0>, C4<0>, C4<0>;
L_0x17ab430 .functor NOT 1, v0x17a7e70_0, C4<0>, C4<0>, C4<0>;
L_0x17ab4c0 .functor AND 1, L_0x17ab3c0, L_0x17ab430, C4<1>, C4<1>;
L_0x17ab5d0 .functor NOT 1, v0x17a8080_0, C4<0>, C4<0>, C4<0>;
L_0x17ab670 .functor NOT 1, v0x17a7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x17ab6e0 .functor AND 1, L_0x17ab5d0, L_0x17ab670, C4<1>, C4<1>;
L_0x17ab830 .functor OR 1, L_0x17ab4c0, L_0x17ab6e0, C4<0>, C4<0>;
L_0x17ab940 .functor AND 1, v0x17a7dd0_0, v0x17a7f10_0, C4<1>, C4<1>;
L_0x17abb10 .functor AND 1, L_0x17ab940, v0x17a8080_0, C4<1>, C4<1>;
L_0x17abce0 .functor OR 1, L_0x17ab830, L_0x17abb10, C4<0>, C4<0>;
L_0x17abe50 .functor AND 1, v0x17a7e70_0, v0x17a7f10_0, C4<1>, C4<1>;
L_0x17abec0 .functor AND 1, L_0x17abe50, v0x17a8080_0, C4<1>, C4<1>;
L_0x17abfa0 .functor OR 1, L_0x17abce0, L_0x17abec0, C4<0>, C4<0>;
v0x17a8660_0 .net *"_ivl_0", 0 0, L_0x17ab3c0;  1 drivers
v0x17a8740_0 .net *"_ivl_10", 0 0, L_0x17ab6e0;  1 drivers
v0x17a8820_0 .net *"_ivl_12", 0 0, L_0x17ab830;  1 drivers
v0x17a8910_0 .net *"_ivl_14", 0 0, L_0x17ab940;  1 drivers
v0x17a89f0_0 .net *"_ivl_16", 0 0, L_0x17abb10;  1 drivers
v0x17a8b20_0 .net *"_ivl_18", 0 0, L_0x17abce0;  1 drivers
v0x17a8c00_0 .net *"_ivl_2", 0 0, L_0x17ab430;  1 drivers
v0x17a8ce0_0 .net *"_ivl_20", 0 0, L_0x17abe50;  1 drivers
v0x17a8dc0_0 .net *"_ivl_22", 0 0, L_0x17abec0;  1 drivers
v0x17a8ea0_0 .net *"_ivl_4", 0 0, L_0x17ab4c0;  1 drivers
v0x17a8f80_0 .net *"_ivl_6", 0 0, L_0x17ab5d0;  1 drivers
v0x17a9060_0 .net *"_ivl_8", 0 0, L_0x17ab670;  1 drivers
v0x17a9140_0 .net "a", 0 0, v0x17a7dd0_0;  alias, 1 drivers
v0x17a91e0_0 .net "b", 0 0, v0x17a7e70_0;  alias, 1 drivers
v0x17a92d0_0 .net "c", 0 0, v0x17a7f10_0;  alias, 1 drivers
v0x17a93c0_0 .net "d", 0 0, v0x17a8080_0;  alias, 1 drivers
v0x17a94b0_0 .net "out", 0 0, L_0x17abfa0;  alias, 1 drivers
S_0x17a9720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x177bd40;
 .timescale -12 -12;
E_0x17768a0 .event anyedge, v0x17aa3d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17aa3d0_0;
    %nor/r;
    %assign/vec4 v0x17aa3d0_0, 0;
    %wait E_0x17768a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17a7310;
T_3 ;
    %fork t_1, S_0x17a75b0;
    %jmp t_0;
    .scope S_0x17a75b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17a7810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17a8080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a7e70_0, 0;
    %assign/vec4 v0x17a7dd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17619f0;
    %load/vec4 v0x17a7810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17a7810_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17a8080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a7e70_0, 0;
    %assign/vec4 v0x17a7dd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1776d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17a7bf0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1776b00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17a7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a7e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a7f10_0, 0;
    %assign/vec4 v0x17a8080_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17a7310;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x177bd40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17aa0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17aa3d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x177bd40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17aa0b0_0;
    %inv;
    %store/vec4 v0x17aa0b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x177bd40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17a7fe0_0, v0x17aa530_0, v0x17a9ed0_0, v0x17a9f70_0, v0x17aa010_0, v0x17aa150_0, v0x17aa290_0, v0x17aa1f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x177bd40;
T_7 ;
    %load/vec4 v0x17aa330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17aa330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17aa330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17aa330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17aa330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17aa330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17aa330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x177bd40;
T_8 ;
    %wait E_0x1776b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17aa330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa330_0, 4, 32;
    %load/vec4 v0x17aa470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17aa330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17aa330_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17aa290_0;
    %load/vec4 v0x17aa290_0;
    %load/vec4 v0x17aa1f0_0;
    %xor;
    %load/vec4 v0x17aa290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17aa330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17aa330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa330_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/kmap2/iter0/response5/top_module.sv";
