#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00591EF8 .scope module, "ClockDividerSchem" "ClockDividerSchem" 2 1;
 .timescale 0 0;
P_00594F1C .param/l "whichClock" 2 12, +C4<01010>;
v005999D0_0 .net "clock", 0 0, C4<z>; 0 drivers
v005993A0_0 .var "divided_clocks", 31 0;
v00599A80_0 .net "out", 0 0, L_005D0D70; 1 drivers
E_00594EB8 .event posedge, v005999D0_0;
L_005D0D70 .part v005993A0_0, 10, 1;
S_00591F80 .scope module, "testBench" "testBench" 3 18;
 .timescale 0 0;
v005D0C68_0 .net "clk", 0 0, v00599920_0; 1 drivers
RS_005A403C .resolv tri, L_005D1B88, L_005D1870, L_005D1BE0, L_005D1768;
v005D12F0_0 .net8 "out", 3 0, RS_005A403C; 4 drivers
v005D0D18_0 .net "rst", 0 0, v00599558_0; 1 drivers
S_00591B40 .scope module, "mySynchronousDown" "DownCounterSchematic" 3 23, 4 23, S_00591F80;
 .timescale 0 0;
L_00595B88 .functor OR 1, L_005D1818, L_005D1B30, C4<0>, C4<0>;
L_00595AE0 .functor AND 1, L_00595B88, L_005D1978, C4<1>, C4<1>;
L_00595B18 .functor OR 1, L_00595B88, L_005D1A28, C4<0>, C4<0>;
L_005958E8 .functor NOT 1, L_00595B18, C4<0>, C4<0>, C4<0>;
L_00595878 .functor OR 1, L_005958E8, L_00595AE0, C4<0>, C4<0>;
L_00595A38 .functor OR 1, L_00595B18, L_005D19D0, C4<0>, C4<0>;
L_005A0FB8 .functor AND 1, L_00595B18, L_005D18C8, C4<1>, C4<1>;
L_005A0CA8 .functor NOT 1, L_00595A38, C4<0>, C4<0>, C4<0>;
L_005A0D50 .functor XOR 1, L_005D1A80, L_005D1920, C4<0>, C4<0>;
L_005A11B0 .functor OR 1, L_005A0FB8, L_005A0CA8, C4<0>, C4<0>;
L_005A0BC8 .functor NOT 1, L_005D1AD8, C4<0>, C4<0>, C4<0>;
L_005A1178 .functor NOT 1, L_005A0D50, C4<0>, C4<0>, C4<0>;
v005D0F28_0 .net "SYNTHESIZED_WIRE_1", 0 0, L_005A0D50; 1 drivers
v005D10E0_0 .net "SYNTHESIZED_WIRE_10", 0 0, L_00595AE0; 1 drivers
v005D1660_0 .net "SYNTHESIZED_WIRE_15", 0 0, L_00595A38; 1 drivers
v005D1608_0 .net "SYNTHESIZED_WIRE_18", 0 0, L_005A0FB8; 1 drivers
v005D0F80_0 .net "SYNTHESIZED_WIRE_19", 0 0, L_005A0CA8; 1 drivers
v005D1558_0 .net "SYNTHESIZED_WIRE_20", 0 0, L_005A0BC8; 1 drivers
v005D1710_0 .net "SYNTHESIZED_WIRE_22", 0 0, L_005A1178; 1 drivers
v005D13A0_0 .net "SYNTHESIZED_WIRE_24", 0 0, L_00595878; 1 drivers
v005D0E20_0 .net "SYNTHESIZED_WIRE_26", 0 0, L_005A11B0; 1 drivers
v005D0DC8_0 .net "SYNTHESIZED_WIRE_31", 0 0, L_00595B88; 1 drivers
v005D13F8_0 .net "SYNTHESIZED_WIRE_32", 0 0, L_00595B18; 1 drivers
v005D0FD8_0 .net "SYNTHESIZED_WIRE_9", 0 0, L_005958E8; 1 drivers
v005D1298_0 .net *"_s1", 0 0, L_005D1818; 1 drivers
v005D1030_0 .net *"_s11", 0 0, L_005D1A28; 1 drivers
v005D0CC0_0 .net *"_s19", 0 0, L_005D19D0; 1 drivers
v005D1088_0 .net *"_s23", 0 0, L_005D18C8; 1 drivers
v005D1138_0 .net *"_s29", 0 0, L_005D1A80; 1 drivers
v005D1450_0 .net *"_s3", 0 0, L_005D1B30; 1 drivers
v005D1190_0 .net *"_s31", 0 0, L_005D1920; 1 drivers
v005D15B0_0 .net *"_s37", 0 0, L_005D1AD8; 1 drivers
v005D11E8_0 .net *"_s7", 0 0, L_005D1978; 1 drivers
v005D1240_0 .alias "clk", 0 0, v005D0C68_0;
v005D14A8_0 .alias "out", 3 0, v005D12F0_0;
v005D1500_0 .alias "rst", 0 0, v005D0D18_0;
L_005D1818 .part RS_005A403C, 1, 1;
L_005D1B30 .part RS_005A403C, 0, 1;
L_005D1978 .part RS_005A403C, 2, 1;
L_005D1A28 .part RS_005A403C, 2, 1;
L_005D19D0 .part RS_005A403C, 3, 1;
L_005D18C8 .part RS_005A403C, 3, 1;
L_005D1A80 .part RS_005A403C, 1, 1;
L_005D1920 .part RS_005A403C, 0, 1;
L_005D1AD8 .part RS_005A403C, 0, 1;
L_005D1B88 .part/pv v005D0E78_0, 0, 1, 4;
L_005D1870 .part/pv v005996B8_0, 1, 1, 4;
L_005D1BE0 .part/pv v00599450_0, 2, 1, 4;
L_005D1768 .part/pv v00599348_0, 3, 1, 4;
S_00592008 .scope module, "b2v_inst3" "DFlipFlop" 4 97, 5 1, S_00591B40;
 .timescale 0 0;
L_005A1108 .functor NOT 1, v005D0E78_0, C4<0>, C4<0>, C4<0>;
v00599660_0 .alias "D", 0 0, v005D1558_0;
v005D1348_0 .alias "clk", 0 0, v005D0C68_0;
v005D0E78_0 .var "q", 0 0;
v005D0ED0_0 .net "qBar", 0 0, L_005A1108; 1 drivers
v005D16B8_0 .alias "rst", 0 0, v005D0D18_0;
S_00591D60 .scope module, "b2v_inst4" "DFlipFlop" 4 109, 5 1, S_00591B40;
 .timescale 0 0;
L_005A0C38 .functor NOT 1, v005996B8_0, C4<0>, C4<0>, C4<0>;
v00599500_0 .alias "D", 0 0, v005D1710_0;
v005995B0_0 .alias "clk", 0 0, v005D0C68_0;
v005996B8_0 .var "q", 0 0;
v00599818_0 .net "qBar", 0 0, L_005A0C38; 1 drivers
v00599870_0 .alias "rst", 0 0, v005D0D18_0;
S_00592448 .scope module, "b2v_inst5" "DFlipFlop" 4 120, 5 1, S_00591B40;
 .timescale 0 0;
L_005A0ED8 .functor NOT 1, v00599450_0, C4<0>, C4<0>, C4<0>;
v005997C0_0 .alias "D", 0 0, v005D13A0_0;
v00599768_0 .alias "clk", 0 0, v005D0C68_0;
v00599450_0 .var "q", 0 0;
v005993F8_0 .net "qBar", 0 0, L_005A0ED8; 1 drivers
v005998C8_0 .alias "rst", 0 0, v005D0D18_0;
S_00591CD8 .scope module, "b2v_inst6" "DFlipFlop" 4 131, 5 1, S_00591B40;
 .timescale 0 0;
L_005A1060 .functor NOT 1, v00599348_0, C4<0>, C4<0>, C4<0>;
v00599978_0 .alias "D", 0 0, v005D0E20_0;
v00599A28_0 .alias "clk", 0 0, v005D0C68_0;
v00599348_0 .var "q", 0 0;
v005994A8_0 .net "qBar", 0 0, L_005A1060; 1 drivers
v00599608_0 .alias "rst", 0 0, v005D0D18_0;
E_00594EF8 .event posedge, v00599920_0;
S_00592228 .scope module, "aTester" "SynchronousDownSchematicTester" 3 28, 6 16, S_00591F80;
 .timescale 0 0;
P_00594D7C .param/l "stimDelay" 6 20, +C4<010100>;
v00599920_0 .var "clk", 0 0;
v00599710_0 .alias "out", 3 0, v005D12F0_0;
v00599558_0 .var "rst", 0 0;
    .scope S_00591EF8;
T_0 ;
    %set/v v005993A0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00591EF8;
T_1 ;
    %wait E_00594EB8;
    %load/v 8, v005993A0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v005993A0_0, 8, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00592008;
T_2 ;
    %wait E_00594EF8;
    %load/v 8, v005D16B8_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v00599660_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0E78_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005D0E78_0, 0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00591D60;
T_3 ;
    %wait E_00594EF8;
    %load/v 8, v00599870_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v00599500_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005996B8_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005996B8_0, 0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00592448;
T_4 ;
    %wait E_00594EF8;
    %load/v 8, v005998C8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v005997C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00599450_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00599450_0, 0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00591CD8;
T_5 ;
    %wait E_00594EF8;
    %load/v 8, v00599608_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v00599978_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00599348_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00599348_0, 0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00592228;
T_6 ;
    %delay 20, 0;
    %load/v 8, v00599920_0, 1;
    %inv 8, 1;
    %set/v v00599920_0, 8, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00592228;
T_7 ;
    %vpi_call 6 28 "$display", "\011\011 out \011 rst \011 clk \011 Time ";
    %vpi_call 6 29 "$monitor", "\011\011 %b \011 %b \011 %b", v00599710_0, v00599558_0, v00599920_0, $time;
    %end;
    .thread T_7;
    .scope S_00592228;
T_8 ;
    %set/v v00599558_0, 0, 1;
    %set/v v00599920_0, 0, 1;
    %delay 100, 0;
    %set/v v00599558_0, 1, 1;
    %delay 1280, 0;
    %set/v v00599558_0, 0, 1;
    %delay 60, 0;
    %set/v v00599558_0, 1, 1;
    %delay 80, 0;
    %vpi_call 6 39 "$finish";
    %end;
    .thread T_8;
    .scope S_00591F80;
T_9 ;
    %vpi_call 3 33 "$dumpfile", "mySynchronousDownSchematic.vcd";
    %vpi_call 3 34 "$dumpvars", 2'sb01, S_00591B40;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./ClockDividerSchem.sv";
    "synchronousDownSchematicTop.v";
    "./DownCounterSchematic.v";
    "./flipflop.v";
    "./synchronousDownSchematicTester.v";
