DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
]
instances [
(Instance
name "shim_A"
duLibraryName "EthernetInterface2"
duName "gt11togt_rxclkcorcnt_shim"
elements [
]
mwi 0
uid 1377,0
)
(Instance
name "shim_B"
duLibraryName "EthernetInterface2"
duName "gt11togt_rxclkcorcnt_shim"
elements [
]
mwi 0
uid 1489,0
)
(Instance
name "GT11_1000X_A"
duLibraryName "EthernetInterface2"
duName "GT11"
elements [
]
mwi 0
uid 2065,0
)
(Instance
name "cal_block_A"
duLibraryName "EthernetInterface2"
duName "cal_block_v1_4_1"
elements [
(GiElement
name "C_MGT_ID"
type "integer"
value "0"
e "-- 0 = MGTA | 1 = MGTB"
)
(GiElement
name "C_TXPOST_TAP_PD"
type "string"
value "\"TRUE\""
e "-- Default POST TAP PD"
)
(GiElement
name "C_RXDIGRX"
type "string"
value "\"FALSE\""
e "-- Default RXDIGRX"
)
]
mwi 0
uid 3004,0
)
(Instance
name "GT11_1000X_B"
duLibraryName "EthernetInterface2"
duName "GT11"
elements [
]
mwi 0
uid 3227,0
)
(Instance
name "cal_block_B"
duLibraryName "EthernetInterface2"
duName "cal_block_v1_4_1"
elements [
(GiElement
name "C_MGT_ID"
type "integer"
value "1"
e "-- 0 = MGTA | 1 = MGTB"
)
(GiElement
name "C_TXPOST_TAP_PD"
type "string"
value "\"TRUE\""
e "-- Default POST TAP PD"
)
(GiElement
name "C_RXDIGRX"
type "string"
value "\"TRUE\""
e "-- Default RXDIGRX"
)
]
mwi 0
uid 4074,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "/home/warren/odr/Stage1/EthernetInterface2/gt11_dual_1000X.vhd"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1207136795"
)
]
)
version "29.1"
appVersion "2007.1 (Build 19)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hdl"
)
(vvPair
variable "HDSDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/@g@t11_dual_1000@x/structural.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/@g@t11_dual_1000@x/structural.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "structural"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/@g@t11_dual_1000@x"
)
(vvPair
variable "d_logical"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/GT11_dual_1000X"
)
(vvPair
variable "date"
value "11/11/08"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "GT11_dual_1000X"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "structural.bd"
)
(vvPair
variable "f_logical"
value "structural.bd"
)
(vvPair
variable "f_noext"
value "structural"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "EthernetInterface2"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/sim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/ps"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "GT11_dual_1000X"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/@g@t11_dual_1000@x/structural.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/GT11_dual_1000X/structural.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "odr"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "structural"
)
(vvPair
variable "this_file_logical"
value "structural"
)
(vvPair
variable "time"
value "11:03:32"
)
(vvPair
variable "unit"
value "GT11_dual_1000X"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2007.1 (Build 19)"
)
(vvPair
variable "view"
value "structural"
)
(vvPair
variable "year"
value "2008"
)
(vvPair
variable "yy"
value "08"
)
]
)
LanguageMgr "VhdlLangMgr"
optionalChildren [
*1 (Net
uid 9,0
decl (Decl
n "COMBUSOUT_1"
t "std_logic_vector"
b "(15 downto 0)"
prec "----------------------------------------------------------------------
  -- Signal declarations for GT11
  ----------------------------------------------------------------------"
preAdd 0
o 1
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,282375,51000,287175"
st "----------------------------------------------------------------------
  -- Signal declarations for GT11
  ----------------------------------------------------------------------
signal COMBUSOUT_1          : std_logic_vector(15 downto 0)
"
)
)
*2 (Net
uid 11,0
decl (Decl
n "COMBUSOUT_0"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,287175,51000,288375"
st "signal COMBUSOUT_0          : std_logic_vector(15 downto 0)
"
)
)
*3 (Net
uid 13,0
decl (Decl
n "GND_BUS"
t "std_logic_vector"
b "(55 downto 0)"
o 3
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,288375,49100,289575"
st "signal GND_BUS              : std_logic_vector(55 downto 0)
"
)
)
*4 (Net
uid 19,0
decl (Decl
n "RXNOTINTABLE_0_INT"
t "std_logic"
o 4
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,289575,41900,290775"
st "signal RXNOTINTABLE_0_INT   : std_logic
"
)
)
*5 (Net
uid 21,0
decl (Decl
n "RXSTATUS_0_INT"
t "std_logic_vector"
b "(5 downto 0)"
o 5
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,290775,50300,291975"
st "signal RXSTATUS_0_INT       : std_logic_vector(5 downto 0)
"
)
)
*6 (Net
uid 23,0
decl (Decl
n "RXDATA_0_INT"
t "std_logic_vector"
b "(7 downto 0)"
o 6
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,291975,49700,293175"
st "signal RXDATA_0_INT         : std_logic_vector(7 downto 0)
"
)
)
*7 (Net
uid 25,0
decl (Decl
n "RXCHARISK_0_INT"
t "std_logic"
o 7
suid 9,0
)
declText (MLText
uid 26,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,293175,41200,294375"
st "signal RXCHARISK_0_INT      : std_logic
"
)
)
*8 (Net
uid 27,0
decl (Decl
n "RXRUNDISP_0_INT"
t "std_logic"
o 8
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,294375,41100,295575"
st "signal RXRUNDISP_0_INT      : std_logic
"
)
)
*9 (Net
uid 29,0
decl (Decl
n "RXCHARISCOMMA_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 9
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,295575,52300,296775"
st "signal RXCHARISCOMMA_float0 : std_logic_vector(6 downto 0)
"
)
)
*10 (Net
uid 31,0
decl (Decl
n "RXCHARISK_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 10
suid 12,0
)
declText (MLText
uid 32,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,296775,50200,297975"
st "signal RXCHARISK_float0     : std_logic_vector(6 downto 0)
"
)
)
*11 (Net
uid 33,0
decl (Decl
n "RXDATA_float0"
t "std_logic_vector"
b "(55 downto 0)"
o 11
suid 13,0
)
declText (MLText
uid 34,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,297975,49800,299175"
st "signal RXDATA_float0        : std_logic_vector(55 downto 0)
"
)
)
*12 (Net
uid 35,0
decl (Decl
n "RXDISPERR_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 12
suid 14,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,299175,49900,300375"
st "signal RXDISPERR_float0     : std_logic_vector(6 downto 0)
"
)
)
*13 (Net
uid 37,0
decl (Decl
n "RXNOTINTABLE_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 13
suid 15,0
)
declText (MLText
uid 38,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,300375,50900,301575"
st "signal RXNOTINTABLE_float0  : std_logic_vector(6 downto 0)
"
)
)
*14 (Net
uid 39,0
decl (Decl
n "RXRUNDISP_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 14
suid 16,0
)
declText (MLText
uid 40,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,301575,50100,302775"
st "signal RXRUNDISP_float0     : std_logic_vector(6 downto 0)
"
)
)
*15 (Net
uid 43,0
decl (Decl
n "TXRUNDISP_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 15
suid 18,0
)
declText (MLText
uid 44,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,302775,50000,303975"
st "signal TXRUNDISP_float0     : std_logic_vector(6 downto 0)
"
)
)
*16 (Net
uid 49,0
decl (Decl
n "RXNOTINTABLE_1_INT"
t "std_logic"
o 16
suid 21,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,303975,41900,305175"
st "signal RXNOTINTABLE_1_INT   : std_logic
"
)
)
*17 (Net
uid 51,0
decl (Decl
n "RXSTATUS_1_INT"
t "std_logic_vector"
b "(5 downto 0)"
o 17
suid 22,0
)
declText (MLText
uid 52,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,305175,50300,306375"
st "signal RXSTATUS_1_INT       : std_logic_vector(5 downto 0)
"
)
)
*18 (Net
uid 53,0
decl (Decl
n "RXDATA_1_INT"
t "std_logic_vector"
b "(7 downto 0)"
o 18
suid 23,0
)
declText (MLText
uid 54,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,306375,49700,307575"
st "signal RXDATA_1_INT         : std_logic_vector(7 downto 0)
"
)
)
*19 (Net
uid 55,0
decl (Decl
n "RXCHARISK_1_INT"
t "std_logic"
o 19
suid 24,0
)
declText (MLText
uid 56,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,307575,41200,308775"
st "signal RXCHARISK_1_INT      : std_logic
"
)
)
*20 (Net
uid 57,0
decl (Decl
n "RXRUNDISP_1_INT"
t "std_logic"
o 20
suid 25,0
)
declText (MLText
uid 58,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,308775,41100,309975"
st "signal RXRUNDISP_1_INT      : std_logic
"
)
)
*21 (Net
uid 59,0
decl (Decl
n "RXCHARISCOMMA_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 21
suid 26,0
)
declText (MLText
uid 60,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,309975,52300,311175"
st "signal RXCHARISCOMMA_float1 : std_logic_vector(6 downto 0)
"
)
)
*22 (Net
uid 61,0
decl (Decl
n "RXCHARISK_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 22
suid 27,0
)
declText (MLText
uid 62,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,311175,50200,312375"
st "signal RXCHARISK_float1     : std_logic_vector(6 downto 0)
"
)
)
*23 (Net
uid 63,0
decl (Decl
n "RXDATA_float1"
t "std_logic_vector"
b "(55 downto 0)"
o 23
suid 28,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,312375,49800,313575"
st "signal RXDATA_float1        : std_logic_vector(55 downto 0)
"
)
)
*24 (Net
uid 65,0
decl (Decl
n "RXDISPERR_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 24
suid 29,0
)
declText (MLText
uid 66,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,313575,49900,314775"
st "signal RXDISPERR_float1     : std_logic_vector(6 downto 0)
"
)
)
*25 (Net
uid 67,0
decl (Decl
n "RXNOTINTABLE_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 25
suid 30,0
)
declText (MLText
uid 68,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,314775,50900,315975"
st "signal RXNOTINTABLE_float1  : std_logic_vector(6 downto 0)
"
)
)
*26 (Net
uid 69,0
decl (Decl
n "RXRUNDISP_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 26
suid 31,0
)
declText (MLText
uid 70,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,315975,50100,317175"
st "signal RXRUNDISP_float1     : std_logic_vector(6 downto 0)
"
)
)
*27 (Net
uid 73,0
decl (Decl
n "TXRUNDISP_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 27
suid 33,0
)
declText (MLText
uid 74,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,317175,50000,318375"
st "signal TXRUNDISP_float1     : std_logic_vector(6 downto 0)
"
)
)
*28 (Net
uid 75,0
decl (Decl
n "CAL_BLOCK_RESET"
t "std_logic"
prec "---------------------------------------------------------------------
   -- Signal Declarations for GT11 <=> Calibration block
   ---------------------------------------------------------------------"
preAdd 0
o 28
suid 34,0
)
declText (MLText
uid 76,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,318375,48700,323175"
st "---------------------------------------------------------------------
   -- Signal Declarations for GT11 <=> Calibration block
   ---------------------------------------------------------------------
signal CAL_BLOCK_RESET      : std_logic
"
)
)
*29 (Net
uid 77,0
decl (Decl
n "gt_do_0"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- GT11 connected to EMAC0"
preAdd 0
o 29
suid 35,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,323175,48200,325575"
st "-- GT11 connected to EMAC0
signal gt_do_0              : std_logic_vector(15 downto 0)
"
)
)
*30 (Net
uid 79,0
decl (Decl
n "gt_di_0"
t "std_logic_vector"
b "(15 downto 0)"
o 30
suid 36,0
)
declText (MLText
uid 80,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,325575,47900,326775"
st "signal gt_di_0              : std_logic_vector(15 downto 0)
"
)
)
*31 (Net
uid 81,0
decl (Decl
n "gt_daddr_0"
t "std_logic_vector"
b "(7 downto 0)"
o 31
suid 37,0
)
declText (MLText
uid 82,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,326775,48400,327975"
st "signal gt_daddr_0           : std_logic_vector(7 downto 0)
"
)
)
*32 (Net
uid 83,0
decl (Decl
n "gt_den_0"
t "std_logic"
o 32
suid 38,0
)
declText (MLText
uid 84,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,327975,38300,329175"
st "signal gt_den_0             : std_logic
"
)
)
*33 (Net
uid 85,0
decl (Decl
n "gt_dwe_0"
t "std_logic"
o 33
suid 39,0
)
declText (MLText
uid 86,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,329175,38500,330375"
st "signal gt_dwe_0             : std_logic
"
)
)
*34 (Net
uid 87,0
decl (Decl
n "gt_drdy_0"
t "std_logic"
o 34
suid 40,0
)
declText (MLText
uid 88,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,330375,38500,331575"
st "signal gt_drdy_0            : std_logic
"
)
)
*35 (Net
uid 89,0
decl (Decl
n "gt_rxlock_0"
t "std_logic"
o 35
suid 41,0
)
declText (MLText
uid 90,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,331575,38400,332775"
st "signal gt_rxlock_0          : std_logic
"
)
)
*36 (Net
uid 93,0
decl (Decl
n "gt_txlock_0"
t "std_logic"
o 36
suid 43,0
)
declText (MLText
uid 94,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,332775,38300,333975"
st "signal gt_txlock_0          : std_logic
"
)
)
*37 (Net
uid 95,0
decl (Decl
n "gt_loopback_0"
t "std_logic_vector"
b "(1 downto 0)"
o 37
suid 44,0
)
declText (MLText
uid 96,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,333975,48700,335175"
st "signal gt_loopback_0        : std_logic_vector(1 downto 0)
"
)
)
*38 (Net
uid 97,0
decl (Decl
n "gt_txenc8b10buse_0"
t "std_logic"
o 38
suid 45,0
)
declText (MLText
uid 98,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,335175,40500,336375"
st "signal gt_txenc8b10buse_0   : std_logic
"
)
)
*39 (Net
uid 99,0
decl (Decl
n "gt_txbypass8b10b_0"
t "std_logic_vector"
b "(7 downto 0)"
o 39
suid 46,0
)
declText (MLText
uid 100,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,336375,49800,337575"
st "signal gt_txbypass8b10b_0   : std_logic_vector(7 downto 0)
"
)
)
*40 (Net
uid 101,0
decl (Decl
n "gt_txoutclk1_0"
t "std_logic"
o 40
suid 47,0
)
declText (MLText
uid 102,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,337575,39000,338775"
st "signal gt_txoutclk1_0       : std_logic
"
)
)
*41 (Net
uid 103,0
decl (Decl
n "gt_rxrecclk2_0"
t "std_logic"
o 41
suid 48,0
)
declText (MLText
uid 104,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,338775,38900,339975"
st "signal gt_rxrecclk2_0       : std_logic
"
)
)
*42 (Net
uid 105,0
decl (Decl
n "gt_do_1"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- GT11 connected to EMAC1"
preAdd 0
o 42
suid 49,0
)
declText (MLText
uid 106,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,339975,48200,342375"
st "-- GT11 connected to EMAC1
signal gt_do_1              : std_logic_vector(15 downto 0)
"
)
)
*43 (Net
uid 107,0
decl (Decl
n "gt_di_1"
t "std_logic_vector"
b "(15 downto 0)"
o 43
suid 50,0
)
declText (MLText
uid 108,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,342375,47900,343575"
st "signal gt_di_1              : std_logic_vector(15 downto 0)
"
)
)
*44 (Net
uid 109,0
decl (Decl
n "gt_daddr_1"
t "std_logic_vector"
b "(7 downto 0)"
o 44
suid 51,0
)
declText (MLText
uid 110,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,343575,48400,344775"
st "signal gt_daddr_1           : std_logic_vector(7 downto 0)
"
)
)
*45 (Net
uid 111,0
decl (Decl
n "gt_den_1"
t "std_logic"
o 45
suid 52,0
)
declText (MLText
uid 112,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,344775,38300,345975"
st "signal gt_den_1             : std_logic
"
)
)
*46 (Net
uid 113,0
decl (Decl
n "gt_dwe_1"
t "std_logic"
o 46
suid 53,0
)
declText (MLText
uid 114,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,345975,38500,347175"
st "signal gt_dwe_1             : std_logic
"
)
)
*47 (Net
uid 115,0
decl (Decl
n "gt_drdy_1"
t "std_logic"
o 47
suid 54,0
)
declText (MLText
uid 116,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,347175,38500,348375"
st "signal gt_drdy_1            : std_logic
"
)
)
*48 (Net
uid 117,0
decl (Decl
n "gt_rxlock_1"
t "std_logic"
o 48
suid 55,0
)
declText (MLText
uid 118,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,348375,38400,349575"
st "signal gt_rxlock_1          : std_logic
"
)
)
*49 (Net
uid 121,0
decl (Decl
n "gt_txlock_1"
t "std_logic"
o 49
suid 57,0
)
declText (MLText
uid 122,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,349575,38300,350775"
st "signal gt_txlock_1          : std_logic
"
)
)
*50 (Net
uid 123,0
decl (Decl
n "gt_loopback_1"
t "std_logic_vector"
b "(1 downto 0)"
o 50
suid 58,0
)
declText (MLText
uid 124,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,350775,48700,351975"
st "signal gt_loopback_1        : std_logic_vector(1 downto 0)
"
)
)
*51 (Net
uid 125,0
decl (Decl
n "gt_txenc8b10buse_1"
t "std_logic"
o 51
suid 59,0
)
declText (MLText
uid 126,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,351975,40500,353175"
st "signal gt_txenc8b10buse_1   : std_logic
"
)
)
*52 (Net
uid 127,0
decl (Decl
n "gt_txbypass8b10b_1"
t "std_logic_vector"
b "(7 downto 0)"
o 52
suid 60,0
)
declText (MLText
uid 128,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,353175,49800,354375"
st "signal gt_txbypass8b10b_1   : std_logic_vector(7 downto 0)
"
)
)
*53 (Net
uid 129,0
decl (Decl
n "gt_txoutclk1_1"
t "std_logic"
o 53
suid 61,0
)
declText (MLText
uid 130,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,354375,39000,355575"
st "signal gt_txoutclk1_1       : std_logic
"
)
)
*54 (Net
uid 131,0
decl (Decl
n "gt_rxrecclk2_1"
t "std_logic"
o 54
suid 62,0
)
declText (MLText
uid 132,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,355575,38900,356775"
st "signal gt_rxrecclk2_1       : std_logic
"
)
)
*55 (PortIoIn
uid 133,0
shape (CompositeShape
uid 134,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 135,0
sl 0
ro 270
xt "-4000,39625,-2500,40375"
)
(Line
uid 136,0
sl 0
ro 270
xt "-2500,40000,-2000,40000"
pts [
"-2500,40000"
"-2000,40000"
]
)
]
)
sf 1
tg (WTG
uid 137,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138,0
va (VaSet
font "charter,8,0"
)
xt "-13500,39500,-5000,40500"
st "ENMCOMMAALIGN_0"
ju 2
blo "-5000,40300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 139,0
decl (Decl
n "ENMCOMMAALIGN_0"
t "std_logic"
o 55
suid 63,0
)
declText (MLText
uid 140,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,158175,39400,159375"
st "ENMCOMMAALIGN_0      : std_logic
"
)
)
*57 (PortIoIn
uid 147,0
shape (CompositeShape
uid 148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 149,0
sl 0
ro 270
xt "-4000,38625,-2500,39375"
)
(Line
uid 150,0
sl 0
ro 270
xt "-2500,39000,-2000,39000"
pts [
"-2500,39000"
"-2000,39000"
]
)
]
)
sf 1
tg (WTG
uid 151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 152,0
va (VaSet
font "charter,8,0"
)
xt "-13300,38500,-5000,39500"
st "ENPCOMMAALIGN_0"
ju 2
blo "-5000,39300"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 153,0
decl (Decl
n "ENPCOMMAALIGN_0"
t "std_logic"
o 56
suid 64,0
)
declText (MLText
uid 154,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,159375,39100,160575"
st "ENPCOMMAALIGN_0      : std_logic
"
)
)
*59 (PortIoIn
uid 161,0
shape (CompositeShape
uid 162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 163,0
sl 0
ro 270
xt "-4000,41625,-2500,42375"
)
(Line
uid 164,0
sl 0
ro 270
xt "-2500,42000,-2000,42000"
pts [
"-2500,42000"
"-2000,42000"
]
)
]
)
sf 1
tg (WTG
uid 165,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
font "charter,8,0"
)
xt "-13100,41500,-5000,42500"
st "LOOPBACK_0 : (1:0)"
ju 2
blo "-5000,42300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 167,0
decl (Decl
n "LOOPBACK_0"
t "std_logic_vector"
b "(1 downto 0)"
o 57
suid 65,0
)
declText (MLText
uid 168,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,160575,46600,161775"
st "LOOPBACK_0           : std_logic_vector(1 downto 0)
"
)
)
*61 (PortIoIn
uid 175,0
shape (CompositeShape
uid 176,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 177,0
sl 0
ro 270
xt "-4000,37625,-2500,38375"
)
(Line
uid 178,0
sl 0
ro 270
xt "-2500,38000,-2000,38000"
pts [
"-2500,38000"
"-2000,38000"
]
)
]
)
sf 1
tg (WTG
uid 179,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180,0
va (VaSet
font "charter,8,0"
)
xt "-9300,37500,-5000,38500"
st "REFCLK1_0"
ju 2
blo "-5000,38300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 181,0
decl (Decl
n "REFCLK1_0"
t "std_logic"
o 58
suid 66,0
)
declText (MLText
uid 182,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,161775,36400,162975"
st "REFCLK1_0            : std_logic
"
)
)
*63 (PortIoIn
uid 189,0
shape (CompositeShape
uid 190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 191,0
sl 0
ro 270
xt "-4000,36625,-2500,37375"
)
(Line
uid 192,0
sl 0
ro 270
xt "-2500,37000,-2000,37000"
pts [
"-2500,37000"
"-2000,37000"
]
)
]
)
sf 1
tg (WTG
uid 193,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 194,0
va (VaSet
font "charter,8,0"
)
xt "-9300,36500,-5000,37500"
st "REFCLK2_0"
ju 2
blo "-5000,37300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 195,0
decl (Decl
n "REFCLK2_0"
t "std_logic"
o 59
suid 67,0
)
declText (MLText
uid 196,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,162975,36400,164175"
st "REFCLK2_0            : std_logic
"
)
)
*65 (PortIoIn
uid 203,0
shape (CompositeShape
uid 204,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 205,0
sl 0
ro 270
xt "-4000,35625,-2500,36375"
)
(Line
uid 206,0
sl 0
ro 270
xt "-2500,36000,-2000,36000"
pts [
"-2500,36000"
"-2000,36000"
]
)
]
)
sf 1
tg (WTG
uid 207,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208,0
va (VaSet
font "charter,8,0"
)
xt "-10400,35500,-5000,36500"
st "RXUSRCLK_0"
ju 2
blo "-5000,36300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 209,0
decl (Decl
n "RXUSRCLK_0"
t "std_logic"
o 60
suid 68,0
)
declText (MLText
uid 210,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,164175,37000,165375"
st "RXUSRCLK_0           : std_logic
"
)
)
*67 (PortIoIn
uid 217,0
shape (CompositeShape
uid 218,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 219,0
sl 0
ro 270
xt "-4000,34625,-2500,35375"
)
(Line
uid 220,0
sl 0
ro 270
xt "-2500,35000,-2000,35000"
pts [
"-2500,35000"
"-2000,35000"
]
)
]
)
sf 1
tg (WTG
uid 221,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 222,0
va (VaSet
font "charter,8,0"
)
xt "-10900,34500,-5000,35500"
st "RXUSRCLK2_0"
ju 2
blo "-5000,35300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 223,0
decl (Decl
n "RXUSRCLK2_0"
t "std_logic"
o 61
suid 69,0
)
declText (MLText
uid 224,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,165375,37300,166575"
st "RXUSRCLK2_0          : std_logic
"
)
)
*69 (PortIoIn
uid 231,0
shape (CompositeShape
uid 232,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 233,0
sl 0
ro 270
xt "-4000,33625,-2500,34375"
)
(Line
uid 234,0
sl 0
ro 270
xt "-2500,34000,-2000,34000"
pts [
"-2500,34000"
"-2000,34000"
]
)
]
)
sf 1
tg (WTG
uid 235,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 236,0
va (VaSet
font "charter,8,0"
)
xt "-9400,33500,-5000,34500"
st "RXRESET_0"
ju 2
blo "-5000,34300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 237,0
decl (Decl
n "RXRESET_0"
t "std_logic"
o 62
suid 70,0
)
declText (MLText
uid 238,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,166575,36400,167775"
st "RXRESET_0            : std_logic
"
)
)
*71 (PortIoIn
uid 245,0
shape (CompositeShape
uid 246,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 247,0
sl 0
ro 270
xt "-4000,32625,-2500,33375"
)
(Line
uid 248,0
sl 0
ro 270
xt "-2500,33000,-2000,33000"
pts [
"-2500,33000"
"-2000,33000"
]
)
]
)
sf 1
tg (WTG
uid 249,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 250,0
va (VaSet
font "charter,8,0"
)
xt "-11200,32500,-5000,33500"
st "RXPMARESET0"
ju 2
blo "-5000,33300"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 251,0
decl (Decl
n "RXPMARESET0"
t "std_logic"
o 63
suid 71,0
)
declText (MLText
uid 252,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,167775,37500,168975"
st "RXPMARESET0          : std_logic
"
)
)
*73 (PortIoIn
uid 259,0
shape (CompositeShape
uid 260,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 261,0
sl 0
ro 270
xt "-4000,31625,-2500,32375"
)
(Line
uid 262,0
sl 0
ro 270
xt "-2500,32000,-2000,32000"
pts [
"-2500,32000"
"-2000,32000"
]
)
]
)
sf 1
tg (WTG
uid 263,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 264,0
va (VaSet
font "charter,8,0"
)
xt "-13700,31500,-5000,32500"
st "TXCHARDISPMODE_0"
ju 2
blo "-5000,32300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 265,0
decl (Decl
n "TXCHARDISPMODE_0"
t "std_logic"
o 64
suid 72,0
)
declText (MLText
uid 266,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,168975,39300,170175"
st "TXCHARDISPMODE_0     : std_logic
"
)
)
*75 (PortIoIn
uid 273,0
shape (CompositeShape
uid 274,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 275,0
sl 0
ro 270
xt "-4000,30625,-2500,31375"
)
(Line
uid 276,0
sl 0
ro 270
xt "-2500,31000,-2000,31000"
pts [
"-2500,31000"
"-2000,31000"
]
)
]
)
sf 1
tg (WTG
uid 277,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 278,0
va (VaSet
font "charter,8,0"
)
xt "-12700,30500,-5000,31500"
st "TXCHARDISPVAL_0"
ju 2
blo "-5000,31300"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 279,0
decl (Decl
n "TXCHARDISPVAL_0"
t "std_logic"
o 65
suid 73,0
)
declText (MLText
uid 280,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,170175,38500,171375"
st "TXCHARDISPVAL_0      : std_logic
"
)
)
*77 (PortIoIn
uid 287,0
shape (CompositeShape
uid 288,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 289,0
sl 0
ro 270
xt "-4000,29625,-2500,30375"
)
(Line
uid 290,0
sl 0
ro 270
xt "-2500,30000,-2000,30000"
pts [
"-2500,30000"
"-2000,30000"
]
)
]
)
sf 1
tg (WTG
uid 291,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 292,0
va (VaSet
font "charter,8,0"
)
xt "-10700,29500,-5000,30500"
st "TXCHARISK_0"
ju 2
blo "-5000,30300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 293,0
decl (Decl
n "TXCHARISK_0"
t "std_logic"
o 66
suid 74,0
)
declText (MLText
uid 294,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,171375,37200,172575"
st "TXCHARISK_0          : std_logic
"
)
)
*79 (PortIoIn
uid 301,0
shape (CompositeShape
uid 302,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 303,0
sl 0
ro 270
xt "-4000,28625,-2500,29375"
)
(Line
uid 304,0
sl 0
ro 270
xt "-2500,29000,-2000,29000"
pts [
"-2500,29000"
"-2000,29000"
]
)
]
)
sf 1
tg (WTG
uid 305,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 306,0
va (VaSet
font "charter,8,0"
)
xt "-12100,28500,-5000,29500"
st "TXDATA_0 : (7:0)"
ju 2
blo "-5000,29300"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 307,0
decl (Decl
n "TXDATA_0"
t "std_logic_vector"
b "(7 downto 0)"
o 67
suid 75,0
)
declText (MLText
uid 308,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,172575,45700,173775"
st "TXDATA_0             : std_logic_vector(7 downto 0)
"
)
)
*81 (PortIoIn
uid 315,0
shape (CompositeShape
uid 316,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 317,0
sl 0
ro 270
xt "-4000,27625,-2500,28375"
)
(Line
uid 318,0
sl 0
ro 270
xt "-2500,28000,-2000,28000"
pts [
"-2500,28000"
"-2000,28000"
]
)
]
)
sf 1
tg (WTG
uid 319,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320,0
va (VaSet
font "charter,8,0"
)
xt "-10400,27500,-5000,28500"
st "TXUSRCLK_0"
ju 2
blo "-5000,28300"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 321,0
decl (Decl
n "TXUSRCLK_0"
t "std_logic"
o 68
suid 76,0
)
declText (MLText
uid 322,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,173775,36900,174975"
st "TXUSRCLK_0           : std_logic
"
)
)
*83 (PortIoIn
uid 329,0
shape (CompositeShape
uid 330,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 331,0
sl 0
ro 270
xt "-4000,71625,-2500,72375"
)
(Line
uid 332,0
sl 0
ro 270
xt "-2500,72000,-2000,72000"
pts [
"-2500,72000"
"-2000,72000"
]
)
]
)
sf 1
tg (WTG
uid 333,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334,0
va (VaSet
font "charter,8,0"
)
xt "-10900,71500,-5000,72500"
st "TXUSRCLK2_0"
ju 2
blo "-5000,72300"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 335,0
decl (Decl
n "TXUSRCLK2_0"
t "std_logic"
o 69
suid 77,0
)
declText (MLText
uid 336,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,174975,37200,176175"
st "TXUSRCLK2_0          : std_logic
"
)
)
*85 (PortIoIn
uid 343,0
shape (CompositeShape
uid 344,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 345,0
sl 0
ro 270
xt "-4000,25625,-2500,26375"
)
(Line
uid 346,0
sl 0
ro 270
xt "-2500,26000,-2000,26000"
pts [
"-2500,26000"
"-2000,26000"
]
)
]
)
sf 1
tg (WTG
uid 347,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 348,0
va (VaSet
font "charter,8,0"
)
xt "-9400,25500,-5000,26500"
st "TXRESET_0"
ju 2
blo "-5000,26300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 349,0
decl (Decl
n "TXRESET_0"
t "std_logic"
o 70
suid 78,0
)
declText (MLText
uid 350,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,176175,36300,177375"
st "TXRESET_0            : std_logic
"
)
)
*87 (PortIoOut
uid 357,0
shape (CompositeShape
uid 358,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 359,0
sl 0
ro 270
xt "81500,38625,83000,39375"
)
(Line
uid 360,0
sl 0
ro 270
xt "81000,39000,81500,39000"
pts [
"81000,39000"
"81500,39000"
]
)
]
)
sf 1
tg (WTG
uid 361,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 362,0
va (VaSet
font "charter,8,0"
)
xt "84000,38500,89700,39500"
st "DO_0 : (15:0)"
blo "84000,39300"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 363,0
decl (Decl
n "DO_0"
t "std_logic_vector"
b "(15 downto 0)"
o 71
suid 79,0
)
declText (MLText
uid 364,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,177375,45100,178575"
st "DO_0                 : std_logic_vector(15 downto 0)
"
)
)
*89 (PortIoOut
uid 371,0
shape (CompositeShape
uid 372,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 373,0
sl 0
ro 270
xt "81500,37625,83000,38375"
)
(Line
uid 374,0
sl 0
ro 270
xt "81000,38000,81500,38000"
pts [
"81000,38000"
"81500,38000"
]
)
]
)
sf 1
tg (WTG
uid 375,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 376,0
va (VaSet
font "charter,8,0"
)
xt "84000,37500,87100,38500"
st "DRDY_0"
blo "84000,38300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 377,0
decl (Decl
n "DRDY_0"
t "std_logic"
o 72
suid 80,0
)
declText (MLText
uid 378,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,178575,35700,179775"
st "DRDY_0               : std_logic
"
)
)
*91 (PortIoOut
uid 385,0
shape (CompositeShape
uid 386,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 387,0
sl 0
ro 270
xt "81500,20625,83000,21375"
)
(Line
uid 388,0
sl 0
ro 270
xt "81000,21000,81500,21000"
pts [
"81000,21000"
"81500,21000"
]
)
]
)
sf 1
tg (WTG
uid 389,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 390,0
va (VaSet
font "charter,8,0"
)
xt "84000,20500,89500,21500"
st "RXBUFERR_0"
blo "84000,21300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 391,0
decl (Decl
n "RXBUFERR_0"
t "std_logic"
o 73
suid 81,0
)
declText (MLText
uid 392,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,179775,37000,180975"
st "RXBUFERR_0           : std_logic
"
)
)
*93 (PortIoOut
uid 399,0
shape (CompositeShape
uid 400,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 401,0
sl 0
ro 270
xt "81500,21625,83000,22375"
)
(Line
uid 402,0
sl 0
ro 270
xt "81000,22000,81500,22000"
pts [
"81000,22000"
"81500,22000"
]
)
]
)
sf 1
tg (WTG
uid 403,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 404,0
va (VaSet
font "charter,8,0"
)
xt "84000,21500,92200,22500"
st "RXCHARISCOMMA_0"
blo "84000,22300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 405,0
decl (Decl
n "RXCHARISCOMMA_0"
t "std_logic"
o 74
suid 82,0
)
declText (MLText
uid 406,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,180975,39400,182175"
st "RXCHARISCOMMA_0      : std_logic
"
)
)
*95 (PortIoOut
uid 413,0
shape (CompositeShape
uid 414,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 415,0
sl 0
ro 270
xt "81500,28625,83000,29375"
)
(Line
uid 416,0
sl 0
ro 270
xt "81000,29000,81500,29000"
pts [
"81000,29000"
"81500,29000"
]
)
]
)
sf 1
tg (WTG
uid 417,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 418,0
va (VaSet
font "charter,8,0"
)
xt "84000,28500,89700,29500"
st "RXCHARISK_0"
blo "84000,29300"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 419,0
decl (Decl
n "RXCHARISK_0"
t "std_logic"
o 75
suid 83,0
)
declText (MLText
uid 420,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,182175,37300,183375"
st "RXCHARISK_0          : std_logic
"
)
)
*97 (PortIoOut
uid 427,0
shape (CompositeShape
uid 428,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 429,0
sl 0
ro 270
xt "81500,29625,83000,30375"
)
(Line
uid 430,0
sl 0
ro 270
xt "81000,30000,81500,30000"
pts [
"81000,30000"
"81500,30000"
]
)
]
)
sf 1
tg (WTG
uid 431,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 432,0
va (VaSet
font "charter,8,0"
)
xt "84000,29500,93600,30500"
st "RXCLKCORCNT_0 : (2:0)"
blo "84000,30300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 433,0
decl (Decl
n "RXCLKCORCNT_0"
t "std_logic_vector"
b "(2 downto 0)"
o 76
suid 84,0
)
declText (MLText
uid 434,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,183375,47700,184575"
st "RXCLKCORCNT_0        : std_logic_vector(2 downto 0)
"
)
)
*99 (PortIoOut
uid 441,0
shape (CompositeShape
uid 442,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 443,0
sl 0
ro 270
xt "81500,22625,83000,23375"
)
(Line
uid 444,0
sl 0
ro 270
xt "81000,23000,81500,23000"
pts [
"81000,23000"
"81500,23000"
]
)
]
)
sf 1
tg (WTG
uid 445,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 446,0
va (VaSet
font "charter,8,0"
)
xt "84000,22500,91000,23500"
st "RXCOMMADET_0"
blo "84000,23300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 447,0
decl (Decl
n "RXCOMMADET_0"
t "std_logic"
o 77
suid 85,0
)
declText (MLText
uid 448,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,184575,38300,185775"
st "RXCOMMADET_0         : std_logic
"
)
)
*101 (PortIoOut
uid 455,0
shape (CompositeShape
uid 456,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 457,0
sl 0
ro 270
xt "81500,30625,83000,31375"
)
(Line
uid 458,0
sl 0
ro 270
xt "81000,31000,81500,31000"
pts [
"81000,31000"
"81500,31000"
]
)
]
)
sf 1
tg (WTG
uid 459,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 460,0
va (VaSet
font "charter,8,0"
)
xt "84000,30500,91100,31500"
st "RXDATA_0 : (7:0)"
blo "84000,31300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 461,0
decl (Decl
n "RXDATA_0"
t "std_logic_vector"
b "(7 downto 0)"
o 78
suid 86,0
)
declText (MLText
uid 462,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,185775,45800,186975"
st "RXDATA_0             : std_logic_vector(7 downto 0)
"
)
)
*103 (PortIoOut
uid 469,0
shape (CompositeShape
uid 470,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 471,0
sl 0
ro 270
xt "81500,23625,83000,24375"
)
(Line
uid 472,0
sl 0
ro 270
xt "81000,24000,81500,24000"
pts [
"81000,24000"
"81500,24000"
]
)
]
)
sf 1
tg (WTG
uid 473,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 474,0
va (VaSet
font "charter,8,0"
)
xt "84000,23500,89700,24500"
st "RXDISPERR_0"
blo "84000,24300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 475,0
decl (Decl
n "RXDISPERR_0"
t "std_logic"
o 79
suid 87,0
)
declText (MLText
uid 476,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,186975,37000,188175"
st "RXDISPERR_0          : std_logic
"
)
)
*105 (PortIoOut
uid 483,0
shape (CompositeShape
uid 484,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 485,0
sl 0
ro 270
xt "81500,36625,83000,37375"
)
(Line
uid 486,0
sl 0
ro 270
xt "81000,37000,81500,37000"
pts [
"81000,37000"
"81500,37000"
]
)
]
)
sf 1
tg (WTG
uid 487,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 488,0
va (VaSet
font "charter,8,0"
)
xt "84000,36500,91300,37500"
st "RXNOTINTABLE_0"
blo "84000,37300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 489,0
decl (Decl
n "RXNOTINTABLE_0"
t "std_logic"
o 80
suid 88,0
)
declText (MLText
uid 490,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,188175,38000,189375"
st "RXNOTINTABLE_0       : std_logic
"
)
)
*107 (PortIoOut
uid 497,0
shape (CompositeShape
uid 498,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 499,0
sl 0
ro 270
xt "81500,25625,83000,26375"
)
(Line
uid 500,0
sl 0
ro 270
xt "81000,26000,81500,26000"
pts [
"81000,26000"
"81500,26000"
]
)
]
)
sf 1
tg (WTG
uid 501,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 502,0
va (VaSet
font "charter,8,0"
)
xt "84000,25500,89700,26500"
st "RXREALIGN_0"
blo "84000,26300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 503,0
decl (Decl
n "RXREALIGN_0"
t "std_logic"
o 81
suid 89,0
)
declText (MLText
uid 504,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,189375,37000,190575"
st "RXREALIGN_0          : std_logic
"
)
)
*109 (PortIoOut
uid 511,0
shape (CompositeShape
uid 512,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 513,0
sl 0
ro 270
xt "81500,26625,83000,27375"
)
(Line
uid 514,0
sl 0
ro 270
xt "81000,27000,81500,27000"
pts [
"81000,27000"
"81500,27000"
]
)
]
)
sf 1
tg (WTG
uid 515,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 516,0
va (VaSet
font "charter,8,0"
)
xt "84000,26500,89800,27500"
st "RXRECCLK1_0"
blo "84000,27300"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 517,0
decl (Decl
n "RXRECCLK1_0"
t "std_logic"
o 82
suid 90,0
)
declText (MLText
uid 518,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,190575,37200,191775"
st "RXRECCLK1_0          : std_logic
"
)
)
*111 (PortIoOut
uid 525,0
shape (CompositeShape
uid 526,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 527,0
sl 0
ro 270
xt "81500,31625,83000,32375"
)
(Line
uid 528,0
sl 0
ro 270
xt "81000,32000,81500,32000"
pts [
"81000,32000"
"81500,32000"
]
)
]
)
sf 1
tg (WTG
uid 529,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 530,0
va (VaSet
font "charter,8,0"
)
xt "84000,31500,89900,32500"
st "RXRUNDISP_0"
blo "84000,32300"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 531,0
decl (Decl
n "RXRUNDISP_0"
t "std_logic"
o 83
suid 91,0
)
declText (MLText
uid 532,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,191775,37200,192975"
st "RXRUNDISP_0          : std_logic
"
)
)
*113 (PortIoOut
uid 539,0
shape (CompositeShape
uid 540,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 541,0
sl 0
ro 270
xt "81500,32625,83000,33375"
)
(Line
uid 542,0
sl 0
ro 270
xt "81000,33000,81500,33000"
pts [
"81000,33000"
"81500,33000"
]
)
]
)
sf 1
tg (WTG
uid 543,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
font "charter,8,0"
)
xt "84000,32500,92100,33500"
st "RXSTATUS_0 : (5:0)"
blo "84000,33300"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 545,0
decl (Decl
n "RXSTATUS_0"
t "std_logic_vector"
b "(5 downto 0)"
o 84
suid 92,0
)
declText (MLText
uid 546,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,192975,46400,194175"
st "RXSTATUS_0           : std_logic_vector(5 downto 0)
"
)
)
*115 (PortIoOut
uid 553,0
shape (CompositeShape
uid 554,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 555,0
sl 0
ro 270
xt "81500,27625,83000,28375"
)
(Line
uid 556,0
sl 0
ro 270
xt "81000,28000,81500,28000"
pts [
"81000,28000"
"81500,28000"
]
)
]
)
sf 1
tg (WTG
uid 557,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 558,0
va (VaSet
font "charter,8,0"
)
xt "84000,27500,89500,28500"
st "TXBUFERR_0"
blo "84000,28300"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 559,0
decl (Decl
n "TXBUFERR_0"
t "std_logic"
o 85
suid 93,0
)
declText (MLText
uid 560,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,194175,36900,195375"
st "TXBUFERR_0           : std_logic
"
)
)
*117 (PortIoOut
uid 567,0
shape (CompositeShape
uid 568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 569,0
sl 0
ro 270
xt "81500,33625,83000,34375"
)
(Line
uid 570,0
sl 0
ro 270
xt "81000,34000,81500,34000"
pts [
"81000,34000"
"81500,34000"
]
)
]
)
sf 1
tg (WTG
uid 571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 572,0
va (VaSet
font "charter,8,0"
)
xt "84000,33500,90100,34500"
st "TX_PLLLOCK_0"
blo "84000,34300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 573,0
decl (Decl
n "TX_PLLLOCK_0"
t "std_logic"
o 86
suid 94,0
)
declText (MLText
uid 574,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,195375,37100,196575"
st "TX_PLLLOCK_0         : std_logic
"
)
)
*119 (PortIoOut
uid 581,0
shape (CompositeShape
uid 582,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 583,0
sl 0
ro 270
xt "81500,34625,83000,35375"
)
(Line
uid 584,0
sl 0
ro 270
xt "81000,35000,81500,35000"
pts [
"81000,35000"
"81500,35000"
]
)
]
)
sf 1
tg (WTG
uid 585,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 586,0
va (VaSet
font "charter,8,0"
)
xt "84000,34500,90100,35500"
st "RX_PLLLOCK_0"
blo "84000,35300"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 587,0
decl (Decl
n "RX_PLLLOCK_0"
t "std_logic"
o 87
suid 95,0
)
declText (MLText
uid 588,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,196575,37200,197775"
st "RX_PLLLOCK_0         : std_logic
"
)
)
*121 (PortIoOut
uid 595,0
shape (CompositeShape
uid 596,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 597,0
sl 0
ro 270
xt "81500,35625,83000,36375"
)
(Line
uid 598,0
sl 0
ro 270
xt "81000,36000,81500,36000"
pts [
"81000,36000"
"81500,36000"
]
)
]
)
sf 1
tg (WTG
uid 599,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 600,0
va (VaSet
font "charter,8,0"
)
xt "84000,35500,90000,36500"
st "TXOUTCLK1_0"
blo "84000,36300"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 601,0
decl (Decl
n "TXOUTCLK1_0"
t "std_logic"
o 88
suid 96,0
)
declText (MLText
uid 602,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,197775,37300,198975"
st "TXOUTCLK1_0          : std_logic
"
)
)
*123 (PortIoOut
uid 609,0
shape (CompositeShape
uid 610,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 611,0
sl 0
ro 270
xt "81500,24625,83000,25375"
)
(Line
uid 612,0
sl 0
ro 270
xt "81000,25000,81500,25000"
pts [
"81000,25000"
"81500,25000"
]
)
]
)
sf 1
tg (WTG
uid 613,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 614,0
va (VaSet
font "charter,8,0"
)
xt "84000,24500,89900,25500"
st "TXRUNDISP_0"
blo "84000,25300"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 615,0
decl (Decl
n "TXRUNDISP_0"
t "std_logic"
o 89
suid 97,0
)
declText (MLText
uid 616,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,198975,37100,200175"
st "TXRUNDISP_0          : std_logic
"
)
)
*125 (PortIoIn
uid 623,0
shape (CompositeShape
uid 624,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 625,0
sl 0
ro 270
xt "-4000,42625,-2500,43375"
)
(Line
uid 626,0
sl 0
ro 270
xt "-2500,43000,-2000,43000"
pts [
"-2500,43000"
"-2000,43000"
]
)
]
)
sf 1
tg (WTG
uid 627,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 628,0
va (VaSet
font "charter,8,0"
)
xt "-14100,42500,-5000,43500"
st "RX_SIGNAL_DETECT_0"
ju 2
blo "-5000,43300"
tm "WireNameMgr"
)
)
)
*126 (Net
uid 629,0
decl (Decl
n "RX_SIGNAL_DETECT_0"
t "std_logic"
o 90
suid 98,0
)
declText (MLText
uid 630,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,200175,39000,201375"
st "RX_SIGNAL_DETECT_0   : std_logic
"
)
)
*127 (PortIoOut
uid 637,0
shape (CompositeShape
uid 638,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 639,0
sl 0
ro 270
xt "81500,19625,83000,20375"
)
(Line
uid 640,0
sl 0
ro 270
xt "81000,20000,81500,20000"
pts [
"81000,20000"
"81500,20000"
]
)
]
)
sf 1
tg (WTG
uid 641,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 642,0
va (VaSet
font "charter,8,0"
)
xt "84000,19500,87000,20500"
st "TX1N_0"
blo "84000,20300"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 643,0
decl (Decl
n "TX1N_0"
t "std_logic"
o 91
suid 99,0
)
declText (MLText
uid 644,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,201375,35400,202575"
st "TX1N_0               : std_logic
"
)
)
*129 (PortIoOut
uid 651,0
shape (CompositeShape
uid 652,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 653,0
sl 0
ro 270
xt "81500,18625,83000,19375"
)
(Line
uid 654,0
sl 0
ro 270
xt "81000,19000,81500,19000"
pts [
"81000,19000"
"81500,19000"
]
)
]
)
sf 1
tg (WTG
uid 655,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 656,0
va (VaSet
font "charter,8,0"
)
xt "84000,18500,86900,19500"
st "TX1P_0"
blo "84000,19300"
tm "WireNameMgr"
)
)
)
*130 (Net
uid 657,0
decl (Decl
n "TX1P_0"
t "std_logic"
o 92
suid 100,0
)
declText (MLText
uid 658,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,202575,35300,203775"
st "TX1P_0               : std_logic
"
)
)
*131 (PortIoIn
uid 665,0
shape (CompositeShape
uid 666,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 667,0
sl 0
ro 270
xt "-4000,24625,-2500,25375"
)
(Line
uid 668,0
sl 0
ro 270
xt "-2500,25000,-2000,25000"
pts [
"-2500,25000"
"-2000,25000"
]
)
]
)
sf 1
tg (WTG
uid 669,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 670,0
va (VaSet
font "charter,8,0"
)
xt "-8000,24500,-5000,25500"
st "RX1N_0"
ju 2
blo "-5000,25300"
tm "WireNameMgr"
)
)
)
*132 (Net
uid 671,0
decl (Decl
n "RX1N_0"
t "std_logic"
o 93
suid 101,0
)
declText (MLText
uid 672,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,203775,35500,204975"
st "RX1N_0               : std_logic
"
)
)
*133 (PortIoIn
uid 679,0
shape (CompositeShape
uid 680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 681,0
sl 0
ro 270
xt "-4000,40625,-2500,41375"
)
(Line
uid 682,0
sl 0
ro 270
xt "-2500,41000,-2000,41000"
pts [
"-2500,41000"
"-2000,41000"
]
)
]
)
sf 1
tg (WTG
uid 683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 684,0
va (VaSet
font "charter,8,0"
)
xt "-7900,40500,-5000,41500"
st "RX1P_0"
ju 2
blo "-5000,41300"
tm "WireNameMgr"
)
)
)
*134 (Net
uid 685,0
decl (Decl
n "RX1P_0"
t "std_logic"
o 94
suid 102,0
)
declText (MLText
uid 686,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,204975,35400,206175"
st "RX1P_0               : std_logic
"
)
)
*135 (PortIoIn
uid 693,0
shape (CompositeShape
uid 694,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 695,0
sl 0
ro 270
xt "-4000,22625,-2500,23375"
)
(Line
uid 696,0
sl 0
ro 270
xt "-2500,23000,-2000,23000"
pts [
"-2500,23000"
"-2000,23000"
]
)
]
)
sf 1
tg (WTG
uid 697,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 698,0
va (VaSet
font "charter,8,0"
)
xt "-9000,22500,-5000,23500"
st "RXSYNC_0"
ju 2
blo "-5000,23300"
tm "WireNameMgr"
)
)
)
*136 (Net
uid 699,0
decl (Decl
n "RXSYNC_0"
t "std_logic"
o 95
suid 103,0
)
declText (MLText
uid 700,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,206175,36300,207375"
st "RXSYNC_0             : std_logic
"
)
)
*137 (PortIoIn
uid 707,0
shape (CompositeShape
uid 708,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 709,0
sl 0
ro 270
xt "-4000,118625,-2500,119375"
)
(Line
uid 710,0
sl 0
ro 270
xt "-2500,119000,-2000,119000"
pts [
"-2500,119000"
"-2000,119000"
]
)
]
)
sf 1
tg (WTG
uid 711,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 712,0
va (VaSet
font "charter,8,0"
)
xt "-13500,118500,-5000,119500"
st "ENMCOMMAALIGN_1"
ju 2
blo "-5000,119300"
tm "WireNameMgr"
)
)
)
*138 (Net
uid 713,0
decl (Decl
n "ENMCOMMAALIGN_1"
t "std_logic"
o 96
suid 104,0
)
declText (MLText
uid 714,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,207375,39400,208575"
st "ENMCOMMAALIGN_1      : std_logic
"
)
)
*139 (PortIoIn
uid 721,0
shape (CompositeShape
uid 722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 723,0
sl 0
ro 270
xt "-4000,117625,-2500,118375"
)
(Line
uid 724,0
sl 0
ro 270
xt "-2500,118000,-2000,118000"
pts [
"-2500,118000"
"-2000,118000"
]
)
]
)
sf 1
tg (WTG
uid 725,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 726,0
va (VaSet
font "charter,8,0"
)
xt "-13300,117500,-5000,118500"
st "ENPCOMMAALIGN_1"
ju 2
blo "-5000,118300"
tm "WireNameMgr"
)
)
)
*140 (Net
uid 727,0
decl (Decl
n "ENPCOMMAALIGN_1"
t "std_logic"
o 97
suid 105,0
)
declText (MLText
uid 728,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,208575,39100,209775"
st "ENPCOMMAALIGN_1      : std_logic
"
)
)
*141 (PortIoIn
uid 735,0
shape (CompositeShape
uid 736,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 737,0
sl 0
ro 270
xt "-4000,119625,-2500,120375"
)
(Line
uid 738,0
sl 0
ro 270
xt "-2500,120000,-2000,120000"
pts [
"-2500,120000"
"-2000,120000"
]
)
]
)
sf 1
tg (WTG
uid 739,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 740,0
va (VaSet
font "charter,8,0"
)
xt "-13100,119500,-5000,120500"
st "LOOPBACK_1 : (1:0)"
ju 2
blo "-5000,120300"
tm "WireNameMgr"
)
)
)
*142 (Net
uid 741,0
decl (Decl
n "LOOPBACK_1"
t "std_logic_vector"
b "(1 downto 0)"
o 98
suid 106,0
)
declText (MLText
uid 742,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,209775,46600,210975"
st "LOOPBACK_1           : std_logic_vector(1 downto 0)
"
)
)
*143 (PortIoIn
uid 749,0
shape (CompositeShape
uid 750,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 751,0
sl 0
ro 270
xt "-4000,116625,-2500,117375"
)
(Line
uid 752,0
sl 0
ro 270
xt "-2500,117000,-2000,117000"
pts [
"-2500,117000"
"-2000,117000"
]
)
]
)
sf 1
tg (WTG
uid 753,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 754,0
va (VaSet
font "charter,8,0"
)
xt "-9300,116500,-5000,117500"
st "REFCLK1_1"
ju 2
blo "-5000,117300"
tm "WireNameMgr"
)
)
)
*144 (Net
uid 755,0
decl (Decl
n "REFCLK1_1"
t "std_logic"
o 99
suid 107,0
)
declText (MLText
uid 756,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,210975,36400,212175"
st "REFCLK1_1            : std_logic
"
)
)
*145 (PortIoIn
uid 763,0
shape (CompositeShape
uid 764,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 765,0
sl 0
ro 270
xt "-4000,115625,-2500,116375"
)
(Line
uid 766,0
sl 0
ro 270
xt "-2500,116000,-2000,116000"
pts [
"-2500,116000"
"-2000,116000"
]
)
]
)
sf 1
tg (WTG
uid 767,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 768,0
va (VaSet
font "charter,8,0"
)
xt "-9300,115500,-5000,116500"
st "REFCLK2_1"
ju 2
blo "-5000,116300"
tm "WireNameMgr"
)
)
)
*146 (Net
uid 769,0
decl (Decl
n "REFCLK2_1"
t "std_logic"
o 100
suid 108,0
)
declText (MLText
uid 770,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,212175,36400,213375"
st "REFCLK2_1            : std_logic
"
)
)
*147 (PortIoIn
uid 777,0
shape (CompositeShape
uid 778,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 779,0
sl 0
ro 270
xt "-4000,114625,-2500,115375"
)
(Line
uid 780,0
sl 0
ro 270
xt "-2500,115000,-2000,115000"
pts [
"-2500,115000"
"-2000,115000"
]
)
]
)
sf 1
tg (WTG
uid 781,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 782,0
va (VaSet
font "charter,8,0"
)
xt "-10400,114500,-5000,115500"
st "RXUSRCLK_1"
ju 2
blo "-5000,115300"
tm "WireNameMgr"
)
)
)
*148 (Net
uid 783,0
decl (Decl
n "RXUSRCLK_1"
t "std_logic"
o 101
suid 109,0
)
declText (MLText
uid 784,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,213375,37000,214575"
st "RXUSRCLK_1           : std_logic
"
)
)
*149 (PortIoIn
uid 791,0
shape (CompositeShape
uid 792,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 793,0
sl 0
ro 270
xt "-4000,113625,-2500,114375"
)
(Line
uid 794,0
sl 0
ro 270
xt "-2500,114000,-2000,114000"
pts [
"-2500,114000"
"-2000,114000"
]
)
]
)
sf 1
tg (WTG
uid 795,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 796,0
va (VaSet
font "charter,8,0"
)
xt "-10900,113500,-5000,114500"
st "RXUSRCLK2_1"
ju 2
blo "-5000,114300"
tm "WireNameMgr"
)
)
)
*150 (Net
uid 797,0
decl (Decl
n "RXUSRCLK2_1"
t "std_logic"
o 102
suid 110,0
)
declText (MLText
uid 798,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,214575,37300,215775"
st "RXUSRCLK2_1          : std_logic
"
)
)
*151 (PortIoIn
uid 805,0
shape (CompositeShape
uid 806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 807,0
sl 0
ro 270
xt "-4000,112625,-2500,113375"
)
(Line
uid 808,0
sl 0
ro 270
xt "-2500,113000,-2000,113000"
pts [
"-2500,113000"
"-2000,113000"
]
)
]
)
sf 1
tg (WTG
uid 809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 810,0
va (VaSet
font "charter,8,0"
)
xt "-9400,112500,-5000,113500"
st "RXRESET_1"
ju 2
blo "-5000,113300"
tm "WireNameMgr"
)
)
)
*152 (Net
uid 811,0
decl (Decl
n "RXRESET_1"
t "std_logic"
o 103
suid 111,0
)
declText (MLText
uid 812,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,215775,36400,216975"
st "RXRESET_1            : std_logic
"
)
)
*153 (PortIoIn
uid 819,0
shape (CompositeShape
uid 820,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 821,0
sl 0
ro 270
xt "-4000,111625,-2500,112375"
)
(Line
uid 822,0
sl 0
ro 270
xt "-2500,112000,-2000,112000"
pts [
"-2500,112000"
"-2000,112000"
]
)
]
)
sf 1
tg (WTG
uid 823,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 824,0
va (VaSet
font "charter,8,0"
)
xt "-11200,111500,-5000,112500"
st "RXPMARESET1"
ju 2
blo "-5000,112300"
tm "WireNameMgr"
)
)
)
*154 (Net
uid 825,0
decl (Decl
n "RXPMARESET1"
t "std_logic"
o 104
suid 112,0
)
declText (MLText
uid 826,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,216975,37500,218175"
st "RXPMARESET1          : std_logic
"
)
)
*155 (PortIoIn
uid 833,0
shape (CompositeShape
uid 834,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 835,0
sl 0
ro 270
xt "-4000,110625,-2500,111375"
)
(Line
uid 836,0
sl 0
ro 270
xt "-2500,111000,-2000,111000"
pts [
"-2500,111000"
"-2000,111000"
]
)
]
)
sf 1
tg (WTG
uid 837,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 838,0
va (VaSet
font "charter,8,0"
)
xt "-13700,110500,-5000,111500"
st "TXCHARDISPMODE_1"
ju 2
blo "-5000,111300"
tm "WireNameMgr"
)
)
)
*156 (Net
uid 839,0
decl (Decl
n "TXCHARDISPMODE_1"
t "std_logic"
o 105
suid 113,0
)
declText (MLText
uid 840,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,218175,39300,219375"
st "TXCHARDISPMODE_1     : std_logic
"
)
)
*157 (PortIoIn
uid 847,0
shape (CompositeShape
uid 848,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 849,0
sl 0
ro 270
xt "-4000,109625,-2500,110375"
)
(Line
uid 850,0
sl 0
ro 270
xt "-2500,110000,-2000,110000"
pts [
"-2500,110000"
"-2000,110000"
]
)
]
)
sf 1
tg (WTG
uid 851,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
font "charter,8,0"
)
xt "-12700,109500,-5000,110500"
st "TXCHARDISPVAL_1"
ju 2
blo "-5000,110300"
tm "WireNameMgr"
)
)
)
*158 (Net
uid 853,0
decl (Decl
n "TXCHARDISPVAL_1"
t "std_logic"
o 106
suid 114,0
)
declText (MLText
uid 854,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,219375,38500,220575"
st "TXCHARDISPVAL_1      : std_logic
"
)
)
*159 (PortIoIn
uid 861,0
shape (CompositeShape
uid 862,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 863,0
sl 0
ro 270
xt "-4000,108625,-2500,109375"
)
(Line
uid 864,0
sl 0
ro 270
xt "-2500,109000,-2000,109000"
pts [
"-2500,109000"
"-2000,109000"
]
)
]
)
sf 1
tg (WTG
uid 865,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 866,0
va (VaSet
font "charter,8,0"
)
xt "-10700,108500,-5000,109500"
st "TXCHARISK_1"
ju 2
blo "-5000,109300"
tm "WireNameMgr"
)
)
)
*160 (Net
uid 867,0
decl (Decl
n "TXCHARISK_1"
t "std_logic"
o 107
suid 115,0
)
declText (MLText
uid 868,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,220575,37200,221775"
st "TXCHARISK_1          : std_logic
"
)
)
*161 (PortIoIn
uid 875,0
shape (CompositeShape
uid 876,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 877,0
sl 0
ro 270
xt "-4000,107625,-2500,108375"
)
(Line
uid 878,0
sl 0
ro 270
xt "-2500,108000,-2000,108000"
pts [
"-2500,108000"
"-2000,108000"
]
)
]
)
sf 1
tg (WTG
uid 879,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 880,0
va (VaSet
font "charter,8,0"
)
xt "-12100,107500,-5000,108500"
st "TXDATA_1 : (7:0)"
ju 2
blo "-5000,108300"
tm "WireNameMgr"
)
)
)
*162 (Net
uid 881,0
decl (Decl
n "TXDATA_1"
t "std_logic_vector"
b "(7 downto 0)"
o 108
suid 116,0
)
declText (MLText
uid 882,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,221775,45700,222975"
st "TXDATA_1             : std_logic_vector(7 downto 0)
"
)
)
*163 (PortIoIn
uid 889,0
shape (CompositeShape
uid 890,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 891,0
sl 0
ro 270
xt "-4000,106625,-2500,107375"
)
(Line
uid 892,0
sl 0
ro 270
xt "-2500,107000,-2000,107000"
pts [
"-2500,107000"
"-2000,107000"
]
)
]
)
sf 1
tg (WTG
uid 893,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
font "charter,8,0"
)
xt "-10400,106500,-5000,107500"
st "TXUSRCLK_1"
ju 2
blo "-5000,107300"
tm "WireNameMgr"
)
)
)
*164 (Net
uid 895,0
decl (Decl
n "TXUSRCLK_1"
t "std_logic"
o 109
suid 117,0
)
declText (MLText
uid 896,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,222975,36900,224175"
st "TXUSRCLK_1           : std_logic
"
)
)
*165 (PortIoIn
uid 903,0
shape (CompositeShape
uid 904,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 905,0
sl 0
ro 270
xt "-4000,150625,-2500,151375"
)
(Line
uid 906,0
sl 0
ro 270
xt "-2500,151000,-2000,151000"
pts [
"-2500,151000"
"-2000,151000"
]
)
]
)
sf 1
tg (WTG
uid 907,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 908,0
va (VaSet
font "charter,8,0"
)
xt "-10900,150500,-5000,151500"
st "TXUSRCLK2_1"
ju 2
blo "-5000,151300"
tm "WireNameMgr"
)
)
)
*166 (Net
uid 909,0
decl (Decl
n "TXUSRCLK2_1"
t "std_logic"
o 110
suid 118,0
)
declText (MLText
uid 910,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,224175,37200,225375"
st "TXUSRCLK2_1          : std_logic
"
)
)
*167 (PortIoIn
uid 917,0
shape (CompositeShape
uid 918,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 919,0
sl 0
ro 270
xt "-4000,104625,-2500,105375"
)
(Line
uid 920,0
sl 0
ro 270
xt "-2500,105000,-2000,105000"
pts [
"-2500,105000"
"-2000,105000"
]
)
]
)
sf 1
tg (WTG
uid 921,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 922,0
va (VaSet
font "charter,8,0"
)
xt "-9400,104500,-5000,105500"
st "TXRESET_1"
ju 2
blo "-5000,105300"
tm "WireNameMgr"
)
)
)
*168 (Net
uid 923,0
decl (Decl
n "TXRESET_1"
t "std_logic"
o 111
suid 119,0
)
declText (MLText
uid 924,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,225375,36300,226575"
st "TXRESET_1            : std_logic
"
)
)
*169 (PortIoOut
uid 931,0
shape (CompositeShape
uid 932,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 933,0
sl 0
ro 270
xt "81500,39625,83000,40375"
)
(Line
uid 934,0
sl 0
ro 270
xt "81000,40000,81500,40000"
pts [
"81000,40000"
"81500,40000"
]
)
]
)
sf 1
tg (WTG
uid 935,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 936,0
va (VaSet
font "charter,8,0"
)
xt "84000,39500,89700,40500"
st "DO_1 : (15:0)"
blo "84000,40300"
tm "WireNameMgr"
)
)
)
*170 (Net
uid 937,0
decl (Decl
n "DO_1"
t "std_logic_vector"
b "(15 downto 0)"
o 112
suid 120,0
)
declText (MLText
uid 938,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,226575,45100,227775"
st "DO_1                 : std_logic_vector(15 downto 0)
"
)
)
*171 (PortIoOut
uid 945,0
shape (CompositeShape
uid 946,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 947,0
sl 0
ro 270
xt "81500,40625,83000,41375"
)
(Line
uid 948,0
sl 0
ro 270
xt "81000,41000,81500,41000"
pts [
"81000,41000"
"81500,41000"
]
)
]
)
sf 1
tg (WTG
uid 949,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 950,0
va (VaSet
font "charter,8,0"
)
xt "84000,40500,87100,41500"
st "DRDY_1"
blo "84000,41300"
tm "WireNameMgr"
)
)
)
*172 (Net
uid 951,0
decl (Decl
n "DRDY_1"
t "std_logic"
o 113
suid 121,0
)
declText (MLText
uid 952,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,227775,35700,228975"
st "DRDY_1               : std_logic
"
)
)
*173 (PortIoOut
uid 959,0
shape (CompositeShape
uid 960,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 961,0
sl 0
ro 270
xt "81500,113625,83000,114375"
)
(Line
uid 962,0
sl 0
ro 270
xt "81000,114000,81500,114000"
pts [
"81000,114000"
"81500,114000"
]
)
]
)
sf 1
tg (WTG
uid 963,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 964,0
va (VaSet
font "charter,8,0"
)
xt "84000,113500,89500,114500"
st "RXBUFERR_1"
blo "84000,114300"
tm "WireNameMgr"
)
)
)
*174 (Net
uid 965,0
decl (Decl
n "RXBUFERR_1"
t "std_logic"
o 114
suid 122,0
)
declText (MLText
uid 966,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,228975,37000,230175"
st "RXBUFERR_1           : std_logic
"
)
)
*175 (PortIoOut
uid 973,0
shape (CompositeShape
uid 974,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 975,0
sl 0
ro 270
xt "81500,112625,83000,113375"
)
(Line
uid 976,0
sl 0
ro 270
xt "81000,113000,81500,113000"
pts [
"81000,113000"
"81500,113000"
]
)
]
)
sf 1
tg (WTG
uid 977,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 978,0
va (VaSet
font "charter,8,0"
)
xt "84000,112500,92200,113500"
st "RXCHARISCOMMA_1"
blo "84000,113300"
tm "WireNameMgr"
)
)
)
*176 (Net
uid 979,0
decl (Decl
n "RXCHARISCOMMA_1"
t "std_logic"
o 115
suid 123,0
)
declText (MLText
uid 980,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,230175,39400,231375"
st "RXCHARISCOMMA_1      : std_logic
"
)
)
*177 (PortIoOut
uid 987,0
shape (CompositeShape
uid 988,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 989,0
sl 0
ro 270
xt "81500,117625,83000,118375"
)
(Line
uid 990,0
sl 0
ro 270
xt "81000,118000,81500,118000"
pts [
"81000,118000"
"81500,118000"
]
)
]
)
sf 1
tg (WTG
uid 991,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 992,0
va (VaSet
font "charter,8,0"
)
xt "84000,117500,89700,118500"
st "RXCHARISK_1"
blo "84000,118300"
tm "WireNameMgr"
)
)
)
*178 (Net
uid 993,0
decl (Decl
n "RXCHARISK_1"
t "std_logic"
o 116
suid 124,0
)
declText (MLText
uid 994,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,231375,37300,232575"
st "RXCHARISK_1          : std_logic
"
)
)
*179 (PortIoOut
uid 1001,0
shape (CompositeShape
uid 1002,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1003,0
sl 0
ro 270
xt "81500,116625,83000,117375"
)
(Line
uid 1004,0
sl 0
ro 270
xt "81000,117000,81500,117000"
pts [
"81000,117000"
"81500,117000"
]
)
]
)
sf 1
tg (WTG
uid 1005,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1006,0
va (VaSet
font "charter,8,0"
)
xt "84000,116500,93600,117500"
st "RXCLKCORCNT_1 : (2:0)"
blo "84000,117300"
tm "WireNameMgr"
)
)
)
*180 (Net
uid 1007,0
decl (Decl
n "RXCLKCORCNT_1"
t "std_logic_vector"
b "(2 downto 0)"
o 117
suid 125,0
)
declText (MLText
uid 1008,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,232575,47700,233775"
st "RXCLKCORCNT_1        : std_logic_vector(2 downto 0)
"
)
)
*181 (PortIoOut
uid 1015,0
shape (CompositeShape
uid 1016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1017,0
sl 0
ro 270
xt "81500,111625,83000,112375"
)
(Line
uid 1018,0
sl 0
ro 270
xt "81000,112000,81500,112000"
pts [
"81000,112000"
"81500,112000"
]
)
]
)
sf 1
tg (WTG
uid 1019,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1020,0
va (VaSet
font "charter,8,0"
)
xt "84000,111500,91000,112500"
st "RXCOMMADET_1"
blo "84000,112300"
tm "WireNameMgr"
)
)
)
*182 (Net
uid 1021,0
decl (Decl
n "RXCOMMADET_1"
t "std_logic"
o 118
suid 126,0
)
declText (MLText
uid 1022,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,233775,38300,234975"
st "RXCOMMADET_1         : std_logic
"
)
)
*183 (PortIoOut
uid 1029,0
shape (CompositeShape
uid 1030,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1031,0
sl 0
ro 270
xt "81500,115625,83000,116375"
)
(Line
uid 1032,0
sl 0
ro 270
xt "81000,116000,81500,116000"
pts [
"81000,116000"
"81500,116000"
]
)
]
)
sf 1
tg (WTG
uid 1033,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1034,0
va (VaSet
font "charter,8,0"
)
xt "84000,115500,91100,116500"
st "RXDATA_1 : (7:0)"
blo "84000,116300"
tm "WireNameMgr"
)
)
)
*184 (Net
uid 1035,0
decl (Decl
n "RXDATA_1"
t "std_logic_vector"
b "(7 downto 0)"
o 119
suid 127,0
)
declText (MLText
uid 1036,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,234975,45800,236175"
st "RXDATA_1             : std_logic_vector(7 downto 0)
"
)
)
*185 (PortIoOut
uid 1043,0
shape (CompositeShape
uid 1044,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1045,0
sl 0
ro 270
xt "81500,110625,83000,111375"
)
(Line
uid 1046,0
sl 0
ro 270
xt "81000,111000,81500,111000"
pts [
"81000,111000"
"81500,111000"
]
)
]
)
sf 1
tg (WTG
uid 1047,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1048,0
va (VaSet
font "charter,8,0"
)
xt "84000,110500,89700,111500"
st "RXDISPERR_1"
blo "84000,111300"
tm "WireNameMgr"
)
)
)
*186 (Net
uid 1049,0
decl (Decl
n "RXDISPERR_1"
t "std_logic"
o 120
suid 128,0
)
declText (MLText
uid 1050,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,236175,37000,237375"
st "RXDISPERR_1          : std_logic
"
)
)
*187 (PortIoOut
uid 1057,0
shape (CompositeShape
uid 1058,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1059,0
sl 0
ro 270
xt "81500,41625,83000,42375"
)
(Line
uid 1060,0
sl 0
ro 270
xt "81000,42000,81500,42000"
pts [
"81000,42000"
"81500,42000"
]
)
]
)
sf 1
tg (WTG
uid 1061,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1062,0
va (VaSet
font "charter,8,0"
)
xt "84000,41500,91300,42500"
st "RXNOTINTABLE_1"
blo "84000,42300"
tm "WireNameMgr"
)
)
)
*188 (Net
uid 1063,0
decl (Decl
n "RXNOTINTABLE_1"
t "std_logic"
o 121
suid 129,0
)
declText (MLText
uid 1064,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,237375,38000,238575"
st "RXNOTINTABLE_1       : std_logic
"
)
)
*189 (PortIoOut
uid 1071,0
shape (CompositeShape
uid 1072,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1073,0
sl 0
ro 270
xt "81500,109625,83000,110375"
)
(Line
uid 1074,0
sl 0
ro 270
xt "81000,110000,81500,110000"
pts [
"81000,110000"
"81500,110000"
]
)
]
)
sf 1
tg (WTG
uid 1075,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1076,0
va (VaSet
font "charter,8,0"
)
xt "84000,109500,89700,110500"
st "RXREALIGN_1"
blo "84000,110300"
tm "WireNameMgr"
)
)
)
*190 (Net
uid 1077,0
decl (Decl
n "RXREALIGN_1"
t "std_logic"
o 122
suid 130,0
)
declText (MLText
uid 1078,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,238575,37000,239775"
st "RXREALIGN_1          : std_logic
"
)
)
*191 (PortIoOut
uid 1085,0
shape (CompositeShape
uid 1086,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1087,0
sl 0
ro 270
xt "81500,108625,83000,109375"
)
(Line
uid 1088,0
sl 0
ro 270
xt "81000,109000,81500,109000"
pts [
"81000,109000"
"81500,109000"
]
)
]
)
sf 1
tg (WTG
uid 1089,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1090,0
va (VaSet
font "charter,8,0"
)
xt "84000,108500,89800,109500"
st "RXRECCLK1_1"
blo "84000,109300"
tm "WireNameMgr"
)
)
)
*192 (Net
uid 1091,0
decl (Decl
n "RXRECCLK1_1"
t "std_logic"
o 123
suid 131,0
)
declText (MLText
uid 1092,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,239775,37200,240975"
st "RXRECCLK1_1          : std_logic
"
)
)
*193 (PortIoOut
uid 1099,0
shape (CompositeShape
uid 1100,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1101,0
sl 0
ro 270
xt "81500,114625,83000,115375"
)
(Line
uid 1102,0
sl 0
ro 270
xt "81000,115000,81500,115000"
pts [
"81000,115000"
"81500,115000"
]
)
]
)
sf 1
tg (WTG
uid 1103,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1104,0
va (VaSet
font "charter,8,0"
)
xt "84000,114500,89900,115500"
st "RXRUNDISP_1"
blo "84000,115300"
tm "WireNameMgr"
)
)
)
*194 (Net
uid 1105,0
decl (Decl
n "RXRUNDISP_1"
t "std_logic"
o 124
suid 132,0
)
declText (MLText
uid 1106,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,240975,37200,242175"
st "RXRUNDISP_1          : std_logic
"
)
)
*195 (PortIoOut
uid 1113,0
shape (CompositeShape
uid 1114,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1115,0
sl 0
ro 270
xt "81500,42625,83000,43375"
)
(Line
uid 1116,0
sl 0
ro 270
xt "81000,43000,81500,43000"
pts [
"81000,43000"
"81500,43000"
]
)
]
)
sf 1
tg (WTG
uid 1117,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1118,0
va (VaSet
font "charter,8,0"
)
xt "84000,42500,92100,43500"
st "RXSTATUS_1 : (5:0)"
blo "84000,43300"
tm "WireNameMgr"
)
)
)
*196 (Net
uid 1119,0
decl (Decl
n "RXSTATUS_1"
t "std_logic_vector"
b "(5 downto 0)"
o 125
suid 133,0
)
declText (MLText
uid 1120,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,242175,46400,243375"
st "RXSTATUS_1           : std_logic_vector(5 downto 0)
"
)
)
*197 (PortIoOut
uid 1127,0
shape (CompositeShape
uid 1128,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1129,0
sl 0
ro 270
xt "81500,107625,83000,108375"
)
(Line
uid 1130,0
sl 0
ro 270
xt "81000,108000,81500,108000"
pts [
"81000,108000"
"81500,108000"
]
)
]
)
sf 1
tg (WTG
uid 1131,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1132,0
va (VaSet
font "charter,8,0"
)
xt "84000,107500,89500,108500"
st "TXBUFERR_1"
blo "84000,108300"
tm "WireNameMgr"
)
)
)
*198 (Net
uid 1133,0
decl (Decl
n "TXBUFERR_1"
t "std_logic"
o 126
suid 134,0
)
declText (MLText
uid 1134,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,243375,36900,244575"
st "TXBUFERR_1           : std_logic
"
)
)
*199 (PortIoOut
uid 1141,0
shape (CompositeShape
uid 1142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1143,0
sl 0
ro 270
xt "81500,43625,83000,44375"
)
(Line
uid 1144,0
sl 0
ro 270
xt "81000,44000,81500,44000"
pts [
"81000,44000"
"81500,44000"
]
)
]
)
sf 1
tg (WTG
uid 1145,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1146,0
va (VaSet
font "charter,8,0"
)
xt "84000,43500,90100,44500"
st "TX_PLLLOCK_1"
blo "84000,44300"
tm "WireNameMgr"
)
)
)
*200 (Net
uid 1147,0
decl (Decl
n "TX_PLLLOCK_1"
t "std_logic"
o 127
suid 135,0
)
declText (MLText
uid 1148,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,244575,37100,245775"
st "TX_PLLLOCK_1         : std_logic
"
)
)
*201 (PortIoOut
uid 1155,0
shape (CompositeShape
uid 1156,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1157,0
sl 0
ro 270
xt "81500,44625,83000,45375"
)
(Line
uid 1158,0
sl 0
ro 270
xt "81000,45000,81500,45000"
pts [
"81000,45000"
"81500,45000"
]
)
]
)
sf 1
tg (WTG
uid 1159,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1160,0
va (VaSet
font "charter,8,0"
)
xt "84000,44500,90100,45500"
st "RX_PLLLOCK_1"
blo "84000,45300"
tm "WireNameMgr"
)
)
)
*202 (Net
uid 1161,0
decl (Decl
n "RX_PLLLOCK_1"
t "std_logic"
o 128
suid 136,0
)
declText (MLText
uid 1162,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,245775,37200,246975"
st "RX_PLLLOCK_1         : std_logic
"
)
)
*203 (PortIoOut
uid 1169,0
shape (CompositeShape
uid 1170,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1171,0
sl 0
ro 270
xt "81500,45625,83000,46375"
)
(Line
uid 1172,0
sl 0
ro 270
xt "81000,46000,81500,46000"
pts [
"81000,46000"
"81500,46000"
]
)
]
)
sf 1
tg (WTG
uid 1173,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1174,0
va (VaSet
font "charter,8,0"
)
xt "84000,45500,90000,46500"
st "TXOUTCLK1_1"
blo "84000,46300"
tm "WireNameMgr"
)
)
)
*204 (Net
uid 1175,0
decl (Decl
n "TXOUTCLK1_1"
t "std_logic"
o 129
suid 137,0
)
declText (MLText
uid 1176,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,246975,37300,248175"
st "TXOUTCLK1_1          : std_logic
"
)
)
*205 (PortIoOut
uid 1183,0
shape (CompositeShape
uid 1184,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1185,0
sl 0
ro 270
xt "81500,106625,83000,107375"
)
(Line
uid 1186,0
sl 0
ro 270
xt "81000,107000,81500,107000"
pts [
"81000,107000"
"81500,107000"
]
)
]
)
sf 1
tg (WTG
uid 1187,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1188,0
va (VaSet
font "charter,8,0"
)
xt "84000,106500,89900,107500"
st "TXRUNDISP_1"
blo "84000,107300"
tm "WireNameMgr"
)
)
)
*206 (Net
uid 1189,0
decl (Decl
n "TXRUNDISP_1"
t "std_logic"
o 130
suid 138,0
)
declText (MLText
uid 1190,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,248175,37100,249375"
st "TXRUNDISP_1          : std_logic
"
)
)
*207 (PortIoIn
uid 1197,0
shape (CompositeShape
uid 1198,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1199,0
sl 0
ro 270
xt "-4000,120625,-2500,121375"
)
(Line
uid 1200,0
sl 0
ro 270
xt "-2500,121000,-2000,121000"
pts [
"-2500,121000"
"-2000,121000"
]
)
]
)
sf 1
tg (WTG
uid 1201,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1202,0
va (VaSet
font "charter,8,0"
)
xt "-14100,120500,-5000,121500"
st "RX_SIGNAL_DETECT_1"
ju 2
blo "-5000,121300"
tm "WireNameMgr"
)
)
)
*208 (Net
uid 1203,0
decl (Decl
n "RX_SIGNAL_DETECT_1"
t "std_logic"
o 131
suid 139,0
)
declText (MLText
uid 1204,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,249375,39000,250575"
st "RX_SIGNAL_DETECT_1   : std_logic
"
)
)
*209 (PortIoOut
uid 1211,0
shape (CompositeShape
uid 1212,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1213,0
sl 0
ro 270
xt "81500,105625,83000,106375"
)
(Line
uid 1214,0
sl 0
ro 270
xt "81000,106000,81500,106000"
pts [
"81000,106000"
"81500,106000"
]
)
]
)
sf 1
tg (WTG
uid 1215,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1216,0
va (VaSet
font "charter,8,0"
)
xt "84000,105500,87000,106500"
st "TX1N_1"
blo "84000,106300"
tm "WireNameMgr"
)
)
)
*210 (Net
uid 1217,0
decl (Decl
n "TX1N_1"
t "std_logic"
o 132
suid 140,0
)
declText (MLText
uid 1218,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,250575,35400,251775"
st "TX1N_1               : std_logic
"
)
)
*211 (PortIoOut
uid 1225,0
shape (CompositeShape
uid 1226,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1227,0
sl 0
ro 270
xt "81500,104625,83000,105375"
)
(Line
uid 1228,0
sl 0
ro 270
xt "81000,105000,81500,105000"
pts [
"81000,105000"
"81500,105000"
]
)
]
)
sf 1
tg (WTG
uid 1229,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1230,0
va (VaSet
font "charter,8,0"
)
xt "84000,104500,86900,105500"
st "TX1P_1"
blo "84000,105300"
tm "WireNameMgr"
)
)
)
*212 (Net
uid 1231,0
decl (Decl
n "TX1P_1"
t "std_logic"
o 133
suid 141,0
)
declText (MLText
uid 1232,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,251775,35300,252975"
st "TX1P_1               : std_logic
"
)
)
*213 (PortIoIn
uid 1239,0
shape (CompositeShape
uid 1240,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1241,0
sl 0
ro 270
xt "-4000,103625,-2500,104375"
)
(Line
uid 1242,0
sl 0
ro 270
xt "-2500,104000,-2000,104000"
pts [
"-2500,104000"
"-2000,104000"
]
)
]
)
sf 1
tg (WTG
uid 1243,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1244,0
va (VaSet
font "charter,8,0"
)
xt "-8000,103500,-5000,104500"
st "RX1N_1"
ju 2
blo "-5000,104300"
tm "WireNameMgr"
)
)
)
*214 (Net
uid 1245,0
decl (Decl
n "RX1N_1"
t "std_logic"
o 134
suid 142,0
)
declText (MLText
uid 1246,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,252975,35500,254175"
st "RX1N_1               : std_logic
"
)
)
*215 (PortIoIn
uid 1253,0
shape (CompositeShape
uid 1254,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1255,0
sl 0
ro 270
xt "-4000,102625,-2500,103375"
)
(Line
uid 1256,0
sl 0
ro 270
xt "-2500,103000,-2000,103000"
pts [
"-2500,103000"
"-2000,103000"
]
)
]
)
sf 1
tg (WTG
uid 1257,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1258,0
va (VaSet
font "charter,8,0"
)
xt "-7900,102500,-5000,103500"
st "RX1P_1"
ju 2
blo "-5000,103300"
tm "WireNameMgr"
)
)
)
*216 (Net
uid 1259,0
decl (Decl
n "RX1P_1"
t "std_logic"
o 135
suid 143,0
)
declText (MLText
uid 1260,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,254175,35400,255375"
st "RX1P_1               : std_logic
"
)
)
*217 (PortIoIn
uid 1267,0
shape (CompositeShape
uid 1268,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1269,0
sl 0
ro 270
xt "-4000,23625,-2500,24375"
)
(Line
uid 1270,0
sl 0
ro 270
xt "-2500,24000,-2000,24000"
pts [
"-2500,24000"
"-2000,24000"
]
)
]
)
sf 1
tg (WTG
uid 1271,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1272,0
va (VaSet
font "charter,8,0"
)
xt "-9000,23500,-5000,24500"
st "RXSYNC_1"
ju 2
blo "-5000,24300"
tm "WireNameMgr"
)
)
)
*218 (Net
uid 1273,0
decl (Decl
n "RXSYNC_1"
t "std_logic"
o 136
suid 144,0
)
declText (MLText
uid 1274,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,255375,36300,256575"
st "RXSYNC_1             : std_logic
"
)
)
*219 (PortIoIn
uid 1281,0
shape (CompositeShape
uid 1282,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1283,0
sl 0
ro 270
xt "-4000,26625,-2500,27375"
)
(Line
uid 1284,0
sl 0
ro 270
xt "-2500,27000,-2000,27000"
pts [
"-2500,27000"
"-2000,27000"
]
)
]
)
sf 1
tg (WTG
uid 1285,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1286,0
va (VaSet
font "charter,8,0"
)
xt "-11600,26500,-5000,27500"
st "PMARESET_TX0"
ju 2
blo "-5000,27300"
tm "WireNameMgr"
)
)
)
*220 (Net
uid 1287,0
decl (Decl
n "PMARESET_TX0"
t "std_logic"
o 137
suid 145,0
)
declText (MLText
uid 1288,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,256575,37600,257775"
st "PMARESET_TX0         : std_logic
"
)
)
*221 (PortIoIn
uid 1295,0
shape (CompositeShape
uid 1296,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1297,0
sl 0
ro 270
xt "-4000,105625,-2500,106375"
)
(Line
uid 1298,0
sl 0
ro 270
xt "-2500,106000,-2000,106000"
pts [
"-2500,106000"
"-2000,106000"
]
)
]
)
sf 1
tg (WTG
uid 1299,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1300,0
va (VaSet
font "charter,8,0"
)
xt "-11600,105500,-5000,106500"
st "PMARESET_TX1"
ju 2
blo "-5000,106300"
tm "WireNameMgr"
)
)
)
*222 (Net
uid 1301,0
decl (Decl
n "PMARESET_TX1"
t "std_logic"
o 138
suid 146,0
)
declText (MLText
uid 1302,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,257775,37600,258975"
st "PMARESET_TX1         : std_logic
"
)
)
*223 (PortIoIn
uid 1309,0
shape (CompositeShape
uid 1310,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1311,0
sl 0
ro 270
xt "-4000,72625,-2500,73375"
)
(Line
uid 1312,0
sl 0
ro 270
xt "-2500,73000,-2000,73000"
pts [
"-2500,73000"
"-2000,73000"
]
)
]
)
sf 1
tg (WTG
uid 1313,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1314,0
va (VaSet
font "charter,8,0"
)
xt "-7000,72500,-5000,73500"
st "DCLK"
ju 2
blo "-5000,73300"
tm "WireNameMgr"
)
)
)
*224 (Net
uid 1315,0
decl (Decl
n "DCLK"
t "std_logic"
o 139
suid 147,0
)
declText (MLText
uid 1316,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,258975,35000,260175"
st "DCLK                 : std_logic
"
)
)
*225 (PortIoIn
uid 1323,0
shape (CompositeShape
uid 1324,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1325,0
sl 0
ro 270
xt "-4000,21625,-2500,22375"
)
(Line
uid 1326,0
sl 0
ro 270
xt "-2500,22000,-2000,22000"
pts [
"-2500,22000"
"-2000,22000"
]
)
]
)
sf 1
tg (WTG
uid 1327,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1328,0
va (VaSet
font "charter,8,0"
)
xt "-10800,21500,-5000,22500"
st "DCM_LOCKED"
ju 2
blo "-5000,22300"
tm "WireNameMgr"
)
)
)
*226 (Net
uid 1329,0
decl (Decl
n "DCM_LOCKED"
t "std_logic"
o 140
suid 148,0
)
declText (MLText
uid 1330,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,260175,37400,261375"
st "DCM_LOCKED           : std_logic
"
)
)
*227 (SaComponent
uid 1377,0
optionalChildren [
*228 (CptPort
uid 1386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1387,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,61625,51000,62375"
)
tg (CPTG
uid 1388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1389,0
va (VaSet
font "clean,10,0"
)
xt "52000,61500,56500,62500"
st "rxusrclk2"
blo "52000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "rxusrclk2"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*229 (CptPort
uid 1390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1391,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,62625,51000,63375"
)
tg (CPTG
uid 1392,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1393,0
va (VaSet
font "clean,10,0"
)
xt "52000,62500,60500,63500"
st "rxstatus : (5:0)"
blo "52000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "rxstatus"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*230 (CptPort
uid 1394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1395,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,63625,51000,64375"
)
tg (CPTG
uid 1396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1397,0
va (VaSet
font "clean,10,0"
)
xt "52000,63500,58500,64500"
st "rxnotintable"
blo "52000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "rxnotintable"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*231 (CptPort
uid 1398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1399,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,64625,51000,65375"
)
tg (CPTG
uid 1400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1401,0
va (VaSet
font "clean,10,0"
)
xt "52000,64500,59500,65500"
st "rxd_in : (7:0)"
blo "52000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd_in"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*232 (CptPort
uid 1402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1403,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,65625,51000,66375"
)
tg (CPTG
uid 1404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1405,0
va (VaSet
font "clean,10,0"
)
xt "52000,65500,58500,66500"
st "rxcharisk_in"
blo "52000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "rxcharisk_in"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*233 (CptPort
uid 1406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1407,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,66625,51000,67375"
)
tg (CPTG
uid 1408,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1409,0
va (VaSet
font "clean,10,0"
)
xt "52000,66500,58500,67500"
st "rxrundisp_in"
blo "52000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "rxrundisp_in"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*234 (CptPort
uid 1410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1411,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72000,61625,72750,62375"
)
tg (CPTG
uid 1412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1413,0
va (VaSet
font "clean,10,0"
)
xt "61000,61500,71000,62500"
st "rxclkcorcnt : (2:0)"
ju 2
blo "71000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxclkcorcnt"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*235 (CptPort
uid 1414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1415,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72000,62625,72750,63375"
)
tg (CPTG
uid 1416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1417,0
va (VaSet
font "clean,10,0"
)
xt "63000,62500,71000,63500"
st "rxd_out : (7:0)"
ju 2
blo "71000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd_out"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*236 (CptPort
uid 1418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1419,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72000,63625,72750,64375"
)
tg (CPTG
uid 1420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1421,0
va (VaSet
font "clean,10,0"
)
xt "64000,63500,71000,64500"
st "rxcharisk_out"
ju 2
blo "71000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxcharisk_out"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*237 (CptPort
uid 1422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1423,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72000,64625,72750,65375"
)
tg (CPTG
uid 1424,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1425,0
va (VaSet
font "clean,10,0"
)
xt "64000,64500,71000,65500"
st "rxrundisp_out"
ju 2
blo "71000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxrundisp_out"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*238 (CommentText
uid 1486,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1487,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "51000,61000,66000,65000"
)
text (MLText
uid 1488,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "51200,61200,66200,64800"
st "
--------------------------------------------------------------------
   Instantiate the Virtex-4 FX GT11 <=> Virtex-II Pro MGT RocketIO
   shim for EMAC0
  --------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 1378,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "51000,61000,72000,68000"
)
showPorts 0
ttg (MlTextGroup
uid 1379,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
uid 1380,0
va (VaSet
isHidden 1
font "charter,10,1"
)
xt "54000,66700,64900,68000"
st "EthernetInterface2"
blo "54000,67700"
tm "BdLibraryNameMgr"
)
*240 (Text
uid 1381,0
va (VaSet
font "charter,10,1"
)
xt "54000,68000,69000,69300"
st "gt11togt_rxclkcorcnt_shim"
blo "54000,69000"
tm "CptNameMgr"
)
*241 (Text
uid 1382,0
va (VaSet
font "charter,10,1"
)
xt "54000,69300,57800,70600"
st "shim_A"
blo "54000,70300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1383,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1384,0
text (MLText
uid 1385,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "47000,59900,47000,59900"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*242 (SaComponent
uid 1489,0
optionalChildren [
*243 (CptPort
uid 1498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1499,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,77625,51000,78375"
)
tg (CPTG
uid 1500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1501,0
va (VaSet
font "clean,10,0"
)
xt "52000,77500,56500,78500"
st "rxusrclk2"
blo "52000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "rxusrclk2"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*244 (CptPort
uid 1502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1503,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,78625,51000,79375"
)
tg (CPTG
uid 1504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1505,0
va (VaSet
font "clean,10,0"
)
xt "52000,78500,60500,79500"
st "rxstatus : (5:0)"
blo "52000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "rxstatus"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*245 (CptPort
uid 1506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1507,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,79625,51000,80375"
)
tg (CPTG
uid 1508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1509,0
va (VaSet
font "clean,10,0"
)
xt "52000,79500,58500,80500"
st "rxnotintable"
blo "52000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "rxnotintable"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*246 (CptPort
uid 1510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1511,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,80625,51000,81375"
)
tg (CPTG
uid 1512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1513,0
va (VaSet
font "clean,10,0"
)
xt "52000,80500,59500,81500"
st "rxd_in : (7:0)"
blo "52000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "rxd_in"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*247 (CptPort
uid 1514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1515,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,81625,51000,82375"
)
tg (CPTG
uid 1516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1517,0
va (VaSet
font "clean,10,0"
)
xt "52000,81500,58500,82500"
st "rxcharisk_in"
blo "52000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "rxcharisk_in"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*248 (CptPort
uid 1518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1519,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,82625,51000,83375"
)
tg (CPTG
uid 1520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1521,0
va (VaSet
font "clean,10,0"
)
xt "52000,82500,58500,83500"
st "rxrundisp_in"
blo "52000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "rxrundisp_in"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*249 (CptPort
uid 1522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1523,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72000,77625,72750,78375"
)
tg (CPTG
uid 1524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1525,0
va (VaSet
font "clean,10,0"
)
xt "61000,77500,71000,78500"
st "rxclkcorcnt : (2:0)"
ju 2
blo "71000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxclkcorcnt"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*250 (CptPort
uid 1526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1527,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72000,78625,72750,79375"
)
tg (CPTG
uid 1528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1529,0
va (VaSet
font "clean,10,0"
)
xt "63000,78500,71000,79500"
st "rxd_out : (7:0)"
ju 2
blo "71000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd_out"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*251 (CptPort
uid 1530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1531,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72000,79625,72750,80375"
)
tg (CPTG
uid 1532,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1533,0
va (VaSet
font "clean,10,0"
)
xt "64000,79500,71000,80500"
st "rxcharisk_out"
ju 2
blo "71000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxcharisk_out"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*252 (CptPort
uid 1534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1535,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72000,80625,72750,81375"
)
tg (CPTG
uid 1536,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1537,0
va (VaSet
font "clean,10,0"
)
xt "64000,80500,71000,81500"
st "rxrundisp_out"
ju 2
blo "71000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxrundisp_out"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*253 (CommentText
uid 1598,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1599,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "51000,77000,66000,81000"
)
text (MLText
uid 1600,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "51200,77200,66200,80800"
st "
--------------------------------------------------------------------
   Instantiate the Virtex-4 FX GT11 <=> Virtex-II Pro MGT RocketIO
   shim for EMAC1
  --------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 1490,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "51000,77000,72000,84000"
)
showPorts 0
ttg (MlTextGroup
uid 1491,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*254 (Text
uid 1492,0
va (VaSet
isHidden 1
font "charter,10,1"
)
xt "54000,82700,64900,84000"
st "EthernetInterface2"
blo "54000,83700"
tm "BdLibraryNameMgr"
)
*255 (Text
uid 1493,0
va (VaSet
font "charter,10,1"
)
xt "54000,84000,69000,85300"
st "gt11togt_rxclkcorcnt_shim"
blo "54000,85000"
tm "CptNameMgr"
)
*256 (Text
uid 1494,0
va (VaSet
font "charter,10,1"
)
xt "54000,85300,57700,86600"
st "shim_B"
blo "54000,86300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1495,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1496,0
text (MLText
uid 1497,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "47000,75900,47000,75900"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*257 (SaComponent
uid 2065,0
optionalChildren [
*258 (CptPort
uid 2074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,36625,37750,37375"
)
tg (CPTG
uid 2076,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2077,0
va (VaSet
font "clean,10,0"
)
xt "32500,36500,36000,37500"
st "CHBONDI"
ju 2
blo "36000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CHBONDI"
t "bit"
preAdd 0
posAdd 0
o 1
)
)
)
*259 (CptPort
uid 2078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,37625,37750,38375"
)
tg (CPTG
uid 2080,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2081,0
va (VaSet
font "clean,10,0"
)
xt "32500,37500,36000,38500"
st "CHBONDO"
ju 2
blo "36000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CHBONDO"
t "bit"
preAdd 0
posAdd 0
o 2
)
)
)
*260 (CptPort
uid 2082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2083,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,3625,37750,4375"
)
tg (CPTG
uid 2084,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2085,0
va (VaSet
font "clean,10,0"
)
xt "20500,3500,36000,4500"
st "COMBUSIN(15 downto 0) : (15:0)"
ju 2
blo "36000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "COMBUSIN(15 downto 0)"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*261 (CptPort
uid 2086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2087,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,26625,37750,27375"
)
tg (CPTG
uid 2088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2089,0
va (VaSet
font "clean,10,0"
)
xt "20000,26500,36000,27500"
st "COMBUSOUT(15 downto 0) : (15:0)"
ju 2
blo "36000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "COMBUSOUT(15 downto 0)"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*262 (CptPort
uid 2090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2091,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,27625,37750,28375"
)
tg (CPTG
uid 2092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2093,0
va (VaSet
font "clean,10,0"
)
xt "27000,27500,36000,28500"
st "DADDR(7 downto 0)"
ju 2
blo "36000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DADDR(7 downto 0)"
t "std_logic_vector"
preAdd 0
posAdd 0
o 5
)
)
)
*263 (CptPort
uid 2094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2095,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,-1375,4000,-625"
)
tg (CPTG
uid 2096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2097,0
va (VaSet
font "clean,10,0"
)
xt "5000,-1500,7000,-500"
st "DCLK"
blo "5000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*264 (CptPort
uid 2098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2099,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,28625,37750,29375"
)
tg (CPTG
uid 2100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2101,0
va (VaSet
font "clean,10,0"
)
xt "34500,28500,36000,29500"
st "DEN"
ju 2
blo "36000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DEN"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*265 (CptPort
uid 2102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2103,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,29625,37750,30375"
)
tg (CPTG
uid 2104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2105,0
va (VaSet
font "clean,10,0"
)
xt "28000,29500,36000,30500"
st "DI(15 downto 0)"
ju 2
blo "36000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DI(15 downto 0)"
t "std_logic_vector"
preAdd 0
posAdd 0
o 8
)
)
)
*266 (CptPort
uid 2106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2107,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,35625,37750,36375"
)
tg (CPTG
uid 2108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2109,0
va (VaSet
font "clean,10,0"
)
xt "35000,35500,36000,36500"
st "DO"
ju 2
blo "36000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DO"
t "std_logic_vector"
preAdd 0
posAdd 0
o 9
)
)
)
*267 (CptPort
uid 2110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2111,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,8625,37750,9375"
)
tg (CPTG
uid 2112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2113,0
va (VaSet
font "clean,10,0"
)
xt "34000,8500,36000,9500"
st "DRDY"
ju 2
blo "36000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DRDY"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*268 (CptPort
uid 2114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2115,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,30625,37750,31375"
)
tg (CPTG
uid 2116,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2117,0
va (VaSet
font "clean,10,0"
)
xt "34500,30500,36000,31500"
st "DWE"
ju 2
blo "36000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DWE"
t "std_logic"
preAdd 0
posAdd 0
o 11
)
)
)
*269 (CptPort
uid 2118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,38625,37750,39375"
)
tg (CPTG
uid 2120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2121,0
va (VaSet
font "clean,10,0"
)
xt "30500,38500,36000,39500"
st "ENCHANSYNC"
ju 2
blo "36000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ENCHANSYNC"
t "bit"
preAdd 0
posAdd 0
o 12
)
)
)
*270 (CptPort
uid 2122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2123,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,-375,4000,375"
)
tg (CPTG
uid 2124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2125,0
va (VaSet
font "clean,10,0"
)
xt "5000,-500,12000,500"
st "ENMCOMMAALIGN"
blo "5000,300"
)
)
thePort (LogicalPort
decl (Decl
n "ENMCOMMAALIGN"
t "std_logic"
preAdd 0
posAdd 0
o 13
)
)
)
*271 (CptPort
uid 2126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2127,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,625,4000,1375"
)
tg (CPTG
uid 2128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2129,0
va (VaSet
font "clean,10,0"
)
xt "5000,500,12000,1500"
st "ENPCOMMAALIGN"
blo "5000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "ENPCOMMAALIGN"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*272 (CptPort
uid 2130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,21625,4000,22375"
)
tg (CPTG
uid 2132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2133,0
va (VaSet
font "clean,10,0"
)
xt "5000,21500,8500,22500"
st "GREFCLK"
blo "5000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "GREFCLK"
t "bit"
preAdd 0
posAdd 0
o 15
)
)
)
*273 (CptPort
uid 2134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2135,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,31625,37750,32375"
)
tg (CPTG
uid 2136,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2137,0
va (VaSet
font "clean,10,0"
)
xt "25500,31500,36000,32500"
st "LOOPBACK(1 downto 0)"
ju 2
blo "36000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOOPBACK(1 downto 0)"
t "std_logic_vector"
preAdd 0
posAdd 0
o 16
)
)
)
*274 (CptPort
uid 2138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,22625,4000,23375"
)
tg (CPTG
uid 2140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2141,0
va (VaSet
font "clean,10,0"
)
xt "5000,22500,9500,23500"
st "POWERDOWN"
blo "5000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "POWERDOWN"
t "bit"
preAdd 0
posAdd 0
o 17
)
)
)
*275 (CptPort
uid 2142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2143,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,1625,4000,2375"
)
tg (CPTG
uid 2144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2145,0
va (VaSet
font "clean,10,0"
)
xt "5000,1500,8500,2500"
st "REFCLK1"
blo "5000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK1"
t "std_logic"
preAdd 0
posAdd 0
o 18
)
)
)
*276 (CptPort
uid 2146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2147,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,2625,4000,3375"
)
tg (CPTG
uid 2148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2149,0
va (VaSet
font "clean,10,0"
)
xt "5000,2500,8500,3500"
st "REFCLK2"
blo "5000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK2"
t "std_logic"
preAdd 0
posAdd 0
o 19
)
)
)
*277 (CptPort
uid 2150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2151,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,9625,4000,10375"
)
tg (CPTG
uid 2152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2153,0
va (VaSet
font "clean,10,0"
)
xt "5000,9500,7000,10500"
st "RX1N"
blo "5000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "RX1N"
t "std_logic"
preAdd 0
posAdd 0
o 20
)
)
)
*278 (CptPort
uid 2154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2155,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,10625,4000,11375"
)
tg (CPTG
uid 2156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2157,0
va (VaSet
font "clean,10,0"
)
xt "5000,10500,7000,11500"
st "RX1P"
blo "5000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "RX1P"
t "std_logic"
preAdd 0
posAdd 0
o 21
)
)
)
*279 (CptPort
uid 2158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,23625,4000,24375"
)
tg (CPTG
uid 2160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2161,0
va (VaSet
font "clean,10,0"
)
xt "5000,23500,15500,24500"
st "RXBLOCKSYNC64B66BUSE"
blo "5000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "RXBLOCKSYNC64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 22
)
)
)
*280 (CptPort
uid 2162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2163,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,9625,37750,10375"
)
tg (CPTG
uid 2164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2165,0
va (VaSet
font "clean,10,0"
)
xt "32000,9500,36000,10500"
st "RXBUFERR"
ju 2
blo "36000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXBUFERR"
t "std_logic"
preAdd 0
posAdd 0
o 23
)
)
)
*281 (CptPort
uid 2166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,24625,4000,25375"
)
tg (CPTG
uid 2168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2169,0
va (VaSet
font "clean,10,0"
)
xt "5000,24500,9500,25500"
st "RXCALFAIL"
blo "5000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCALFAIL"
t "bit"
preAdd 0
posAdd 0
o 24
)
)
)
*282 (CptPort
uid 2170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2171,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,4625,37750,5375"
)
tg (CPTG
uid 2172,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2173,0
va (VaSet
font "clean,10,0"
)
xt "27500,4500,36000,5500"
st "RXCHARISCOMMA(0)"
ju 2
blo "36000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCHARISCOMMA(0)"
t "std_logic"
preAdd 0
posAdd 0
o 25
)
)
)
*283 (CptPort
uid 2174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2175,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,2625,37750,3375"
)
tg (CPTG
uid 2176,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2177,0
va (VaSet
font "clean,10,0"
)
xt "19000,2500,36000,3500"
st "RXCHARISCOMMA(7 downto 1) : (6:0)"
ju 2
blo "36000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCHARISCOMMA(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 26
)
)
)
*284 (CptPort
uid 2178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2179,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,6625,37750,7375"
)
tg (CPTG
uid 2180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2181,0
va (VaSet
font "clean,10,0"
)
xt "29500,6500,36000,7500"
st "RXCHARISK(0)"
ju 2
blo "36000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCHARISK(0)"
t "std_logic"
preAdd 0
posAdd 0
o 27
)
)
)
*285 (CptPort
uid 2182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2183,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,5625,37750,6375"
)
tg (CPTG
uid 2184,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2185,0
va (VaSet
font "clean,10,0"
)
xt "21000,5500,36000,6500"
st "RXCHARISK(7 downto 1) : (6:0)"
ju 2
blo "36000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCHARISK(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 28
)
)
)
*286 (CptPort
uid 2186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,39625,37750,40375"
)
tg (CPTG
uid 2188,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2189,0
va (VaSet
font "clean,10,0"
)
xt "30000,39500,36000,40500"
st "RXCLKSTABLE"
ju 2
blo "36000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCLKSTABLE"
t "bit"
preAdd 0
posAdd 0
o 29
)
)
)
*287 (CptPort
uid 2190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2191,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,7625,37750,8375"
)
tg (CPTG
uid 2192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2193,0
va (VaSet
font "clean,10,0"
)
xt "30500,7500,36000,8500"
st "RXCOMMADET"
ju 2
blo "36000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCOMMADET"
t "std_logic"
preAdd 0
posAdd 0
o 30
)
)
)
*288 (CptPort
uid 2194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,25625,4000,26375"
)
tg (CPTG
uid 2196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2197,0
va (VaSet
font "clean,10,0"
)
xt "5000,25500,12000,26500"
st "RXCOMMADETUSE"
blo "5000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCOMMADETUSE"
t "bit"
preAdd 0
posAdd 0
o 31
)
)
)
*289 (CptPort
uid 2198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2199,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,3625,4000,4375"
)
tg (CPTG
uid 2200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2201,0
va (VaSet
font "clean,10,0"
)
xt "5000,3500,9000,4500"
st "RXCRCCLK"
blo "5000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCCLK"
t "std_logic"
preAdd 0
posAdd 0
o 32
)
)
)
*290 (CptPort
uid 2202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,26625,4000,27375"
)
tg (CPTG
uid 2204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2205,0
va (VaSet
font "clean,10,0"
)
xt "5000,26500,12500,27500"
st "RXCRCDATAVALID"
blo "5000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCDATAVALID"
t "bit"
preAdd 0
posAdd 0
o 33
)
)
)
*291 (CptPort
uid 2206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,40625,37750,41375"
)
tg (CPTG
uid 2208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2209,0
va (VaSet
font "clean,10,0"
)
xt "28500,40500,36000,41500"
st "RXCRCDATAWIDTH"
ju 2
blo "36000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCRCDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 34
)
)
)
*292 (CptPort
uid 2210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,41625,37750,42375"
)
tg (CPTG
uid 2212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2213,0
va (VaSet
font "clean,10,0"
)
xt "32500,41500,36000,42500"
st "RXCRCIN"
ju 2
blo "36000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCRCIN"
t "bit"
preAdd 0
posAdd 0
o 35
)
)
)
*293 (CptPort
uid 2214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,27625,4000,28375"
)
tg (CPTG
uid 2216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2217,0
va (VaSet
font "clean,10,0"
)
xt "5000,27500,9500,28500"
st "RXCRCINIT"
blo "5000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCINIT"
t "bit"
preAdd 0
posAdd 0
o 36
)
)
)
*294 (CptPort
uid 2218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2219,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,4625,4000,5375"
)
tg (CPTG
uid 2220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2221,0
va (VaSet
font "clean,10,0"
)
xt "5000,4500,11000,5500"
st "RXCRCINTCLK"
blo "5000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCINTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 37
)
)
)
*295 (CptPort
uid 2222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,28625,4000,29375"
)
tg (CPTG
uid 2224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2225,0
va (VaSet
font "clean,10,0"
)
xt "5000,28500,9000,29500"
st "RXCRCOUT"
blo "5000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCOUT"
t "bit"
preAdd 0
posAdd 0
o 38
)
)
)
*296 (CptPort
uid 2226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,29625,4000,30375"
)
tg (CPTG
uid 2228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2229,0
va (VaSet
font "clean,10,0"
)
xt "5000,29500,8500,30500"
st "RXCRCPD"
blo "5000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCPD"
t "bit"
preAdd 0
posAdd 0
o 39
)
)
)
*297 (CptPort
uid 2230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,30625,4000,31375"
)
tg (CPTG
uid 2232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2233,0
va (VaSet
font "clean,10,0"
)
xt "5000,30500,10500,31500"
st "RXCRCRESET"
blo "5000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCRESET"
t "bit"
preAdd 0
posAdd 0
o 40
)
)
)
*298 (CptPort
uid 2234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,31625,4000,32375"
)
tg (CPTG
uid 2236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2237,0
va (VaSet
font "clean,10,0"
)
xt "5000,31500,11500,32500"
st "RXCYCLELIMIT"
blo "5000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCYCLELIMIT"
t "bit"
preAdd 0
posAdd 0
o 41
)
)
)
*299 (CptPort
uid 2238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2239,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,-1375,37750,-625"
)
tg (CPTG
uid 2240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2241,0
va (VaSet
font "clean,10,0"
)
xt "21500,-1500,36000,-500"
st "RXDATA(63 downto 8) : (55:0)"
ju 2
blo "36000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXDATA(63 downto 8)"
t "std_logic_vector"
b "(55 downto 0)"
preAdd 0
posAdd 0
o 42
)
)
)
*300 (CptPort
uid 2242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2243,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,-375,37750,375"
)
tg (CPTG
uid 2244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2245,0
va (VaSet
font "clean,10,0"
)
xt "22500,-500,36000,500"
st "RXDATA(7 downto 0) : (7:0)"
ju 2
blo "36000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXDATA(7 downto 0)"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 43
)
)
)
*301 (CptPort
uid 2246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,42625,37750,43375"
)
tg (CPTG
uid 2248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2249,0
va (VaSet
font "clean,10,0"
)
xt "30000,42500,36000,43500"
st "RXDATAWIDTH"
ju 2
blo "36000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 44
)
)
)
*302 (CptPort
uid 2250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,32625,4000,33375"
)
tg (CPTG
uid 2252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2253,0
va (VaSet
font "clean,10,0"
)
xt "5000,32500,12500,33500"
st "RXDEC64B66BUSE"
blo "5000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "RXDEC64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 45
)
)
)
*303 (CptPort
uid 2254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,33625,4000,34375"
)
tg (CPTG
uid 2256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2257,0
va (VaSet
font "clean,10,0"
)
xt "5000,33500,12000,34500"
st "RXDEC8B10BUSE"
blo "5000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "RXDEC8B10BUSE"
t "bit"
preAdd 0
posAdd 0
o 46
)
)
)
*304 (CptPort
uid 2258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,34625,4000,35375"
)
tg (CPTG
uid 2260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2261,0
va (VaSet
font "clean,10,0"
)
xt "5000,34500,14500,35500"
st "RXDESCRAM64B66BUSE"
blo "5000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "RXDESCRAM64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 47
)
)
)
*305 (CptPort
uid 2262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2263,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,1625,37750,2375"
)
tg (CPTG
uid 2264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2265,0
va (VaSet
font "clean,10,0"
)
xt "29500,1500,36000,2500"
st "RXDISPERR(0)"
ju 2
blo "36000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXDISPERR(0)"
t "std_logic"
preAdd 0
posAdd 0
o 48
)
)
)
*306 (CptPort
uid 2266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2267,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,625,37750,1375"
)
tg (CPTG
uid 2268,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2269,0
va (VaSet
font "clean,10,0"
)
xt "21000,500,36000,1500"
st "RXDISPERR(7 downto 1) : (6:0)"
ju 2
blo "36000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXDISPERR(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 49
)
)
)
*307 (CptPort
uid 2270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,35625,4000,36375"
)
tg (CPTG
uid 2272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2273,0
va (VaSet
font "clean,10,0"
)
xt "5000,35500,11000,36500"
st "RXIGNOREBTF"
blo "5000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "RXIGNOREBTF"
t "bit"
preAdd 0
posAdd 0
o 50
)
)
)
*308 (CptPort
uid 2274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,43625,37750,44375"
)
tg (CPTG
uid 2276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2277,0
va (VaSet
font "clean,10,0"
)
xt "28500,43500,36000,44500"
st "RXINTDATAWIDTH"
ju 2
blo "36000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXINTDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 51
)
)
)
*309 (CptPort
uid 2278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2279,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,10625,37750,11375"
)
tg (CPTG
uid 2280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2281,0
va (VaSet
font "clean,10,0"
)
xt "33000,10500,36000,11500"
st "RXLOCK"
ju 2
blo "36000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXLOCK"
t "std_logic"
preAdd 0
posAdd 0
o 52
)
)
)
*310 (CptPort
uid 2282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,36625,4000,37375"
)
tg (CPTG
uid 2284,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2285,0
va (VaSet
font "clean,10,0"
)
xt "5000,36500,11500,37500"
st "RXLOSSOFSYNC"
blo "5000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "RXLOSSOFSYNC"
t "bit"
preAdd 0
posAdd 0
o 53
)
)
)
*311 (CptPort
uid 2286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,37625,4000,38375"
)
tg (CPTG
uid 2288,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2289,0
va (VaSet
font "clean,10,0"
)
xt "5000,37500,8000,38500"
st "RXMCLK"
blo "5000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "RXMCLK"
t "bit"
preAdd 0
posAdd 0
o 54
)
)
)
*312 (CptPort
uid 2290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2291,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,12625,37750,13375"
)
tg (CPTG
uid 2292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2293,0
va (VaSet
font "clean,10,0"
)
xt "28000,12500,36000,13500"
st "RXNOTINTABLE(0)"
ju 2
blo "36000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXNOTINTABLE(0)"
t "std_logic"
preAdd 0
posAdd 0
o 55
)
)
)
*313 (CptPort
uid 2294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2295,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,11625,37750,12375"
)
tg (CPTG
uid 2296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2297,0
va (VaSet
font "clean,10,0"
)
xt "19500,11500,36000,12500"
st "RXNOTINTABLE(7 downto 1) : (6:0)"
ju 2
blo "36000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXNOTINTABLE(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 56
)
)
)
*314 (CptPort
uid 2298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,38625,4000,39375"
)
tg (CPTG
uid 2300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2301,0
va (VaSet
font "clean,10,0"
)
xt "5000,38500,11500,39500"
st "RXPCSHCLKOUT"
blo "5000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "RXPCSHCLKOUT"
t "bit"
preAdd 0
posAdd 0
o 57
)
)
)
*315 (CptPort
uid 2302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2303,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,5625,4000,6375"
)
tg (CPTG
uid 2304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2305,0
va (VaSet
font "clean,10,0"
)
xt "5000,5500,10500,6500"
st "RXPMARESET"
blo "5000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "RXPMARESET"
t "std_logic"
preAdd 0
posAdd 0
o 58
)
)
)
*316 (CptPort
uid 2306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,39625,4000,40375"
)
tg (CPTG
uid 2308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2309,0
va (VaSet
font "clean,10,0"
)
xt "5000,39500,10500,40500"
st "RXPOLARITY"
blo "5000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "RXPOLARITY"
t "bit"
preAdd 0
posAdd 0
o 59
)
)
)
*317 (CptPort
uid 2310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2311,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,13625,37750,14375"
)
tg (CPTG
uid 2312,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2313,0
va (VaSet
font "clean,10,0"
)
xt "31500,13500,36000,14500"
st "RXREALIGN"
ju 2
blo "36000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXREALIGN"
t "std_logic"
preAdd 0
posAdd 0
o 60
)
)
)
*318 (CptPort
uid 2314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2315,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,14625,37750,15375"
)
tg (CPTG
uid 2316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2317,0
va (VaSet
font "clean,10,0"
)
xt "31500,14500,36000,15500"
st "RXRECCLK1"
ju 2
blo "36000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXRECCLK1"
t "std_logic"
preAdd 0
posAdd 0
o 61
)
)
)
*319 (CptPort
uid 2318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2319,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,15625,37750,16375"
)
tg (CPTG
uid 2320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2321,0
va (VaSet
font "clean,10,0"
)
xt "31500,15500,36000,16500"
st "RXRECCLK2"
ju 2
blo "36000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXRECCLK2"
t "std_logic"
preAdd 0
posAdd 0
o 62
)
)
)
*320 (CptPort
uid 2322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2323,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,6625,4000,7375"
)
tg (CPTG
uid 2324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2325,0
va (VaSet
font "clean,10,0"
)
xt "5000,6500,8500,7500"
st "RXRESET"
blo "5000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "RXRESET"
t "std_logic"
preAdd 0
posAdd 0
o 63
)
)
)
*321 (CptPort
uid 2326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2327,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,17625,37750,18375"
)
tg (CPTG
uid 2328,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2329,0
va (VaSet
font "clean,10,0"
)
xt "29500,17500,36000,18500"
st "RXRUNDISP(0)"
ju 2
blo "36000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXRUNDISP(0)"
t "std_logic"
preAdd 0
posAdd 0
o 64
)
)
)
*322 (CptPort
uid 2330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2331,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,16625,37750,17375"
)
tg (CPTG
uid 2332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2333,0
va (VaSet
font "clean,10,0"
)
xt "21000,16500,36000,17500"
st "RXRUNDISP(7 downto 1) : (6:0)"
ju 2
blo "36000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXRUNDISP(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 65
)
)
)
*323 (CptPort
uid 2334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,40625,4000,41375"
)
tg (CPTG
uid 2336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2337,0
va (VaSet
font "clean,10,0"
)
xt "5000,40500,9000,41500"
st "RXSIGDET"
blo "5000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "RXSIGDET"
t "bit"
preAdd 0
posAdd 0
o 66
)
)
)
*324 (CptPort
uid 2338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,41625,4000,42375"
)
tg (CPTG
uid 2340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2341,0
va (VaSet
font "clean,10,0"
)
xt "5000,41500,8500,42500"
st "RXSLIDE"
blo "5000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "RXSLIDE"
t "bit"
preAdd 0
posAdd 0
o 67
)
)
)
*325 (CptPort
uid 2342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2343,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,18625,37750,19375"
)
tg (CPTG
uid 2344,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2345,0
va (VaSet
font "clean,10,0"
)
xt "21500,18500,36000,19500"
st "RXSTATUS(5 downto 0) : (5:0)"
ju 2
blo "36000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXSTATUS(5 downto 0)"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 68
)
)
)
*326 (CptPort
uid 2346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2347,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,42625,4000,43375"
)
tg (CPTG
uid 2348,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2349,0
va (VaSet
font "clean,10,0"
)
xt "5000,42500,8000,43500"
st "RXSYNC"
blo "5000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "RXSYNC"
t "bit"
preAdd 0
posAdd 0
o 69
)
)
)
*327 (CptPort
uid 2350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2351,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,7625,4000,8375"
)
tg (CPTG
uid 2352,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2353,0
va (VaSet
font "clean,10,0"
)
xt "5000,7500,9000,8500"
st "RXUSRCLK"
blo "5000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "RXUSRCLK"
t "std_logic"
preAdd 0
posAdd 0
o 70
)
)
)
*328 (CptPort
uid 2354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2355,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,8625,4000,9375"
)
tg (CPTG
uid 2356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2357,0
va (VaSet
font "clean,10,0"
)
xt "5000,8500,9500,9500"
st "RXUSRCLK2"
blo "5000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "RXUSRCLK2"
t "std_logic"
preAdd 0
posAdd 0
o 71
)
)
)
*329 (CptPort
uid 2358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2359,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,24625,37750,25375"
)
tg (CPTG
uid 2360,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2361,0
va (VaSet
font "clean,10,0"
)
xt "34000,24500,36000,25500"
st "TX1N"
ju 2
blo "36000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX1N"
t "std_logic"
preAdd 0
posAdd 0
o 72
)
)
)
*330 (CptPort
uid 2362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2363,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,25625,37750,26375"
)
tg (CPTG
uid 2364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2365,0
va (VaSet
font "clean,10,0"
)
xt "34000,25500,36000,26500"
st "TX1P"
ju 2
blo "36000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX1P"
t "std_logic"
preAdd 0
posAdd 0
o 73
)
)
)
*331 (CptPort
uid 2366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2367,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,19625,37750,20375"
)
tg (CPTG
uid 2368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2369,0
va (VaSet
font "clean,10,0"
)
xt "32000,19500,36000,20500"
st "TXBUFERR"
ju 2
blo "36000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXBUFERR"
t "std_logic"
preAdd 0
posAdd 0
o 74
)
)
)
*332 (CptPort
uid 2370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2371,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,32625,37750,33375"
)
tg (CPTG
uid 2372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2373,0
va (VaSet
font "clean,10,0"
)
xt "29000,32500,36000,33500"
st "TXBYPASS8B10B"
ju 2
blo "36000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXBYPASS8B10B"
t "std_logic_vector"
preAdd 0
posAdd 0
o 75
)
)
)
*333 (CptPort
uid 2374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,43625,4000,44375"
)
tg (CPTG
uid 2376,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2377,0
va (VaSet
font "clean,10,0"
)
xt "5000,43500,9500,44500"
st "TXCALFAIL"
blo "5000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCALFAIL"
t "bit"
preAdd 0
posAdd 0
o 76
)
)
)
*334 (CptPort
uid 2378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2379,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,11625,4000,12375"
)
tg (CPTG
uid 2380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2381,0
va (VaSet
font "clean,10,0"
)
xt "5000,11500,14000,12500"
st "TXCHARDISPMODE(0)"
blo "5000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCHARDISPMODE(0)"
t "std_logic"
preAdd 0
posAdd 0
o 77
)
)
)
*335 (CptPort
uid 2382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,44625,37750,45375"
)
tg (CPTG
uid 2384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2385,0
va (VaSet
font "clean,10,0"
)
xt "22500,44500,36000,45500"
st "TXCHARDISPMODE(7 downto 1)"
ju 2
blo "36000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXCHARDISPMODE(7 downto 1)"
t "bit"
preAdd 0
posAdd 0
o 78
)
)
)
*336 (CptPort
uid 2386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2387,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,12625,4000,13375"
)
tg (CPTG
uid 2388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2389,0
va (VaSet
font "clean,10,0"
)
xt "5000,12500,13500,13500"
st "TXCHARDISPVAL(0)"
blo "5000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCHARDISPVAL(0)"
t "std_logic"
preAdd 0
posAdd 0
o 79
)
)
)
*337 (CptPort
uid 2390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,44625,4000,45375"
)
tg (CPTG
uid 2392,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2393,0
va (VaSet
font "clean,10,0"
)
xt "5000,44500,18000,45500"
st "TXCHARDISPVAL(7 downto 1)"
blo "5000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCHARDISPVAL(7 downto 1)"
t "bit"
preAdd 0
posAdd 0
o 80
)
)
)
*338 (CptPort
uid 2394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2395,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,13625,4000,14375"
)
tg (CPTG
uid 2396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2397,0
va (VaSet
font "clean,10,0"
)
xt "5000,13500,11500,14500"
st "TXCHARISK(0)"
blo "5000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCHARISK(0)"
t "std_logic"
preAdd 0
posAdd 0
o 81
)
)
)
*339 (CptPort
uid 2398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,45625,4000,46375"
)
tg (CPTG
uid 2400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2401,0
va (VaSet
font "clean,10,0"
)
xt "5000,45500,16000,46500"
st "TXCHARISK(7 downto 1)"
blo "5000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCHARISK(7 downto 1)"
t "bit"
preAdd 0
posAdd 0
o 82
)
)
)
*340 (CptPort
uid 2402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,46625,4000,47375"
)
tg (CPTG
uid 2404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2405,0
va (VaSet
font "clean,10,0"
)
xt "5000,46500,11000,47500"
st "TXCLKSTABLE"
blo "5000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCLKSTABLE"
t "bit"
preAdd 0
posAdd 0
o 83
)
)
)
*341 (CptPort
uid 2406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2407,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,14625,4000,15375"
)
tg (CPTG
uid 2408,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2409,0
va (VaSet
font "clean,10,0"
)
xt "5000,14500,9000,15500"
st "TXCRCCLK"
blo "5000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCCLK"
t "std_logic"
preAdd 0
posAdd 0
o 84
)
)
)
*342 (CptPort
uid 2410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,47625,4000,48375"
)
tg (CPTG
uid 2412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2413,0
va (VaSet
font "clean,10,0"
)
xt "5000,47500,12500,48500"
st "TXCRCDATAVALID"
blo "5000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCDATAVALID"
t "bit"
preAdd 0
posAdd 0
o 85
)
)
)
*343 (CptPort
uid 2414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,48625,4000,49375"
)
tg (CPTG
uid 2416,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2417,0
va (VaSet
font "clean,10,0"
)
xt "5000,48500,12500,49500"
st "TXCRCDATAWIDTH"
blo "5000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 86
)
)
)
*344 (CptPort
uid 2418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,49625,4000,50375"
)
tg (CPTG
uid 2420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2421,0
va (VaSet
font "clean,10,0"
)
xt "5000,49500,8500,50500"
st "TXCRCIN"
blo "5000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCIN"
t "bit"
preAdd 0
posAdd 0
o 87
)
)
)
*345 (CptPort
uid 2422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,50625,4000,51375"
)
tg (CPTG
uid 2424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2425,0
va (VaSet
font "clean,10,0"
)
xt "5000,50500,9500,51500"
st "TXCRCINIT"
blo "5000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCINIT"
t "bit"
preAdd 0
posAdd 0
o 88
)
)
)
*346 (CptPort
uid 2426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2427,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,15625,4000,16375"
)
tg (CPTG
uid 2428,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2429,0
va (VaSet
font "clean,10,0"
)
xt "5000,15500,11000,16500"
st "TXCRCINTCLK"
blo "5000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCINTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 89
)
)
)
*347 (CptPort
uid 2430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,51625,4000,52375"
)
tg (CPTG
uid 2432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2433,0
va (VaSet
font "clean,10,0"
)
xt "5000,51500,9000,52500"
st "TXCRCOUT"
blo "5000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCOUT"
t "bit"
preAdd 0
posAdd 0
o 90
)
)
)
*348 (CptPort
uid 2434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,52625,4000,53375"
)
tg (CPTG
uid 2436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2437,0
va (VaSet
font "clean,10,0"
)
xt "5000,52500,8500,53500"
st "TXCRCPD"
blo "5000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCPD"
t "bit"
preAdd 0
posAdd 0
o 91
)
)
)
*349 (CptPort
uid 2438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,53625,4000,54375"
)
tg (CPTG
uid 2440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2441,0
va (VaSet
font "clean,10,0"
)
xt "5000,53500,10500,54500"
st "TXCRCRESET"
blo "5000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCRESET"
t "bit"
preAdd 0
posAdd 0
o 92
)
)
)
*350 (CptPort
uid 2442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,54625,4000,55375"
)
tg (CPTG
uid 2444,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2445,0
va (VaSet
font "clean,10,0"
)
xt "5000,54500,11500,55500"
st "TXCYCLELIMIT"
blo "5000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCYCLELIMIT"
t "bit"
preAdd 0
posAdd 0
o 93
)
)
)
*351 (CptPort
uid 2446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2447,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,33625,37750,34375"
)
tg (CPTG
uid 2448,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2449,0
va (VaSet
font "clean,10,0"
)
xt "21500,33500,36000,34500"
st "TXDATA(63 downto 8) : (55:0)"
ju 2
blo "36000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXDATA(63 downto 8)"
t "std_logic_vector"
b "(55 downto 0)"
preAdd 0
posAdd 0
o 94
)
)
)
*352 (CptPort
uid 2450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2451,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,16625,4000,17375"
)
tg (CPTG
uid 2452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2453,0
va (VaSet
font "clean,10,0"
)
xt "5000,16500,18500,17500"
st "TXDATA(7 downto 0) : (7:0)"
blo "5000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "TXDATA(7 downto 0)"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 95
)
)
)
*353 (CptPort
uid 2454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,55625,4000,56375"
)
tg (CPTG
uid 2456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2457,0
va (VaSet
font "clean,10,0"
)
xt "5000,55500,11000,56500"
st "TXDATAWIDTH"
blo "5000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "TXDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 96
)
)
)
*354 (CptPort
uid 2458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,56625,4000,57375"
)
tg (CPTG
uid 2460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2461,0
va (VaSet
font "clean,10,0"
)
xt "5000,56500,12500,57500"
st "TXENC64B66BUSE"
blo "5000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "TXENC64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 97
)
)
)
*355 (CptPort
uid 2462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2463,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,34625,37750,35375"
)
tg (CPTG
uid 2464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2465,0
va (VaSet
font "clean,10,0"
)
xt "29000,34500,36000,35500"
st "TXENC8B10BUSE"
ju 2
blo "36000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXENC8B10BUSE"
t "std_logic"
preAdd 0
posAdd 0
o 98
)
)
)
*356 (CptPort
uid 2466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,57625,4000,58375"
)
tg (CPTG
uid 2468,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2469,0
va (VaSet
font "clean,10,0"
)
xt "5000,57500,8500,58500"
st "TXENOOB"
blo "5000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "TXENOOB"
t "bit"
preAdd 0
posAdd 0
o 99
)
)
)
*357 (CptPort
uid 2470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,58625,4000,59375"
)
tg (CPTG
uid 2472,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2473,0
va (VaSet
font "clean,10,0"
)
xt "5000,58500,14500,59500"
st "TXGEARBOX64B66BUSE"
blo "5000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "TXGEARBOX64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 100
)
)
)
*358 (CptPort
uid 2474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,59625,4000,60375"
)
tg (CPTG
uid 2476,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2477,0
va (VaSet
font "clean,10,0"
)
xt "5000,59500,9500,60500"
st "TXINHIBIT"
blo "5000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "TXINHIBIT"
t "bit"
preAdd 0
posAdd 0
o 101
)
)
)
*359 (CptPort
uid 2478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,60625,4000,61375"
)
tg (CPTG
uid 2480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2481,0
va (VaSet
font "clean,10,0"
)
xt "5000,60500,12500,61500"
st "TXINTDATAWIDTH"
blo "5000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "TXINTDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 102
)
)
)
*360 (CptPort
uid 2482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,61625,4000,62375"
)
tg (CPTG
uid 2484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2485,0
va (VaSet
font "clean,10,0"
)
xt "5000,61500,8000,62500"
st "TXKERR"
blo "5000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "TXKERR"
t "bit"
preAdd 0
posAdd 0
o 103
)
)
)
*361 (CptPort
uid 2486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2487,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,20625,37750,21375"
)
tg (CPTG
uid 2488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2489,0
va (VaSet
font "clean,10,0"
)
xt "33000,20500,36000,21500"
st "TXLOCK"
ju 2
blo "36000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXLOCK"
t "std_logic"
preAdd 0
posAdd 0
o 104
)
)
)
*362 (CptPort
uid 2490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2491,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,21625,37750,22375"
)
tg (CPTG
uid 2492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2493,0
va (VaSet
font "clean,10,0"
)
xt "31500,21500,36000,22500"
st "TXOUTCLK1"
ju 2
blo "36000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXOUTCLK1"
t "std_logic"
preAdd 0
posAdd 0
o 105
)
)
)
*363 (CptPort
uid 2494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,62625,4000,63375"
)
tg (CPTG
uid 2496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2497,0
va (VaSet
font "clean,10,0"
)
xt "5000,62500,9500,63500"
st "TXOUTCLK2"
blo "5000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "TXOUTCLK2"
t "bit"
preAdd 0
posAdd 0
o 106
)
)
)
*364 (CptPort
uid 2498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,63625,4000,64375"
)
tg (CPTG
uid 2500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2501,0
va (VaSet
font "clean,10,0"
)
xt "5000,63500,11500,64500"
st "TXPCSHCLKOUT"
blo "5000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "TXPCSHCLKOUT"
t "bit"
preAdd 0
posAdd 0
o 107
)
)
)
*365 (CptPort
uid 2502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2503,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,17625,4000,18375"
)
tg (CPTG
uid 2504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2505,0
va (VaSet
font "clean,10,0"
)
xt "5000,17500,10500,18500"
st "TXPMARESET"
blo "5000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "TXPMARESET"
t "std_logic"
preAdd 0
posAdd 0
o 108
)
)
)
*366 (CptPort
uid 2506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,64625,4000,65375"
)
tg (CPTG
uid 2508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2509,0
va (VaSet
font "clean,10,0"
)
xt "5000,64500,10500,65500"
st "TXPOLARITY"
blo "5000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "TXPOLARITY"
t "bit"
preAdd 0
posAdd 0
o 109
)
)
)
*367 (CptPort
uid 2510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2511,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,18625,4000,19375"
)
tg (CPTG
uid 2512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2513,0
va (VaSet
font "clean,10,0"
)
xt "5000,18500,8500,19500"
st "TXRESET"
blo "5000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "TXRESET"
t "std_logic"
preAdd 0
posAdd 0
o 110
)
)
)
*368 (CptPort
uid 2514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2515,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,23625,37750,24375"
)
tg (CPTG
uid 2516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2517,0
va (VaSet
font "clean,10,0"
)
xt "29500,23500,36000,24500"
st "TXRUNDISP(0)"
ju 2
blo "36000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXRUNDISP(0)"
t "std_logic"
preAdd 0
posAdd 0
o 111
)
)
)
*369 (CptPort
uid 2518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2519,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,22625,37750,23375"
)
tg (CPTG
uid 2520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2521,0
va (VaSet
font "clean,10,0"
)
xt "21000,22500,36000,23500"
st "TXRUNDISP(7 downto 1) : (6:0)"
ju 2
blo "36000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXRUNDISP(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 112
)
)
)
*370 (CptPort
uid 2522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,65625,4000,66375"
)
tg (CPTG
uid 2524,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2525,0
va (VaSet
font "clean,10,0"
)
xt "5000,65500,13500,66500"
st "TXSCRAM64B66BUSE"
blo "5000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "TXSCRAM64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 113
)
)
)
*371 (CptPort
uid 2526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,66625,4000,67375"
)
tg (CPTG
uid 2528,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2529,0
va (VaSet
font "clean,10,0"
)
xt "5000,66500,8000,67500"
st "TXSYNC"
blo "5000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "TXSYNC"
t "bit"
preAdd 0
posAdd 0
o 114
)
)
)
*372 (CptPort
uid 2530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2531,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,19625,4000,20375"
)
tg (CPTG
uid 2532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2533,0
va (VaSet
font "clean,10,0"
)
xt "5000,19500,9000,20500"
st "TXUSRCLK"
blo "5000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "TXUSRCLK"
t "std_logic"
preAdd 0
posAdd 0
o 115
)
)
)
*373 (CptPort
uid 2534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2535,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,20625,4000,21375"
)
tg (CPTG
uid 2536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2537,0
va (VaSet
font "clean,10,0"
)
xt "5000,20500,9500,21500"
st "TXUSRCLK2"
blo "5000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "TXUSRCLK2"
t "std_logic"
preAdd 0
posAdd 0
o 116
)
)
)
*374 (PortMapFrame
uid 2538,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 2539,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "2000,-4000,39000,70000"
)
portMapText (BiTextGroup
uid 2540,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 2541,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "39000,70000,70000,143200"
st "DCLK => DCLK,
ENMCOMMAALIGN => ENMCOMMAALIGN_0,
ENPCOMMAALIGN => ENPCOMMAALIGN_0,
REFCLK1 => REFCLK1_0,
REFCLK2 => REFCLK2_0,
RX1N => RX1N_0,
RX1P => RX1P_0,
RXCRCCLK => TXUSRCLK2_0,
RXCRCINTCLK => TXUSRCLK2_0,
RXPMARESET => RXPMARESET0,
RXRESET => RXRESET_0,
RXUSRCLK => RXUSRCLK_0,
RXUSRCLK2 => RXUSRCLK2_0,
TXCHARDISPMODE(0) => TXCHARDISPMODE_0,
TXCHARDISPVAL(0) => TXCHARDISPVAL_0,
TXCHARISK(0) => TXCHARISK_0,
TXCRCCLK => TXUSRCLK2_0,
TXCRCINTCLK => TXUSRCLK2_0,
TXDATA(7 downto 0) => TXDATA_0,
TXPMARESET => PMARESET_TX0,
TXRESET => TXRESET_0,
TXUSRCLK => TXUSRCLK_0,
TXUSRCLK2 => TXUSRCLK2_0,
COMBUSIN(15 downto 0) => COMBUSOUT_1,
COMBUSOUT(15 downto 0) => COMBUSOUT_0,
DADDR(7 downto 0) => gt_daddr_0,
DEN => gt_den_0,
DI(15 downto 0) => gt_do_0,
DO => gt_di_0,
DRDY => gt_drdy_0,
DWE => gt_dwe_0,
LOOPBACK(1 downto 0) => gt_loopback_0,
RXBUFERR => RXBUFERR_0,
RXCHARISCOMMA(0) => RXCHARISCOMMA_0,
RXCHARISCOMMA(7 downto 1) => RXCHARISCOMMA_float0,
RXCHARISK(0) => RXCHARISK_0_INT,
RXCHARISK(7 downto 1) => RXCHARISK_float0,
RXCOMMADET => RXCOMMADET_0,
RXDATA(63 downto 8) => RXDATA_float0,
RXDATA(7 downto 0) => RXDATA_0_INT,
RXDISPERR(0) => RXDISPERR_0,
RXDISPERR(7 downto 1) => RXDISPERR_float0,
RXLOCK => gt_rxlock_0,
RXNOTINTABLE(0) => RXNOTINTABLE_0_INT,
RXNOTINTABLE(7 downto 1) => RXNOTINTABLE_float0,
RXREALIGN => RXREALIGN_0,
RXRECCLK1 => RXRECCLK1_0,
RXRECCLK2 => gt_rxrecclk2_0,
RXRUNDISP(0) => RXRUNDISP_0_INT,
RXRUNDISP(7 downto 1) => RXRUNDISP_float0,
RXSTATUS(5 downto 0) => RXSTATUS_0_INT,
TX1N => TX1N_0,
TX1P => TX1P_0,
TXBUFERR => TXBUFERR_0,
TXBYPASS8B10B => gt_txbypass8b10b_0,
TXDATA(63 downto 8) => GND_BUS,
TXENC8B10BUSE => gt_txenc8b10buse_0,
TXLOCK => gt_txlock_0,
TXOUTCLK1 => gt_txoutclk1_0,
TXRUNDISP(0) => TXRUNDISP_0,
TXRUNDISP(7 downto 1) => TXRUNDISP_float0,"
)
second (MLText
uid 2542,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "39000,143200,62700,192400"
st "CHBONDI => (others => '0'),
ENCHANSYNC => '0',
GREFCLK => '0',
POWERDOWN => '0',
RXBLOCKSYNC64B66BUSE => '0',
RXCLKSTABLE => '1',
RXCOMMADETUSE => '1',
RXCRCDATAVALID => '0',
RXCRCDATAWIDTH => \"000\",
RXCRCIN => X\"0000000000000000\",
RXCRCINIT => '0',
RXCRCPD => '1',
RXCRCRESET => '0',
RXDATAWIDTH => \"00\",
RXDEC8B10BUSE => '1',
RXDEC64B66BUSE => '0',
RXDESCRAM64B66BUSE => '0',
RXIGNOREBTF => '0',
RXINTDATAWIDTH => \"11\",
RXPOLARITY => '0',
RXSLIDE => '0',
RXSYNC => '0',
TXCHARDISPMODE(7 downto 1) => \"0000000\",
TXCHARDISPVAL(7 downto 1) => \"0000000\",
TXCHARISK(7 downto 1) => \"0000000\",
TXCLKSTABLE => '1',
TXCRCDATAVALID => '0',
TXCRCDATAWIDTH => \"000\",
TXCRCIN => X\"0000000000000000\",
TXCRCINIT => '0',
TXCRCPD => '1',
TXCRCRESET => '0',
TXDATAWIDTH => \"00\",
TXENC64B66BUSE => '0',
TXENOOB => '0',
TXGEARBOX64B66BUSE => '0',
TXINHIBIT => '0',
TXINTDATAWIDTH => \"11\",
TXPOLARITY => '0',
TXSCRAM64B66BUSE => '0',
TXSYNC => '0'"
tm "PortMapTextMgr"
)
)
)
*375 (CommentText
uid 2909,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2910,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "4000,-2000,19000,2000"
)
text (MLText
uid 2911,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "4200,-1800,19200,1800"
st "
--------------------------------------------------------------------
   Instantiate the Virtex-4 FX GT11 A for EMAC0
  --------------------------------------------------------------------
 Connect to EMAC0 (1000BASE-X)

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 2066,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "4000,-2000,37000,68000"
)
showPorts 0
ttg (MlTextGroup
uid 2067,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*376 (Text
uid 2068,0
va (VaSet
isHidden 1
font "charter,10,1"
)
xt "16050,66700,26950,68000"
st "EthernetInterface2"
blo "16050,67700"
tm "BdLibraryNameMgr"
)
*377 (Text
uid 2069,0
va (VaSet
font "charter,10,1"
)
xt "16050,68000,18950,69300"
st "GT11"
blo "16050,69000"
tm "CptNameMgr"
)
*378 (Text
uid 2070,0
va (VaSet
font "charter,10,1"
)
xt "16050,69300,24950,70600"
st "GT11_1000X_A"
blo "16050,70300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2071,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2072,0
text (MLText
uid 2073,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "9050,28400,9050,28400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*379 (SaComponent
uid 3004,0
optionalChildren [
*380 (CptPort
uid 3013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,5625,75750,6375"
)
tg (CPTG
uid 3015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3016,0
va (VaSet
font "clean,10,0"
)
xt "64500,5500,74000,6500"
st "USER_DO : (16-1:0)"
ju 2
blo "74000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "USER_DO"
t "std_logic_vector"
b "(16-1 downto 0)"
prec "-- User DRP Interface (destination/slave interface)"
preAdd 0
posAdd 0
o 1
)
)
)
*381 (CptPort
uid 3017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,4625,47000,5375"
)
tg (CPTG
uid 3019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3020,0
va (VaSet
font "clean,10,0"
)
xt "48000,4500,57500,5500"
st "USER_DI : (16-1:0)"
blo "48000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_DI"
t "std_logic_vector"
b "(16-1 downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*382 (CptPort
uid 3021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,5625,47000,6375"
)
tg (CPTG
uid 3023,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3024,0
va (VaSet
font "clean,10,0"
)
xt "48000,5500,58500,6500"
st "USER_DADDR : (8-1:0)"
blo "48000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_DADDR"
t "std_logic_vector"
b "(8-1 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*383 (CptPort
uid 3025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3026,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,6625,47000,7375"
)
tg (CPTG
uid 3027,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3028,0
va (VaSet
font "clean,10,0"
)
xt "48000,6500,52000,7500"
st "USER_DEN"
blo "48000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_DEN"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*384 (CptPort
uid 3029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,7625,47000,8375"
)
tg (CPTG
uid 3031,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3032,0
va (VaSet
font "clean,10,0"
)
xt "48000,7500,52000,8500"
st "USER_DWE"
blo "48000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_DWE"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*385 (CptPort
uid 3033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,6625,75750,7375"
)
tg (CPTG
uid 3035,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3036,0
va (VaSet
font "clean,10,0"
)
xt "69500,6500,74000,7500"
st "USER_DRDY"
ju 2
blo "74000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "USER_DRDY"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*386 (CptPort
uid 3037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3038,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,-1375,75750,-625"
)
tg (CPTG
uid 3039,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3040,0
va (VaSet
font "clean,10,0"
)
xt "65500,-1500,74000,-500"
st "GT_DO : (16-1:0)"
ju 2
blo "74000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_DO"
t "std_logic_vector"
b "(16-1 downto 0)"
prec "-- MGT DRP Interface (source/master interface)"
preAdd 0
posAdd 0
o 7
)
)
)
*387 (CptPort
uid 3041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3042,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,-1375,47000,-625"
)
tg (CPTG
uid 3043,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3044,0
va (VaSet
font "clean,10,0"
)
xt "48000,-1500,56500,-500"
st "GT_DI : (16-1:0)"
blo "48000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "GT_DI"
t "std_logic_vector"
b "(16-1 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*388 (CptPort
uid 3045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3046,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,-375,75750,375"
)
tg (CPTG
uid 3047,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3048,0
va (VaSet
font "clean,10,0"
)
xt "64500,-500,74000,500"
st "GT_DADDR : (8-1:0)"
ju 2
blo "74000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_DADDR"
t "std_logic_vector"
b "(8-1 downto 0)"
preAdd 0
posAdd 0
o 9
)
)
)
*389 (CptPort
uid 3049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3050,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,625,75750,1375"
)
tg (CPTG
uid 3051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3052,0
va (VaSet
font "clean,10,0"
)
xt "71000,500,74000,1500"
st "GT_DEN"
ju 2
blo "74000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_DEN"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*390 (CptPort
uid 3053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3054,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,1625,75750,2375"
)
tg (CPTG
uid 3055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3056,0
va (VaSet
font "clean,10,0"
)
xt "71000,1500,74000,2500"
st "GT_DWE"
ju 2
blo "74000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_DWE"
t "std_logic"
preAdd 0
posAdd 0
o 11
)
)
)
*391 (CptPort
uid 3057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3058,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,-375,47000,375"
)
tg (CPTG
uid 3059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3060,0
va (VaSet
font "clean,10,0"
)
xt "48000,-500,51500,500"
st "GT_DRDY"
blo "48000,300"
)
)
thePort (LogicalPort
decl (Decl
n "GT_DRDY"
t "std_logic"
preAdd 0
posAdd 0
o 12
)
)
)
*392 (CptPort
uid 3061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3062,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,625,47000,1375"
)
tg (CPTG
uid 3063,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3064,0
va (VaSet
font "clean,10,0"
)
xt "48000,500,50000,1500"
st "DCLK"
blo "48000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
prec "-- DRP Clock and Reset"
preAdd 0
posAdd 0
o 13
)
)
)
*393 (CptPort
uid 3065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3066,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,1625,47000,2375"
)
tg (CPTG
uid 3067,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3068,0
va (VaSet
font "clean,10,0"
)
xt "48000,1500,50500,2500"
st "RESET"
blo "48000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*394 (CptPort
uid 3069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3070,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,7625,75750,8375"
)
tg (CPTG
uid 3071,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3072,0
va (VaSet
font "clean,10,0"
)
xt "71000,7500,74000,8500"
st "ACTIVE"
ju 2
blo "74000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ACTIVE"
t "std_logic"
prec "-- Calibration Block Active and Disable Signals (legacy)"
preAdd 0
posAdd 0
o 15
)
)
)
*395 (CptPort
uid 3073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3074,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,2625,47000,3375"
)
tg (CPTG
uid 3075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3076,0
va (VaSet
font "clean,10,0"
)
xt "48000,2500,59000,3500"
st "USER_LOOPBACK : (1:0)"
blo "48000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_LOOPBACK"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- User side MGT Pass through Signals"
preAdd 0
posAdd 0
o 16
)
)
)
*396 (CptPort
uid 3077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,8625,47000,9375"
)
tg (CPTG
uid 3079,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3080,0
va (VaSet
font "clean,10,0"
)
xt "48000,8500,57500,9500"
st "USER_TXENC8B10BUSE"
blo "48000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_TXENC8B10BUSE"
t "std_logic"
preAdd 0
posAdd 0
o 17
)
)
)
*397 (CptPort
uid 3081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,9625,47000,10375"
)
tg (CPTG
uid 3083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3084,0
va (VaSet
font "clean,10,0"
)
xt "48000,9500,61500,10500"
st "USER_TXBYPASS8B10B : (7:0)"
blo "48000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_TXBYPASS8B10B"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 18
)
)
)
*398 (CptPort
uid 3085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3086,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,2625,75750,3375"
)
tg (CPTG
uid 3087,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3088,0
va (VaSet
font "clean,10,0"
)
xt "64000,2500,74000,3500"
st "GT_LOOPBACK : (1:0)"
ju 2
blo "74000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_LOOPBACK"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- GT side MGT Pass through Signals"
preAdd 0
posAdd 0
o 19
)
)
)
*399 (CptPort
uid 3089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3090,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,3625,75750,4375"
)
tg (CPTG
uid 3091,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3092,0
va (VaSet
font "clean,10,0"
)
xt "65500,3500,74000,4500"
st "GT_TXENC8B10BUSE"
ju 2
blo "74000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_TXENC8B10BUSE"
t "std_logic"
preAdd 0
posAdd 0
o 20
)
)
)
*400 (CptPort
uid 3093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3094,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,4625,75750,5375"
)
tg (CPTG
uid 3095,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3096,0
va (VaSet
font "clean,10,0"
)
xt "61500,4500,74000,5500"
st "GT_TXBYPASS8B10B : (7:0)"
ju 2
blo "74000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_TXBYPASS8B10B"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 21
)
)
)
*401 (CptPort
uid 3097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3098,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,10625,47000,11375"
)
tg (CPTG
uid 3099,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3100,0
va (VaSet
font "clean,10,0"
)
xt "48000,10500,56500,11500"
st "TX_SIGNAL_DETECT"
blo "48000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_SIGNAL_DETECT"
t "std_logic"
prec "-- Signal Detect Ports"
preAdd 0
posAdd 0
o 22
)
)
)
*402 (CptPort
uid 3101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3102,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,3625,47000,4375"
)
tg (CPTG
uid 3103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3104,0
va (VaSet
font "clean,10,0"
)
xt "48000,3500,56500,4500"
st "RX_SIGNAL_DETECT"
blo "48000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_SIGNAL_DETECT"
t "std_logic"
preAdd 0
posAdd 0
o 23
)
)
)
*403 (PortMapFrame
uid 3105,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3106,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,-4000,77000,14000"
)
portMapText (BiTextGroup
uid 3107,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3108,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "77000,14000,100800,29600"
st "DCLK => DCLK,
GT_DI => gt_di_0,
GT_DRDY => gt_drdy_0,
RESET => CAL_BLOCK_RESET,
RX_SIGNAL_DETECT => RX_SIGNAL_DETECT_0,
USER_LOOPBACK => LOOPBACK_0,
GT_DADDR => gt_daddr_0,
GT_DEN => gt_den_0,
GT_DO => gt_do_0,
GT_DWE => gt_dwe_0,
GT_LOOPBACK => gt_loopback_0,
GT_TXBYPASS8B10B => gt_txbypass8b10b_0,
GT_TXENC8B10BUSE => gt_txenc8b10buse_0,"
)
second (MLText
uid 3109,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "77000,29600,93900,38000"
st "USER_DI => X\"0000\",
USER_DADDR => X\"00\",
USER_DEN => '0',
USER_DWE => '0',
USER_TXENC8B10BUSE => '1',
USER_TXBYPASS8B10B => X\"00\",
TX_SIGNAL_DETECT => '1'"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 3005,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "47000,-2000,75000,12000"
)
showPorts 0
ttg (MlTextGroup
uid 3006,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*404 (Text
uid 3007,0
va (VaSet
isHidden 1
font "charter,10,1"
)
xt "55950,10700,66850,12000"
st "EthernetInterface2"
blo "55950,11700"
tm "BdLibraryNameMgr"
)
*405 (Text
uid 3008,0
va (VaSet
font "charter,10,1"
)
xt "55950,12000,66050,13300"
st "cal_block_v1_4_1"
blo "55950,13000"
tm "CptNameMgr"
)
*406 (Text
uid 3009,0
va (VaSet
font "charter,10,1"
)
xt "55950,13300,63150,14600"
st "cal_block_A"
blo "55950,14300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3010,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3011,0
text (MLText
uid 3012,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "38550,-950,71050,1450"
st "C_MGT_ID        = 0          ( integer ) -- 0 = MGTA | 1 = MGTB 
C_TXPOST_TAP_PD = \"TRUE\"     ( string  ) -- Default POST TAP PD 
C_RXDIGRX       = \"FALSE\"    ( string  ) -- Default RXDIGRX     
"
)
header ""
)
elements [
(GiElement
name "C_MGT_ID"
type "integer"
value "0"
e "-- 0 = MGTA | 1 = MGTB"
)
(GiElement
name "C_TXPOST_TAP_PD"
type "string"
value "\"TRUE\""
e "-- Default POST TAP PD"
)
(GiElement
name "C_RXDIGRX"
type "string"
value "\"FALSE\""
e "-- Default RXDIGRX"
)
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*407 (SaComponent
uid 3227,0
optionalChildren [
*408 (CptPort
uid 3236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,115625,37750,116375"
)
tg (CPTG
uid 3238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3239,0
va (VaSet
font "clean,10,0"
)
xt "32500,115500,36000,116500"
st "CHBONDI"
ju 2
blo "36000,116300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CHBONDI"
t "bit"
preAdd 0
posAdd 0
o 1
)
)
)
*409 (CptPort
uid 3240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,116625,37750,117375"
)
tg (CPTG
uid 3242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3243,0
va (VaSet
font "clean,10,0"
)
xt "32500,116500,36000,117500"
st "CHBONDO"
ju 2
blo "36000,117300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CHBONDO"
t "bit"
preAdd 0
posAdd 0
o 2
)
)
)
*410 (CptPort
uid 3244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3245,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,77625,37750,78375"
)
tg (CPTG
uid 3246,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3247,0
va (VaSet
font "clean,10,0"
)
xt "20500,77500,36000,78500"
st "COMBUSIN(15 downto 0) : (15:0)"
ju 2
blo "36000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "COMBUSIN(15 downto 0)"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*411 (CptPort
uid 3248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3249,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,110625,37750,111375"
)
tg (CPTG
uid 3250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3251,0
va (VaSet
font "clean,10,0"
)
xt "20000,110500,36000,111500"
st "COMBUSOUT(15 downto 0) : (15:0)"
ju 2
blo "36000,111300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "COMBUSOUT(15 downto 0)"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*412 (CptPort
uid 3252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3253,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,111625,37750,112375"
)
tg (CPTG
uid 3254,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3255,0
va (VaSet
font "clean,10,0"
)
xt "27000,111500,36000,112500"
st "DADDR(7 downto 0)"
ju 2
blo "36000,112300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DADDR(7 downto 0)"
t "std_logic_vector"
preAdd 0
posAdd 0
o 5
)
)
)
*413 (CptPort
uid 3256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3257,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,97625,4000,98375"
)
tg (CPTG
uid 3258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3259,0
va (VaSet
font "clean,10,0"
)
xt "5000,97500,7000,98500"
st "DCLK"
blo "5000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*414 (CptPort
uid 3260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3261,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,112625,37750,113375"
)
tg (CPTG
uid 3262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3263,0
va (VaSet
font "clean,10,0"
)
xt "34500,112500,36000,113500"
st "DEN"
ju 2
blo "36000,113300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DEN"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*415 (CptPort
uid 3264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3265,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,113625,37750,114375"
)
tg (CPTG
uid 3266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3267,0
va (VaSet
font "clean,10,0"
)
xt "28000,113500,36000,114500"
st "DI(15 downto 0)"
ju 2
blo "36000,114300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DI(15 downto 0)"
t "std_logic_vector"
preAdd 0
posAdd 0
o 8
)
)
)
*416 (CptPort
uid 3268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3269,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,95625,37750,96375"
)
tg (CPTG
uid 3270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3271,0
va (VaSet
font "clean,10,0"
)
xt "35000,95500,36000,96500"
st "DO"
ju 2
blo "36000,96300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DO"
t "std_logic_vector"
preAdd 0
posAdd 0
o 9
)
)
)
*417 (CptPort
uid 3272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3273,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,78625,37750,79375"
)
tg (CPTG
uid 3274,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3275,0
va (VaSet
font "clean,10,0"
)
xt "34000,78500,36000,79500"
st "DRDY"
ju 2
blo "36000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DRDY"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*418 (CptPort
uid 3276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3277,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,114625,37750,115375"
)
tg (CPTG
uid 3278,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3279,0
va (VaSet
font "clean,10,0"
)
xt "34500,114500,36000,115500"
st "DWE"
ju 2
blo "36000,115300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DWE"
t "std_logic"
preAdd 0
posAdd 0
o 11
)
)
)
*419 (CptPort
uid 3280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,117625,37750,118375"
)
tg (CPTG
uid 3282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3283,0
va (VaSet
font "clean,10,0"
)
xt "30500,117500,36000,118500"
st "ENCHANSYNC"
ju 2
blo "36000,118300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ENCHANSYNC"
t "bit"
preAdd 0
posAdd 0
o 12
)
)
)
*420 (CptPort
uid 3284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3285,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,98625,4000,99375"
)
tg (CPTG
uid 3286,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3287,0
va (VaSet
font "clean,10,0"
)
xt "5000,98500,12000,99500"
st "ENMCOMMAALIGN"
blo "5000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "ENMCOMMAALIGN"
t "std_logic"
preAdd 0
posAdd 0
o 13
)
)
)
*421 (CptPort
uid 3288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3289,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,99625,4000,100375"
)
tg (CPTG
uid 3290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3291,0
va (VaSet
font "clean,10,0"
)
xt "5000,99500,12000,100500"
st "ENPCOMMAALIGN"
blo "5000,100300"
)
)
thePort (LogicalPort
decl (Decl
n "ENPCOMMAALIGN"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*422 (CptPort
uid 3292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,100625,4000,101375"
)
tg (CPTG
uid 3294,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3295,0
va (VaSet
font "clean,10,0"
)
xt "5000,100500,8500,101500"
st "GREFCLK"
blo "5000,101300"
)
)
thePort (LogicalPort
decl (Decl
n "GREFCLK"
t "bit"
preAdd 0
posAdd 0
o 15
)
)
)
*423 (CptPort
uid 3296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3297,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,91625,37750,92375"
)
tg (CPTG
uid 3298,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3299,0
va (VaSet
font "clean,10,0"
)
xt "25500,91500,36000,92500"
st "LOOPBACK(1 downto 0)"
ju 2
blo "36000,92300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOOPBACK(1 downto 0)"
t "std_logic_vector"
preAdd 0
posAdd 0
o 16
)
)
)
*424 (CptPort
uid 3300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,101625,4000,102375"
)
tg (CPTG
uid 3302,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3303,0
va (VaSet
font "clean,10,0"
)
xt "5000,101500,9500,102500"
st "POWERDOWN"
blo "5000,102300"
)
)
thePort (LogicalPort
decl (Decl
n "POWERDOWN"
t "bit"
preAdd 0
posAdd 0
o 17
)
)
)
*425 (CptPort
uid 3304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3305,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,77625,4000,78375"
)
tg (CPTG
uid 3306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3307,0
va (VaSet
font "clean,10,0"
)
xt "5000,77500,8500,78500"
st "REFCLK1"
blo "5000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK1"
t "std_logic"
preAdd 0
posAdd 0
o 18
)
)
)
*426 (CptPort
uid 3308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3309,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,78625,4000,79375"
)
tg (CPTG
uid 3310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3311,0
va (VaSet
font "clean,10,0"
)
xt "5000,78500,8500,79500"
st "REFCLK2"
blo "5000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK2"
t "std_logic"
preAdd 0
posAdd 0
o 19
)
)
)
*427 (CptPort
uid 3312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3313,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,85625,4000,86375"
)
tg (CPTG
uid 3314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3315,0
va (VaSet
font "clean,10,0"
)
xt "5000,85500,7000,86500"
st "RX1N"
blo "5000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "RX1N"
t "std_logic"
preAdd 0
posAdd 0
o 20
)
)
)
*428 (CptPort
uid 3316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3317,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,86625,4000,87375"
)
tg (CPTG
uid 3318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3319,0
va (VaSet
font "clean,10,0"
)
xt "5000,86500,7000,87500"
st "RX1P"
blo "5000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "RX1P"
t "std_logic"
preAdd 0
posAdd 0
o 21
)
)
)
*429 (CptPort
uid 3320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,102625,4000,103375"
)
tg (CPTG
uid 3322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3323,0
va (VaSet
font "clean,10,0"
)
xt "5000,102500,15500,103500"
st "RXBLOCKSYNC64B66BUSE"
blo "5000,103300"
)
)
thePort (LogicalPort
decl (Decl
n "RXBLOCKSYNC64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 22
)
)
)
*430 (CptPort
uid 3324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3325,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,79625,37750,80375"
)
tg (CPTG
uid 3326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3327,0
va (VaSet
font "clean,10,0"
)
xt "32000,79500,36000,80500"
st "RXBUFERR"
ju 2
blo "36000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXBUFERR"
t "std_logic"
preAdd 0
posAdd 0
o 23
)
)
)
*431 (CptPort
uid 3328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,103625,4000,104375"
)
tg (CPTG
uid 3330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3331,0
va (VaSet
font "clean,10,0"
)
xt "5000,103500,9500,104500"
st "RXCALFAIL"
blo "5000,104300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCALFAIL"
t "bit"
preAdd 0
posAdd 0
o 24
)
)
)
*432 (CptPort
uid 3332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3333,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,81625,37750,82375"
)
tg (CPTG
uid 3334,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3335,0
va (VaSet
font "clean,10,0"
)
xt "27500,81500,36000,82500"
st "RXCHARISCOMMA(0)"
ju 2
blo "36000,82300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCHARISCOMMA(0)"
t "std_logic"
preAdd 0
posAdd 0
o 25
)
)
)
*433 (CptPort
uid 3336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3337,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,80625,37750,81375"
)
tg (CPTG
uid 3338,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3339,0
va (VaSet
font "clean,10,0"
)
xt "19000,80500,36000,81500"
st "RXCHARISCOMMA(7 downto 1) : (6:0)"
ju 2
blo "36000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCHARISCOMMA(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 26
)
)
)
*434 (CptPort
uid 3340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3341,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,83625,37750,84375"
)
tg (CPTG
uid 3342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3343,0
va (VaSet
font "clean,10,0"
)
xt "29500,83500,36000,84500"
st "RXCHARISK(0)"
ju 2
blo "36000,84300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCHARISK(0)"
t "std_logic"
preAdd 0
posAdd 0
o 27
)
)
)
*435 (CptPort
uid 3344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3345,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,82625,37750,83375"
)
tg (CPTG
uid 3346,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3347,0
va (VaSet
font "clean,10,0"
)
xt "21000,82500,36000,83500"
st "RXCHARISK(7 downto 1) : (6:0)"
ju 2
blo "36000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCHARISK(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 28
)
)
)
*436 (CptPort
uid 3348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,118625,37750,119375"
)
tg (CPTG
uid 3350,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3351,0
va (VaSet
font "clean,10,0"
)
xt "30000,118500,36000,119500"
st "RXCLKSTABLE"
ju 2
blo "36000,119300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCLKSTABLE"
t "bit"
preAdd 0
posAdd 0
o 29
)
)
)
*437 (CptPort
uid 3352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3353,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,84625,37750,85375"
)
tg (CPTG
uid 3354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3355,0
va (VaSet
font "clean,10,0"
)
xt "30500,84500,36000,85500"
st "RXCOMMADET"
ju 2
blo "36000,85300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCOMMADET"
t "std_logic"
preAdd 0
posAdd 0
o 30
)
)
)
*438 (CptPort
uid 3356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,104625,4000,105375"
)
tg (CPTG
uid 3358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3359,0
va (VaSet
font "clean,10,0"
)
xt "5000,104500,12000,105500"
st "RXCOMMADETUSE"
blo "5000,105300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCOMMADETUSE"
t "bit"
preAdd 0
posAdd 0
o 31
)
)
)
*439 (CptPort
uid 3360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3361,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,79625,4000,80375"
)
tg (CPTG
uid 3362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3363,0
va (VaSet
font "clean,10,0"
)
xt "5000,79500,9000,80500"
st "RXCRCCLK"
blo "5000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCCLK"
t "std_logic"
preAdd 0
posAdd 0
o 32
)
)
)
*440 (CptPort
uid 3364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,105625,4000,106375"
)
tg (CPTG
uid 3366,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3367,0
va (VaSet
font "clean,10,0"
)
xt "5000,105500,12500,106500"
st "RXCRCDATAVALID"
blo "5000,106300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCDATAVALID"
t "bit"
preAdd 0
posAdd 0
o 33
)
)
)
*441 (CptPort
uid 3368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,119625,37750,120375"
)
tg (CPTG
uid 3370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3371,0
va (VaSet
font "clean,10,0"
)
xt "28500,119500,36000,120500"
st "RXCRCDATAWIDTH"
ju 2
blo "36000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCRCDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 34
)
)
)
*442 (CptPort
uid 3372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,120625,37750,121375"
)
tg (CPTG
uid 3374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3375,0
va (VaSet
font "clean,10,0"
)
xt "32500,120500,36000,121500"
st "RXCRCIN"
ju 2
blo "36000,121300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXCRCIN"
t "bit"
preAdd 0
posAdd 0
o 35
)
)
)
*443 (CptPort
uid 3376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,106625,4000,107375"
)
tg (CPTG
uid 3378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3379,0
va (VaSet
font "clean,10,0"
)
xt "5000,106500,9500,107500"
st "RXCRCINIT"
blo "5000,107300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCINIT"
t "bit"
preAdd 0
posAdd 0
o 36
)
)
)
*444 (CptPort
uid 3380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3381,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,80625,4000,81375"
)
tg (CPTG
uid 3382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3383,0
va (VaSet
font "clean,10,0"
)
xt "5000,80500,11000,81500"
st "RXCRCINTCLK"
blo "5000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCINTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 37
)
)
)
*445 (CptPort
uid 3384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,107625,4000,108375"
)
tg (CPTG
uid 3386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3387,0
va (VaSet
font "clean,10,0"
)
xt "5000,107500,9000,108500"
st "RXCRCOUT"
blo "5000,108300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCOUT"
t "bit"
preAdd 0
posAdd 0
o 38
)
)
)
*446 (CptPort
uid 3388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,108625,4000,109375"
)
tg (CPTG
uid 3390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3391,0
va (VaSet
font "clean,10,0"
)
xt "5000,108500,8500,109500"
st "RXCRCPD"
blo "5000,109300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCPD"
t "bit"
preAdd 0
posAdd 0
o 39
)
)
)
*447 (CptPort
uid 3392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,109625,4000,110375"
)
tg (CPTG
uid 3394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3395,0
va (VaSet
font "clean,10,0"
)
xt "5000,109500,10500,110500"
st "RXCRCRESET"
blo "5000,110300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCRCRESET"
t "bit"
preAdd 0
posAdd 0
o 40
)
)
)
*448 (CptPort
uid 3396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,110625,4000,111375"
)
tg (CPTG
uid 3398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3399,0
va (VaSet
font "clean,10,0"
)
xt "5000,110500,11500,111500"
st "RXCYCLELIMIT"
blo "5000,111300"
)
)
thePort (LogicalPort
decl (Decl
n "RXCYCLELIMIT"
t "bit"
preAdd 0
posAdd 0
o 41
)
)
)
*449 (CptPort
uid 3400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3401,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,85625,37750,86375"
)
tg (CPTG
uid 3402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3403,0
va (VaSet
font "clean,10,0"
)
xt "21500,85500,36000,86500"
st "RXDATA(63 downto 8) : (55:0)"
ju 2
blo "36000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXDATA(63 downto 8)"
t "std_logic_vector"
b "(55 downto 0)"
preAdd 0
posAdd 0
o 42
)
)
)
*450 (CptPort
uid 3404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3405,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,86625,37750,87375"
)
tg (CPTG
uid 3406,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3407,0
va (VaSet
font "clean,10,0"
)
xt "22500,86500,36000,87500"
st "RXDATA(7 downto 0) : (7:0)"
ju 2
blo "36000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXDATA(7 downto 0)"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 43
)
)
)
*451 (CptPort
uid 3408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,121625,37750,122375"
)
tg (CPTG
uid 3410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3411,0
va (VaSet
font "clean,10,0"
)
xt "30000,121500,36000,122500"
st "RXDATAWIDTH"
ju 2
blo "36000,122300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 44
)
)
)
*452 (CptPort
uid 3412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,111625,4000,112375"
)
tg (CPTG
uid 3414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3415,0
va (VaSet
font "clean,10,0"
)
xt "5000,111500,12500,112500"
st "RXDEC64B66BUSE"
blo "5000,112300"
)
)
thePort (LogicalPort
decl (Decl
n "RXDEC64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 45
)
)
)
*453 (CptPort
uid 3416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,112625,4000,113375"
)
tg (CPTG
uid 3418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3419,0
va (VaSet
font "clean,10,0"
)
xt "5000,112500,12000,113500"
st "RXDEC8B10BUSE"
blo "5000,113300"
)
)
thePort (LogicalPort
decl (Decl
n "RXDEC8B10BUSE"
t "bit"
preAdd 0
posAdd 0
o 46
)
)
)
*454 (CptPort
uid 3420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,113625,4000,114375"
)
tg (CPTG
uid 3422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3423,0
va (VaSet
font "clean,10,0"
)
xt "5000,113500,14500,114500"
st "RXDESCRAM64B66BUSE"
blo "5000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "RXDESCRAM64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 47
)
)
)
*455 (CptPort
uid 3424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3425,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,88625,37750,89375"
)
tg (CPTG
uid 3426,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3427,0
va (VaSet
font "clean,10,0"
)
xt "29500,88500,36000,89500"
st "RXDISPERR(0)"
ju 2
blo "36000,89300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXDISPERR(0)"
t "std_logic"
preAdd 0
posAdd 0
o 48
)
)
)
*456 (CptPort
uid 3428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3429,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,87625,37750,88375"
)
tg (CPTG
uid 3430,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3431,0
va (VaSet
font "clean,10,0"
)
xt "21000,87500,36000,88500"
st "RXDISPERR(7 downto 1) : (6:0)"
ju 2
blo "36000,88300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXDISPERR(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 49
)
)
)
*457 (CptPort
uid 3432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,114625,4000,115375"
)
tg (CPTG
uid 3434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3435,0
va (VaSet
font "clean,10,0"
)
xt "5000,114500,11000,115500"
st "RXIGNOREBTF"
blo "5000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "RXIGNOREBTF"
t "bit"
preAdd 0
posAdd 0
o 50
)
)
)
*458 (CptPort
uid 3436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,122625,37750,123375"
)
tg (CPTG
uid 3438,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3439,0
va (VaSet
font "clean,10,0"
)
xt "28500,122500,36000,123500"
st "RXINTDATAWIDTH"
ju 2
blo "36000,123300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXINTDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 51
)
)
)
*459 (CptPort
uid 3440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3441,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,89625,37750,90375"
)
tg (CPTG
uid 3442,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3443,0
va (VaSet
font "clean,10,0"
)
xt "33000,89500,36000,90500"
st "RXLOCK"
ju 2
blo "36000,90300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXLOCK"
t "std_logic"
preAdd 0
posAdd 0
o 52
)
)
)
*460 (CptPort
uid 3444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,115625,4000,116375"
)
tg (CPTG
uid 3446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3447,0
va (VaSet
font "clean,10,0"
)
xt "5000,115500,11500,116500"
st "RXLOSSOFSYNC"
blo "5000,116300"
)
)
thePort (LogicalPort
decl (Decl
n "RXLOSSOFSYNC"
t "bit"
preAdd 0
posAdd 0
o 53
)
)
)
*461 (CptPort
uid 3448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,116625,4000,117375"
)
tg (CPTG
uid 3450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3451,0
va (VaSet
font "clean,10,0"
)
xt "5000,116500,8000,117500"
st "RXMCLK"
blo "5000,117300"
)
)
thePort (LogicalPort
decl (Decl
n "RXMCLK"
t "bit"
preAdd 0
posAdd 0
o 54
)
)
)
*462 (CptPort
uid 3452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3453,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,96625,37750,97375"
)
tg (CPTG
uid 3454,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3455,0
va (VaSet
font "clean,10,0"
)
xt "28000,96500,36000,97500"
st "RXNOTINTABLE(0)"
ju 2
blo "36000,97300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXNOTINTABLE(0)"
t "std_logic"
preAdd 0
posAdd 0
o 55
)
)
)
*463 (CptPort
uid 3456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3457,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,90625,37750,91375"
)
tg (CPTG
uid 3458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3459,0
va (VaSet
font "clean,10,0"
)
xt "19500,90500,36000,91500"
st "RXNOTINTABLE(7 downto 1) : (6:0)"
ju 2
blo "36000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXNOTINTABLE(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 56
)
)
)
*464 (CptPort
uid 3460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,117625,4000,118375"
)
tg (CPTG
uid 3462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3463,0
va (VaSet
font "clean,10,0"
)
xt "5000,117500,11500,118500"
st "RXPCSHCLKOUT"
blo "5000,118300"
)
)
thePort (LogicalPort
decl (Decl
n "RXPCSHCLKOUT"
t "bit"
preAdd 0
posAdd 0
o 57
)
)
)
*465 (CptPort
uid 3464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3465,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,81625,4000,82375"
)
tg (CPTG
uid 3466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3467,0
va (VaSet
font "clean,10,0"
)
xt "5000,81500,10500,82500"
st "RXPMARESET"
blo "5000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "RXPMARESET"
t "std_logic"
preAdd 0
posAdd 0
o 58
)
)
)
*466 (CptPort
uid 3468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,118625,4000,119375"
)
tg (CPTG
uid 3470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3471,0
va (VaSet
font "clean,10,0"
)
xt "5000,118500,10500,119500"
st "RXPOLARITY"
blo "5000,119300"
)
)
thePort (LogicalPort
decl (Decl
n "RXPOLARITY"
t "bit"
preAdd 0
posAdd 0
o 59
)
)
)
*467 (CptPort
uid 3472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3473,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,97625,37750,98375"
)
tg (CPTG
uid 3474,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3475,0
va (VaSet
font "clean,10,0"
)
xt "31500,97500,36000,98500"
st "RXREALIGN"
ju 2
blo "36000,98300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXREALIGN"
t "std_logic"
preAdd 0
posAdd 0
o 60
)
)
)
*468 (CptPort
uid 3476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3477,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,98625,37750,99375"
)
tg (CPTG
uid 3478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3479,0
va (VaSet
font "clean,10,0"
)
xt "31500,98500,36000,99500"
st "RXRECCLK1"
ju 2
blo "36000,99300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXRECCLK1"
t "std_logic"
preAdd 0
posAdd 0
o 61
)
)
)
*469 (CptPort
uid 3480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3481,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,99625,37750,100375"
)
tg (CPTG
uid 3482,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3483,0
va (VaSet
font "clean,10,0"
)
xt "31500,99500,36000,100500"
st "RXRECCLK2"
ju 2
blo "36000,100300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXRECCLK2"
t "std_logic"
preAdd 0
posAdd 0
o 62
)
)
)
*470 (CptPort
uid 3484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3485,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,82625,4000,83375"
)
tg (CPTG
uid 3486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3487,0
va (VaSet
font "clean,10,0"
)
xt "5000,82500,8500,83500"
st "RXRESET"
blo "5000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "RXRESET"
t "std_logic"
preAdd 0
posAdd 0
o 63
)
)
)
*471 (CptPort
uid 3488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3489,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,101625,37750,102375"
)
tg (CPTG
uid 3490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3491,0
va (VaSet
font "clean,10,0"
)
xt "29500,101500,36000,102500"
st "RXRUNDISP(0)"
ju 2
blo "36000,102300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXRUNDISP(0)"
t "std_logic"
preAdd 0
posAdd 0
o 64
)
)
)
*472 (CptPort
uid 3492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3493,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,100625,37750,101375"
)
tg (CPTG
uid 3494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3495,0
va (VaSet
font "clean,10,0"
)
xt "21000,100500,36000,101500"
st "RXRUNDISP(7 downto 1) : (6:0)"
ju 2
blo "36000,101300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXRUNDISP(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 65
)
)
)
*473 (CptPort
uid 3496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,119625,4000,120375"
)
tg (CPTG
uid 3498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3499,0
va (VaSet
font "clean,10,0"
)
xt "5000,119500,9000,120500"
st "RXSIGDET"
blo "5000,120300"
)
)
thePort (LogicalPort
decl (Decl
n "RXSIGDET"
t "bit"
preAdd 0
posAdd 0
o 66
)
)
)
*474 (CptPort
uid 3500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,120625,4000,121375"
)
tg (CPTG
uid 3502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3503,0
va (VaSet
font "clean,10,0"
)
xt "5000,120500,8500,121500"
st "RXSLIDE"
blo "5000,121300"
)
)
thePort (LogicalPort
decl (Decl
n "RXSLIDE"
t "bit"
preAdd 0
posAdd 0
o 67
)
)
)
*475 (CptPort
uid 3504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3505,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,102625,37750,103375"
)
tg (CPTG
uid 3506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3507,0
va (VaSet
font "clean,10,0"
)
xt "21500,102500,36000,103500"
st "RXSTATUS(5 downto 0) : (5:0)"
ju 2
blo "36000,103300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXSTATUS(5 downto 0)"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 68
)
)
)
*476 (CptPort
uid 3508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,121625,4000,122375"
)
tg (CPTG
uid 3510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3511,0
va (VaSet
font "clean,10,0"
)
xt "5000,121500,8000,122500"
st "RXSYNC"
blo "5000,122300"
)
)
thePort (LogicalPort
decl (Decl
n "RXSYNC"
t "bit"
preAdd 0
posAdd 0
o 69
)
)
)
*477 (CptPort
uid 3512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3513,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,83625,4000,84375"
)
tg (CPTG
uid 3514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3515,0
va (VaSet
font "clean,10,0"
)
xt "5000,83500,9000,84500"
st "RXUSRCLK"
blo "5000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "RXUSRCLK"
t "std_logic"
preAdd 0
posAdd 0
o 70
)
)
)
*478 (CptPort
uid 3516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3517,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,84625,4000,85375"
)
tg (CPTG
uid 3518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3519,0
va (VaSet
font "clean,10,0"
)
xt "5000,84500,9500,85500"
st "RXUSRCLK2"
blo "5000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "RXUSRCLK2"
t "std_logic"
preAdd 0
posAdd 0
o 71
)
)
)
*479 (CptPort
uid 3520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3521,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,108625,37750,109375"
)
tg (CPTG
uid 3522,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3523,0
va (VaSet
font "clean,10,0"
)
xt "34000,108500,36000,109500"
st "TX1N"
ju 2
blo "36000,109300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX1N"
t "std_logic"
preAdd 0
posAdd 0
o 72
)
)
)
*480 (CptPort
uid 3524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3525,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,109625,37750,110375"
)
tg (CPTG
uid 3526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3527,0
va (VaSet
font "clean,10,0"
)
xt "34000,109500,36000,110500"
st "TX1P"
ju 2
blo "36000,110300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX1P"
t "std_logic"
preAdd 0
posAdd 0
o 73
)
)
)
*481 (CptPort
uid 3528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3529,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,103625,37750,104375"
)
tg (CPTG
uid 3530,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3531,0
va (VaSet
font "clean,10,0"
)
xt "32000,103500,36000,104500"
st "TXBUFERR"
ju 2
blo "36000,104300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXBUFERR"
t "std_logic"
preAdd 0
posAdd 0
o 74
)
)
)
*482 (CptPort
uid 3532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3533,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,92625,37750,93375"
)
tg (CPTG
uid 3534,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3535,0
va (VaSet
font "clean,10,0"
)
xt "29000,92500,36000,93500"
st "TXBYPASS8B10B"
ju 2
blo "36000,93300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXBYPASS8B10B"
t "std_logic_vector"
preAdd 0
posAdd 0
o 75
)
)
)
*483 (CptPort
uid 3536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,122625,4000,123375"
)
tg (CPTG
uid 3538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3539,0
va (VaSet
font "clean,10,0"
)
xt "5000,122500,9500,123500"
st "TXCALFAIL"
blo "5000,123300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCALFAIL"
t "bit"
preAdd 0
posAdd 0
o 76
)
)
)
*484 (CptPort
uid 3540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3541,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,87625,4000,88375"
)
tg (CPTG
uid 3542,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3543,0
va (VaSet
font "clean,10,0"
)
xt "5000,87500,14000,88500"
st "TXCHARDISPMODE(0)"
blo "5000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCHARDISPMODE(0)"
t "std_logic"
preAdd 0
posAdd 0
o 77
)
)
)
*485 (CptPort
uid 3544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,123625,37750,124375"
)
tg (CPTG
uid 3546,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3547,0
va (VaSet
font "clean,10,0"
)
xt "22500,123500,36000,124500"
st "TXCHARDISPMODE(7 downto 1)"
ju 2
blo "36000,124300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXCHARDISPMODE(7 downto 1)"
t "bit"
preAdd 0
posAdd 0
o 78
)
)
)
*486 (CptPort
uid 3548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3549,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,88625,4000,89375"
)
tg (CPTG
uid 3550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3551,0
va (VaSet
font "clean,10,0"
)
xt "5000,88500,13500,89500"
st "TXCHARDISPVAL(0)"
blo "5000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCHARDISPVAL(0)"
t "std_logic"
preAdd 0
posAdd 0
o 79
)
)
)
*487 (CptPort
uid 3552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,123625,4000,124375"
)
tg (CPTG
uid 3554,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3555,0
va (VaSet
font "clean,10,0"
)
xt "5000,123500,18000,124500"
st "TXCHARDISPVAL(7 downto 1)"
blo "5000,124300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCHARDISPVAL(7 downto 1)"
t "bit"
preAdd 0
posAdd 0
o 80
)
)
)
*488 (CptPort
uid 3556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3557,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,89625,4000,90375"
)
tg (CPTG
uid 3558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3559,0
va (VaSet
font "clean,10,0"
)
xt "5000,89500,11500,90500"
st "TXCHARISK(0)"
blo "5000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCHARISK(0)"
t "std_logic"
preAdd 0
posAdd 0
o 81
)
)
)
*489 (CptPort
uid 3560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,124625,4000,125375"
)
tg (CPTG
uid 3562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3563,0
va (VaSet
font "clean,10,0"
)
xt "5000,124500,16000,125500"
st "TXCHARISK(7 downto 1)"
blo "5000,125300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCHARISK(7 downto 1)"
t "bit"
preAdd 0
posAdd 0
o 82
)
)
)
*490 (CptPort
uid 3564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,125625,4000,126375"
)
tg (CPTG
uid 3566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3567,0
va (VaSet
font "clean,10,0"
)
xt "5000,125500,11000,126500"
st "TXCLKSTABLE"
blo "5000,126300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCLKSTABLE"
t "bit"
preAdd 0
posAdd 0
o 83
)
)
)
*491 (CptPort
uid 3568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3569,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,90625,4000,91375"
)
tg (CPTG
uid 3570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3571,0
va (VaSet
font "clean,10,0"
)
xt "5000,90500,9000,91500"
st "TXCRCCLK"
blo "5000,91300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCCLK"
t "std_logic"
preAdd 0
posAdd 0
o 84
)
)
)
*492 (CptPort
uid 3572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,126625,4000,127375"
)
tg (CPTG
uid 3574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3575,0
va (VaSet
font "clean,10,0"
)
xt "5000,126500,12500,127500"
st "TXCRCDATAVALID"
blo "5000,127300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCDATAVALID"
t "bit"
preAdd 0
posAdd 0
o 85
)
)
)
*493 (CptPort
uid 3576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,127625,4000,128375"
)
tg (CPTG
uid 3578,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3579,0
va (VaSet
font "clean,10,0"
)
xt "5000,127500,12500,128500"
st "TXCRCDATAWIDTH"
blo "5000,128300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 86
)
)
)
*494 (CptPort
uid 3580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,128625,4000,129375"
)
tg (CPTG
uid 3582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3583,0
va (VaSet
font "clean,10,0"
)
xt "5000,128500,8500,129500"
st "TXCRCIN"
blo "5000,129300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCIN"
t "bit"
preAdd 0
posAdd 0
o 87
)
)
)
*495 (CptPort
uid 3584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,129625,4000,130375"
)
tg (CPTG
uid 3586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3587,0
va (VaSet
font "clean,10,0"
)
xt "5000,129500,9500,130500"
st "TXCRCINIT"
blo "5000,130300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCINIT"
t "bit"
preAdd 0
posAdd 0
o 88
)
)
)
*496 (CptPort
uid 3588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3589,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,91625,4000,92375"
)
tg (CPTG
uid 3590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3591,0
va (VaSet
font "clean,10,0"
)
xt "5000,91500,11000,92500"
st "TXCRCINTCLK"
blo "5000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCINTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 89
)
)
)
*497 (CptPort
uid 3592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,130625,4000,131375"
)
tg (CPTG
uid 3594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3595,0
va (VaSet
font "clean,10,0"
)
xt "5000,130500,9000,131500"
st "TXCRCOUT"
blo "5000,131300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCOUT"
t "bit"
preAdd 0
posAdd 0
o 90
)
)
)
*498 (CptPort
uid 3596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,131625,4000,132375"
)
tg (CPTG
uid 3598,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3599,0
va (VaSet
font "clean,10,0"
)
xt "5000,131500,8500,132500"
st "TXCRCPD"
blo "5000,132300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCPD"
t "bit"
preAdd 0
posAdd 0
o 91
)
)
)
*499 (CptPort
uid 3600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,132625,4000,133375"
)
tg (CPTG
uid 3602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3603,0
va (VaSet
font "clean,10,0"
)
xt "5000,132500,10500,133500"
st "TXCRCRESET"
blo "5000,133300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCRCRESET"
t "bit"
preAdd 0
posAdd 0
o 92
)
)
)
*500 (CptPort
uid 3604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,133625,4000,134375"
)
tg (CPTG
uid 3606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3607,0
va (VaSet
font "clean,10,0"
)
xt "5000,133500,11500,134500"
st "TXCYCLELIMIT"
blo "5000,134300"
)
)
thePort (LogicalPort
decl (Decl
n "TXCYCLELIMIT"
t "bit"
preAdd 0
posAdd 0
o 93
)
)
)
*501 (CptPort
uid 3608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3609,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,93625,37750,94375"
)
tg (CPTG
uid 3610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3611,0
va (VaSet
font "clean,10,0"
)
xt "21500,93500,36000,94500"
st "TXDATA(63 downto 8) : (55:0)"
ju 2
blo "36000,94300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXDATA(63 downto 8)"
t "std_logic_vector"
b "(55 downto 0)"
preAdd 0
posAdd 0
o 94
)
)
)
*502 (CptPort
uid 3612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3613,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,92625,4000,93375"
)
tg (CPTG
uid 3614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3615,0
va (VaSet
font "clean,10,0"
)
xt "5000,92500,18500,93500"
st "TXDATA(7 downto 0) : (7:0)"
blo "5000,93300"
)
)
thePort (LogicalPort
decl (Decl
n "TXDATA(7 downto 0)"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 95
)
)
)
*503 (CptPort
uid 3616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,134625,4000,135375"
)
tg (CPTG
uid 3618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3619,0
va (VaSet
font "clean,10,0"
)
xt "5000,134500,11000,135500"
st "TXDATAWIDTH"
blo "5000,135300"
)
)
thePort (LogicalPort
decl (Decl
n "TXDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 96
)
)
)
*504 (CptPort
uid 3620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,135625,4000,136375"
)
tg (CPTG
uid 3622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3623,0
va (VaSet
font "clean,10,0"
)
xt "5000,135500,12500,136500"
st "TXENC64B66BUSE"
blo "5000,136300"
)
)
thePort (LogicalPort
decl (Decl
n "TXENC64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 97
)
)
)
*505 (CptPort
uid 3624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3625,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,94625,37750,95375"
)
tg (CPTG
uid 3626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3627,0
va (VaSet
font "clean,10,0"
)
xt "29000,94500,36000,95500"
st "TXENC8B10BUSE"
ju 2
blo "36000,95300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXENC8B10BUSE"
t "std_logic"
preAdd 0
posAdd 0
o 98
)
)
)
*506 (CptPort
uid 3628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,136625,4000,137375"
)
tg (CPTG
uid 3630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3631,0
va (VaSet
font "clean,10,0"
)
xt "5000,136500,8500,137500"
st "TXENOOB"
blo "5000,137300"
)
)
thePort (LogicalPort
decl (Decl
n "TXENOOB"
t "bit"
preAdd 0
posAdd 0
o 99
)
)
)
*507 (CptPort
uid 3632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,137625,4000,138375"
)
tg (CPTG
uid 3634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3635,0
va (VaSet
font "clean,10,0"
)
xt "5000,137500,14500,138500"
st "TXGEARBOX64B66BUSE"
blo "5000,138300"
)
)
thePort (LogicalPort
decl (Decl
n "TXGEARBOX64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 100
)
)
)
*508 (CptPort
uid 3636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,138625,4000,139375"
)
tg (CPTG
uid 3638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3639,0
va (VaSet
font "clean,10,0"
)
xt "5000,138500,9500,139500"
st "TXINHIBIT"
blo "5000,139300"
)
)
thePort (LogicalPort
decl (Decl
n "TXINHIBIT"
t "bit"
preAdd 0
posAdd 0
o 101
)
)
)
*509 (CptPort
uid 3640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,139625,4000,140375"
)
tg (CPTG
uid 3642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3643,0
va (VaSet
font "clean,10,0"
)
xt "5000,139500,12500,140500"
st "TXINTDATAWIDTH"
blo "5000,140300"
)
)
thePort (LogicalPort
decl (Decl
n "TXINTDATAWIDTH"
t "bit"
preAdd 0
posAdd 0
o 102
)
)
)
*510 (CptPort
uid 3644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,140625,4000,141375"
)
tg (CPTG
uid 3646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3647,0
va (VaSet
font "clean,10,0"
)
xt "5000,140500,8000,141500"
st "TXKERR"
blo "5000,141300"
)
)
thePort (LogicalPort
decl (Decl
n "TXKERR"
t "bit"
preAdd 0
posAdd 0
o 103
)
)
)
*511 (CptPort
uid 3648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3649,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,104625,37750,105375"
)
tg (CPTG
uid 3650,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3651,0
va (VaSet
font "clean,10,0"
)
xt "33000,104500,36000,105500"
st "TXLOCK"
ju 2
blo "36000,105300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXLOCK"
t "std_logic"
preAdd 0
posAdd 0
o 104
)
)
)
*512 (CptPort
uid 3652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3653,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,105625,37750,106375"
)
tg (CPTG
uid 3654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3655,0
va (VaSet
font "clean,10,0"
)
xt "31500,105500,36000,106500"
st "TXOUTCLK1"
ju 2
blo "36000,106300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXOUTCLK1"
t "std_logic"
preAdd 0
posAdd 0
o 105
)
)
)
*513 (CptPort
uid 3656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,141625,4000,142375"
)
tg (CPTG
uid 3658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3659,0
va (VaSet
font "clean,10,0"
)
xt "5000,141500,9500,142500"
st "TXOUTCLK2"
blo "5000,142300"
)
)
thePort (LogicalPort
decl (Decl
n "TXOUTCLK2"
t "bit"
preAdd 0
posAdd 0
o 106
)
)
)
*514 (CptPort
uid 3660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,142625,4000,143375"
)
tg (CPTG
uid 3662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3663,0
va (VaSet
font "clean,10,0"
)
xt "5000,142500,11500,143500"
st "TXPCSHCLKOUT"
blo "5000,143300"
)
)
thePort (LogicalPort
decl (Decl
n "TXPCSHCLKOUT"
t "bit"
preAdd 0
posAdd 0
o 107
)
)
)
*515 (CptPort
uid 3664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3665,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,93625,4000,94375"
)
tg (CPTG
uid 3666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3667,0
va (VaSet
font "clean,10,0"
)
xt "5000,93500,10500,94500"
st "TXPMARESET"
blo "5000,94300"
)
)
thePort (LogicalPort
decl (Decl
n "TXPMARESET"
t "std_logic"
preAdd 0
posAdd 0
o 108
)
)
)
*516 (CptPort
uid 3668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,143625,4000,144375"
)
tg (CPTG
uid 3670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3671,0
va (VaSet
font "clean,10,0"
)
xt "5000,143500,10500,144500"
st "TXPOLARITY"
blo "5000,144300"
)
)
thePort (LogicalPort
decl (Decl
n "TXPOLARITY"
t "bit"
preAdd 0
posAdd 0
o 109
)
)
)
*517 (CptPort
uid 3672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3673,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,94625,4000,95375"
)
tg (CPTG
uid 3674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3675,0
va (VaSet
font "clean,10,0"
)
xt "5000,94500,8500,95500"
st "TXRESET"
blo "5000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "TXRESET"
t "std_logic"
preAdd 0
posAdd 0
o 110
)
)
)
*518 (CptPort
uid 3676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3677,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,107625,37750,108375"
)
tg (CPTG
uid 3678,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3679,0
va (VaSet
font "clean,10,0"
)
xt "29500,107500,36000,108500"
st "TXRUNDISP(0)"
ju 2
blo "36000,108300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXRUNDISP(0)"
t "std_logic"
preAdd 0
posAdd 0
o 111
)
)
)
*519 (CptPort
uid 3680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3681,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37000,106625,37750,107375"
)
tg (CPTG
uid 3682,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3683,0
va (VaSet
font "clean,10,0"
)
xt "21000,106500,36000,107500"
st "TXRUNDISP(7 downto 1) : (6:0)"
ju 2
blo "36000,107300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXRUNDISP(7 downto 1)"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 112
)
)
)
*520 (CptPort
uid 3684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,144625,4000,145375"
)
tg (CPTG
uid 3686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3687,0
va (VaSet
font "clean,10,0"
)
xt "5000,144500,13500,145500"
st "TXSCRAM64B66BUSE"
blo "5000,145300"
)
)
thePort (LogicalPort
decl (Decl
n "TXSCRAM64B66BUSE"
t "bit"
preAdd 0
posAdd 0
o 113
)
)
)
*521 (CptPort
uid 3688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,145625,4000,146375"
)
tg (CPTG
uid 3690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3691,0
va (VaSet
font "clean,10,0"
)
xt "5000,145500,8000,146500"
st "TXSYNC"
blo "5000,146300"
)
)
thePort (LogicalPort
decl (Decl
n "TXSYNC"
t "bit"
preAdd 0
posAdd 0
o 114
)
)
)
*522 (CptPort
uid 3692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3693,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,95625,4000,96375"
)
tg (CPTG
uid 3694,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3695,0
va (VaSet
font "clean,10,0"
)
xt "5000,95500,9000,96500"
st "TXUSRCLK"
blo "5000,96300"
)
)
thePort (LogicalPort
decl (Decl
n "TXUSRCLK"
t "std_logic"
preAdd 0
posAdd 0
o 115
)
)
)
*523 (CptPort
uid 3696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3697,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,96625,4000,97375"
)
tg (CPTG
uid 3698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3699,0
va (VaSet
font "clean,10,0"
)
xt "5000,96500,9500,97500"
st "TXUSRCLK2"
blo "5000,97300"
)
)
thePort (LogicalPort
decl (Decl
n "TXUSRCLK2"
t "std_logic"
preAdd 0
posAdd 0
o 116
)
)
)
*524 (PortMapFrame
uid 3700,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3701,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "2000,75000,39000,149000"
)
portMapText (BiTextGroup
uid 3702,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3703,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "39000,149000,70000,222200"
st "DCLK => DCLK,
ENMCOMMAALIGN => ENMCOMMAALIGN_1,
ENPCOMMAALIGN => ENPCOMMAALIGN_1,
REFCLK1 => REFCLK1_1,
REFCLK2 => REFCLK2_1,
RX1N => RX1N_1,
RX1P => RX1P_1,
RXCRCCLK => TXUSRCLK2_1,
RXCRCINTCLK => TXUSRCLK2_1,
RXPMARESET => RXPMARESET1,
RXRESET => RXRESET_1,
RXUSRCLK => RXUSRCLK_1,
RXUSRCLK2 => RXUSRCLK2_1,
TXCHARDISPMODE(0) => TXCHARDISPMODE_1,
TXCHARDISPVAL(0) => TXCHARDISPVAL_1,
TXCHARISK(0) => TXCHARISK_1,
TXCRCCLK => TXUSRCLK2_1,
TXCRCINTCLK => TXUSRCLK2_1,
TXDATA(7 downto 0) => TXDATA_1,
TXPMARESET => PMARESET_TX1,
TXRESET => TXRESET_1,
TXUSRCLK => TXUSRCLK_1,
TXUSRCLK2 => TXUSRCLK2_1,
COMBUSIN(15 downto 0) => COMBUSOUT_0,
COMBUSOUT(15 downto 0) => COMBUSOUT_1,
DADDR(7 downto 0) => gt_daddr_1,
DEN => gt_den_1,
DI(15 downto 0) => gt_do_1,
DO => gt_di_1,
DRDY => gt_drdy_1,
DWE => gt_dwe_1,
LOOPBACK(1 downto 0) => gt_loopback_1,
RXBUFERR => RXBUFERR_1,
RXCHARISCOMMA(0) => RXCHARISCOMMA_1,
RXCHARISCOMMA(7 downto 1) => RXCHARISCOMMA_float1,
RXCHARISK(0) => RXCHARISK_1_INT,
RXCHARISK(7 downto 1) => RXCHARISK_float1,
RXCOMMADET => RXCOMMADET_1,
RXDATA(63 downto 8) => RXDATA_float1,
RXDATA(7 downto 0) => RXDATA_1_INT,
RXDISPERR(0) => RXDISPERR_1,
RXDISPERR(7 downto 1) => RXDISPERR_float1,
RXLOCK => gt_rxlock_1,
RXNOTINTABLE(0) => RXNOTINTABLE_1_INT,
RXNOTINTABLE(7 downto 1) => RXNOTINTABLE_float1,
RXREALIGN => RXREALIGN_1,
RXRECCLK1 => RXRECCLK1_1,
RXRECCLK2 => gt_rxrecclk2_1,
RXRUNDISP(0) => RXRUNDISP_1_INT,
RXRUNDISP(7 downto 1) => RXRUNDISP_float1,
RXSTATUS(5 downto 0) => RXSTATUS_1_INT,
TX1N => TX1N_1,
TX1P => TX1P_1,
TXBUFERR => TXBUFERR_1,
TXBYPASS8B10B => gt_txbypass8b10b_1,
TXDATA(63 downto 8) => GND_BUS,
TXENC8B10BUSE => gt_txenc8b10buse_1,
TXLOCK => gt_txlock_1,
TXOUTCLK1 => gt_txoutclk1_1,
TXRUNDISP(0) => TXRUNDISP_1,
TXRUNDISP(7 downto 1) => TXRUNDISP_float1,"
)
second (MLText
uid 3704,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "39000,222200,62700,271400"
st "CHBONDI => (others => '0'),
ENCHANSYNC => '0',
GREFCLK => '0',
POWERDOWN => '0',
RXBLOCKSYNC64B66BUSE => '0',
RXCLKSTABLE => '1',
RXCOMMADETUSE => '1',
RXCRCDATAVALID => '0',
RXCRCDATAWIDTH => \"000\",
RXCRCIN => X\"0000000000000000\",
RXCRCINIT => '0',
RXCRCPD => '1',
RXCRCRESET => '0',
RXDATAWIDTH => \"00\",
RXDEC8B10BUSE => '1',
RXDEC64B66BUSE => '0',
RXDESCRAM64B66BUSE => '0',
RXIGNOREBTF => '0',
RXINTDATAWIDTH => \"11\",
RXPOLARITY => '0',
RXSLIDE => '0',
RXSYNC => '0',
TXCHARDISPMODE(7 downto 1) => \"0000000\",
TXCHARDISPVAL(7 downto 1) => \"0000000\",
TXCHARISK(7 downto 1) => \"0000000\",
TXCLKSTABLE => '1',
TXCRCDATAVALID => '0',
TXCRCDATAWIDTH => \"000\",
TXCRCIN => X\"0000000000000000\",
TXCRCINIT => '0',
TXCRCPD => '1',
TXCRCRESET => '0',
TXDATAWIDTH => \"00\",
TXENC64B66BUSE => '0',
TXENOOB => '0',
TXGEARBOX64B66BUSE => '0',
TXINHIBIT => '0',
TXINTDATAWIDTH => \"11\",
TXPOLARITY => '0',
TXSCRAM64B66BUSE => '0',
TXSYNC => '0'"
tm "PortMapTextMgr"
)
)
)
*525 (CommentText
uid 4071,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4072,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "4000,77000,19000,81000"
)
text (MLText
uid 4073,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "4200,77200,19200,80800"
st "
--------------------------------------------------------------------
   Instantiate the Virtex-4 FX GT11 B for EMAC1
  --------------------------------------------------------------------
 Connect to EMAC1 (1000BASE-X)

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 3228,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "4000,77000,37000,147000"
)
showPorts 0
ttg (MlTextGroup
uid 3229,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*526 (Text
uid 3230,0
va (VaSet
isHidden 1
font "charter,10,1"
)
xt "16100,145700,27000,147000"
st "EthernetInterface2"
blo "16100,146700"
tm "BdLibraryNameMgr"
)
*527 (Text
uid 3231,0
va (VaSet
font "charter,10,1"
)
xt "16100,147000,19000,148300"
st "GT11"
blo "16100,148000"
tm "CptNameMgr"
)
*528 (Text
uid 3232,0
va (VaSet
font "charter,10,1"
)
xt "16100,148300,24900,149600"
st "GT11_1000X_B"
blo "16100,149300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3233,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3234,0
text (MLText
uid 3235,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "9100,107400,9100,107400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*529 (SaComponent
uid 4074,0
optionalChildren [
*530 (CptPort
uid 4083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,140625,75750,141375"
)
tg (CPTG
uid 4085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4086,0
va (VaSet
font "clean,10,0"
)
xt "64500,140500,74000,141500"
st "USER_DO : (16-1:0)"
ju 2
blo "74000,141300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "USER_DO"
t "std_logic_vector"
b "(16-1 downto 0)"
prec "-- User DRP Interface (destination/slave interface)"
preAdd 0
posAdd 0
o 1
)
)
)
*531 (CptPort
uid 4087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,139625,47000,140375"
)
tg (CPTG
uid 4089,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4090,0
va (VaSet
font "clean,10,0"
)
xt "48000,139500,57500,140500"
st "USER_DI : (16-1:0)"
blo "48000,140300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_DI"
t "std_logic_vector"
b "(16-1 downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*532 (CptPort
uid 4091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,140625,47000,141375"
)
tg (CPTG
uid 4093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4094,0
va (VaSet
font "clean,10,0"
)
xt "48000,140500,58500,141500"
st "USER_DADDR : (8-1:0)"
blo "48000,141300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_DADDR"
t "std_logic_vector"
b "(8-1 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*533 (CptPort
uid 4095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4096,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,141625,47000,142375"
)
tg (CPTG
uid 4097,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4098,0
va (VaSet
font "clean,10,0"
)
xt "48000,141500,52000,142500"
st "USER_DEN"
blo "48000,142300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_DEN"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*534 (CptPort
uid 4099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,142625,47000,143375"
)
tg (CPTG
uid 4101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4102,0
va (VaSet
font "clean,10,0"
)
xt "48000,142500,52000,143500"
st "USER_DWE"
blo "48000,143300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_DWE"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*535 (CptPort
uid 4103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,141625,75750,142375"
)
tg (CPTG
uid 4105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4106,0
va (VaSet
font "clean,10,0"
)
xt "69500,141500,74000,142500"
st "USER_DRDY"
ju 2
blo "74000,142300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "USER_DRDY"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*536 (CptPort
uid 4107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4108,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,134625,75750,135375"
)
tg (CPTG
uid 4109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4110,0
va (VaSet
font "clean,10,0"
)
xt "65500,134500,74000,135500"
st "GT_DO : (16-1:0)"
ju 2
blo "74000,135300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_DO"
t "std_logic_vector"
b "(16-1 downto 0)"
prec "-- MGT DRP Interface (source/master interface)"
preAdd 0
posAdd 0
o 7
)
)
)
*537 (CptPort
uid 4111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4112,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,133625,47000,134375"
)
tg (CPTG
uid 4113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4114,0
va (VaSet
font "clean,10,0"
)
xt "48000,133500,56500,134500"
st "GT_DI : (16-1:0)"
blo "48000,134300"
)
)
thePort (LogicalPort
decl (Decl
n "GT_DI"
t "std_logic_vector"
b "(16-1 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*538 (CptPort
uid 4115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4116,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,133625,75750,134375"
)
tg (CPTG
uid 4117,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4118,0
va (VaSet
font "clean,10,0"
)
xt "64500,133500,74000,134500"
st "GT_DADDR : (8-1:0)"
ju 2
blo "74000,134300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_DADDR"
t "std_logic_vector"
b "(8-1 downto 0)"
preAdd 0
posAdd 0
o 9
)
)
)
*539 (CptPort
uid 4119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4120,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,135625,75750,136375"
)
tg (CPTG
uid 4121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4122,0
va (VaSet
font "clean,10,0"
)
xt "71000,135500,74000,136500"
st "GT_DEN"
ju 2
blo "74000,136300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_DEN"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*540 (CptPort
uid 4123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4124,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,136625,75750,137375"
)
tg (CPTG
uid 4125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4126,0
va (VaSet
font "clean,10,0"
)
xt "71000,136500,74000,137500"
st "GT_DWE"
ju 2
blo "74000,137300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_DWE"
t "std_logic"
preAdd 0
posAdd 0
o 11
)
)
)
*541 (CptPort
uid 4127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4128,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,134625,47000,135375"
)
tg (CPTG
uid 4129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4130,0
va (VaSet
font "clean,10,0"
)
xt "48000,134500,51500,135500"
st "GT_DRDY"
blo "48000,135300"
)
)
thePort (LogicalPort
decl (Decl
n "GT_DRDY"
t "std_logic"
preAdd 0
posAdd 0
o 12
)
)
)
*542 (CptPort
uid 4131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4132,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,135625,47000,136375"
)
tg (CPTG
uid 4133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4134,0
va (VaSet
font "clean,10,0"
)
xt "48000,135500,50000,136500"
st "DCLK"
blo "48000,136300"
)
)
thePort (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
prec "-- DRP Clock and Reset"
preAdd 0
posAdd 0
o 13
)
)
)
*543 (CptPort
uid 4135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4136,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,136625,47000,137375"
)
tg (CPTG
uid 4137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4138,0
va (VaSet
font "clean,10,0"
)
xt "48000,136500,50500,137500"
st "RESET"
blo "48000,137300"
)
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*544 (CptPort
uid 4139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,142625,75750,143375"
)
tg (CPTG
uid 4141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4142,0
va (VaSet
font "clean,10,0"
)
xt "71000,142500,74000,143500"
st "ACTIVE"
ju 2
blo "74000,143300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ACTIVE"
t "std_logic"
prec "-- Calibration Block Active and Disable Signals (legacy)"
preAdd 0
posAdd 0
o 15
)
)
)
*545 (CptPort
uid 4143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4144,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,137625,47000,138375"
)
tg (CPTG
uid 4145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4146,0
va (VaSet
font "clean,10,0"
)
xt "48000,137500,59000,138500"
st "USER_LOOPBACK : (1:0)"
blo "48000,138300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_LOOPBACK"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- User side MGT Pass through Signals"
preAdd 0
posAdd 0
o 16
)
)
)
*546 (CptPort
uid 4147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,143625,47000,144375"
)
tg (CPTG
uid 4149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4150,0
va (VaSet
font "clean,10,0"
)
xt "48000,143500,57500,144500"
st "USER_TXENC8B10BUSE"
blo "48000,144300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_TXENC8B10BUSE"
t "std_logic"
preAdd 0
posAdd 0
o 17
)
)
)
*547 (CptPort
uid 4151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,144625,47000,145375"
)
tg (CPTG
uid 4153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4154,0
va (VaSet
font "clean,10,0"
)
xt "48000,144500,61500,145500"
st "USER_TXBYPASS8B10B : (7:0)"
blo "48000,145300"
)
)
thePort (LogicalPort
decl (Decl
n "USER_TXBYPASS8B10B"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 18
)
)
)
*548 (CptPort
uid 4155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4156,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,137625,75750,138375"
)
tg (CPTG
uid 4157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4158,0
va (VaSet
font "clean,10,0"
)
xt "64000,137500,74000,138500"
st "GT_LOOPBACK : (1:0)"
ju 2
blo "74000,138300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_LOOPBACK"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- GT side MGT Pass through Signals"
preAdd 0
posAdd 0
o 19
)
)
)
*549 (CptPort
uid 4159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4160,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,138625,75750,139375"
)
tg (CPTG
uid 4161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4162,0
va (VaSet
font "clean,10,0"
)
xt "65500,138500,74000,139500"
st "GT_TXENC8B10BUSE"
ju 2
blo "74000,139300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_TXENC8B10BUSE"
t "std_logic"
preAdd 0
posAdd 0
o 20
)
)
)
*550 (CptPort
uid 4163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4164,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75000,139625,75750,140375"
)
tg (CPTG
uid 4165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4166,0
va (VaSet
font "clean,10,0"
)
xt "61500,139500,74000,140500"
st "GT_TXBYPASS8B10B : (7:0)"
ju 2
blo "74000,140300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GT_TXBYPASS8B10B"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 21
)
)
)
*551 (CptPort
uid 4167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46250,145625,47000,146375"
)
tg (CPTG
uid 4169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4170,0
va (VaSet
font "clean,10,0"
)
xt "48000,145500,56500,146500"
st "TX_SIGNAL_DETECT"
blo "48000,146300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_SIGNAL_DETECT"
t "std_logic"
prec "-- Signal Detect Ports"
preAdd 0
posAdd 0
o 22
)
)
)
*552 (CptPort
uid 4171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4172,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,138625,47000,139375"
)
tg (CPTG
uid 4173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4174,0
va (VaSet
font "clean,10,0"
)
xt "48000,138500,56500,139500"
st "RX_SIGNAL_DETECT"
blo "48000,139300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_SIGNAL_DETECT"
t "std_logic"
preAdd 0
posAdd 0
o 23
)
)
)
*553 (PortMapFrame
uid 4175,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 4176,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,131000,77000,149000"
)
portMapText (BiTextGroup
uid 4177,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 4178,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "77000,149000,100800,164600"
st "DCLK => DCLK,
GT_DI => gt_di_1,
GT_DRDY => gt_drdy_1,
RESET => CAL_BLOCK_RESET,
RX_SIGNAL_DETECT => RX_SIGNAL_DETECT_1,
USER_LOOPBACK => LOOPBACK_1,
GT_DADDR => gt_daddr_1,
GT_DEN => gt_den_1,
GT_DO => gt_do_1,
GT_DWE => gt_dwe_1,
GT_LOOPBACK => gt_loopback_1,
GT_TXBYPASS8B10B => gt_txbypass8b10b_1,
GT_TXENC8B10BUSE => gt_txenc8b10buse_1,"
)
second (MLText
uid 4179,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "77000,164600,93900,173000"
st "USER_DI => X\"0000\",
USER_DADDR => X\"00\",
USER_DEN => '0',
USER_DWE => '0',
USER_TXENC8B10BUSE => '1',
USER_TXBYPASS8B10B => X\"00\",
TX_SIGNAL_DETECT => '1'"
tm "PortMapTextMgr"
)
)
)
*554 (CommentText
uid 4297,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4298,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "47000,133000,62000,137000"
)
text (MLText
uid 4299,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "47200,133200,62200,136800"
st "
-------------------------------------------------------------------
       Component Instantiation for the version 1.4.1 Calibration Block
       Applied to the GT11 B connected to EMAC1
      -------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 4075,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "47000,133000,75000,147000"
)
showPorts 0
ttg (MlTextGroup
uid 4076,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*555 (Text
uid 4077,0
va (VaSet
isHidden 1
font "charter,10,1"
)
xt "55950,145700,66850,147000"
st "EthernetInterface2"
blo "55950,146700"
tm "BdLibraryNameMgr"
)
*556 (Text
uid 4078,0
va (VaSet
font "charter,10,1"
)
xt "55950,147000,66050,148300"
st "cal_block_v1_4_1"
blo "55950,148000"
tm "CptNameMgr"
)
*557 (Text
uid 4079,0
va (VaSet
font "charter,10,1"
)
xt "55950,148300,63050,149600"
st "cal_block_B"
blo "55950,149300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4080,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4081,0
text (MLText
uid 4082,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "48950,135400,80950,137800"
st "C_MGT_ID        = 1         ( integer ) -- 0 = MGTA | 1 = MGTB 
C_TXPOST_TAP_PD = \"TRUE\"    ( string  ) -- Default POST TAP PD 
C_RXDIGRX       = \"TRUE\"    ( string  ) -- Default RXDIGRX     
"
)
header ""
)
elements [
(GiElement
name "C_MGT_ID"
type "integer"
value "1"
e "-- 0 = MGTA | 1 = MGTB"
)
(GiElement
name "C_TXPOST_TAP_PD"
type "string"
value "\"TRUE\""
e "-- Default POST TAP PD"
)
(GiElement
name "C_RXDIGRX"
type "string"
value "\"TRUE\""
e "-- Default RXDIGRX"
)
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*558 (HdlText
uid 4300,0
optionalChildren [
*559 (EmbeddedText
uid 4305,0
commentText (CommentText
uid 4306,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4307,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "9000,1000,27000,6000"
)
text (MLText
uid 4308,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "9200,1200,26700,5200"
st "
GND_BUS(55 downto 0) <= (others => '0');
----------------------------------------------------------------------
  -- Wait for both PLL's to lock
  ----------------------------------------------------------------------

   TX_PLLLOCK_0        <=   gt_txlock_0;
RX_PLLLOCK_0        <=   gt_rxlock_0;
TX_PLLLOCK_1        <=   gt_txlock_1;
RX_PLLLOCK_1        <=   gt_rxlock_1;
----------------------------------------------------------------------
  -- Wire internal signals to outputs
  ----------------------------------------------------------------------

   RXNOTINTABLE_0  <=   RXNOTINTABLE_0_INT;
RXSTATUS_0      <=   RXSTATUS_0_INT;
RXNOTINTABLE_1  <=   RXNOTINTABLE_1_INT;
RXSTATUS_1      <=   RXSTATUS_1_INT;
TXOUTCLK1_0 <= gt_txoutclk1_0;
---------------------------------------------------------------------
      -- Component Instantiation for the version 1.4.1 Calibration Block
      -- Applied to the GT11 A connected to EMAC0
      ---------------------------------------------------------------------

      CAL_BLOCK_RESET <= not DCM_LOCKED;
TXOUTCLK1_1 <= gt_txoutclk1_1;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 4301,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "1000,-9000,4000,-6000"
)
ttg (MlTextGroup
uid 4302,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*560 (Text
uid 4303,0
va (VaSet
font "charter,8,0"
)
xt "1800,-8500,3200,-7500"
st "eb1"
blo "1800,-7700"
tm "HdlTextNameMgr"
)
*561 (Text
uid 4304,0
va (VaSet
font "charter,8,0"
)
xt "1800,-7500,2300,-6500"
st "1"
blo "1800,-6700"
tm "HdlTextNumberMgr"
)
]
)
)
*562 (Panel
uid 4309,0
shape (RectFrame
uid 4310,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "-4000,-11000,9000,-4000"
)
title (TextAssociate
uid 4311,0
ps "TopLeftStrategy"
text (Text
uid 4312,0
va (VaSet
font "clean,10,0"
)
xt "-3000,-10000,0,-9000"
st "Panel0"
blo "-3000,-9200"
tm "PanelText"
)
)
allowRouting 0
)
*563 (Property
uid 4313,0
pclass "HDS"
pname "DocView"
pvalue "/home/warren/odr/Stage1/EthernetInterface2/gt11_dual_1000X.vhd"
ptn "String"
)
*564 (Property
uid 4314,0
pclass "HDS"
pname "DocViewState"
pvalue "1207136795"
ptn "String"
)
*565 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "-2000,40000,0,40000"
pts [
"-2000,40000"
"0,40000"
]
)
start &55
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,39000,9500,40000"
st "ENMCOMMAALIGN_0"
blo "1000,39800"
tm "WireNameMgr"
)
)
on &56
)
*566 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "-2000,39000,0,39000"
pts [
"-2000,39000"
"0,39000"
]
)
start &57
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,38000,9300,39000"
st "ENPCOMMAALIGN_0"
blo "1000,38800"
tm "WireNameMgr"
)
)
on &58
)
*567 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,42000,0,42000"
pts [
"-2000,42000"
"0,42000"
]
)
start &59
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,41000,6500,42000"
st "LOOPBACK_0"
blo "1000,41800"
tm "WireNameMgr"
)
)
on &60
)
*568 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "-2000,38000,0,38000"
pts [
"-2000,38000"
"0,38000"
]
)
start &61
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,37000,5300,38000"
st "REFCLK1_0"
blo "1000,37800"
tm "WireNameMgr"
)
)
on &62
)
*569 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "-2000,37000,0,37000"
pts [
"-2000,37000"
"0,37000"
]
)
start &63
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,36000,5300,37000"
st "REFCLK2_0"
blo "1000,36800"
tm "WireNameMgr"
)
)
on &64
)
*570 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "-2000,36000,0,36000"
pts [
"-2000,36000"
"0,36000"
]
)
start &65
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,35000,6400,36000"
st "RXUSRCLK_0"
blo "1000,35800"
tm "WireNameMgr"
)
)
on &66
)
*571 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "-2000,35000,0,35000"
pts [
"-2000,35000"
"0,35000"
]
)
start &67
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,34000,6900,35000"
st "RXUSRCLK2_0"
blo "1000,34800"
tm "WireNameMgr"
)
)
on &68
)
*572 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "-2000,34000,0,34000"
pts [
"-2000,34000"
"0,34000"
]
)
start &69
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,33000,5400,34000"
st "RXRESET_0"
blo "1000,33800"
tm "WireNameMgr"
)
)
on &70
)
*573 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
)
xt "-2000,33000,0,33000"
pts [
"-2000,33000"
"0,33000"
]
)
start &71
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,32000,7200,33000"
st "RXPMARESET0"
blo "1000,32800"
tm "WireNameMgr"
)
)
on &72
)
*574 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "-2000,32000,0,32000"
pts [
"-2000,32000"
"0,32000"
]
)
start &73
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,31000,9700,32000"
st "TXCHARDISPMODE_0"
blo "1000,31800"
tm "WireNameMgr"
)
)
on &74
)
*575 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "-2000,31000,0,31000"
pts [
"-2000,31000"
"0,31000"
]
)
start &75
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,30000,8700,31000"
st "TXCHARDISPVAL_0"
blo "1000,30800"
tm "WireNameMgr"
)
)
on &76
)
*576 (Wire
uid 295,0
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "-2000,30000,0,30000"
pts [
"-2000,30000"
"0,30000"
]
)
start &77
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,29000,6700,30000"
st "TXCHARISK_0"
blo "1000,29800"
tm "WireNameMgr"
)
)
on &78
)
*577 (Wire
uid 309,0
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,29000,0,29000"
pts [
"-2000,29000"
"0,29000"
]
)
start &79
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,28000,5000,29000"
st "TXDATA_0"
blo "1000,28800"
tm "WireNameMgr"
)
)
on &80
)
*578 (Wire
uid 323,0
shape (OrthoPolyLine
uid 324,0
va (VaSet
vasetType 3
)
xt "-2000,28000,0,28000"
pts [
"-2000,28000"
"0,28000"
]
)
start &81
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,27000,6400,28000"
st "TXUSRCLK_0"
blo "1000,27800"
tm "WireNameMgr"
)
)
on &82
)
*579 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "-2000,72000,0,72000"
pts [
"-2000,72000"
"0,72000"
]
)
start &83
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,71000,6900,72000"
st "TXUSRCLK2_0"
blo "1000,71800"
tm "WireNameMgr"
)
)
on &84
)
*580 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "-2000,26000,0,26000"
pts [
"-2000,26000"
"0,26000"
]
)
start &85
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,25000,5400,26000"
st "TXRESET_0"
blo "1000,25800"
tm "WireNameMgr"
)
)
on &86
)
*581 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,39000,81000,39000"
pts [
"79000,39000"
"81000,39000"
]
)
end &87
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "76000,38000,78100,39000"
st "DO_0"
blo "76000,38800"
tm "WireNameMgr"
)
)
on &88
)
*582 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
)
xt "79000,38000,81000,38000"
pts [
"79000,38000"
"81000,38000"
]
)
end &89
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,37000,78100,38000"
st "DRDY_0"
blo "75000,37800"
tm "WireNameMgr"
)
)
on &90
)
*583 (Wire
uid 393,0
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
)
xt "79000,21000,81000,21000"
pts [
"79000,21000"
"81000,21000"
]
)
end &91
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 398,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,20000,78500,21000"
st "RXBUFERR_0"
blo "73000,20800"
tm "WireNameMgr"
)
)
on &92
)
*584 (Wire
uid 407,0
shape (OrthoPolyLine
uid 408,0
va (VaSet
vasetType 3
)
xt "79000,22000,81000,22000"
pts [
"79000,22000"
"81000,22000"
]
)
end &93
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 412,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "71000,21000,79200,22000"
st "RXCHARISCOMMA_0"
blo "71000,21800"
tm "WireNameMgr"
)
)
on &94
)
*585 (Wire
uid 421,0
shape (OrthoPolyLine
uid 422,0
va (VaSet
vasetType 3
)
xt "79000,29000,81000,29000"
pts [
"79000,29000"
"81000,29000"
]
)
end &95
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 426,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,28000,78700,29000"
st "RXCHARISK_0"
blo "73000,28800"
tm "WireNameMgr"
)
)
on &96
)
*586 (Wire
uid 435,0
shape (OrthoPolyLine
uid 436,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,30000,81000,30000"
pts [
"79000,30000"
"81000,30000"
]
)
end &97
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "72000,29000,79000,30000"
st "RXCLKCORCNT_0"
blo "72000,29800"
tm "WireNameMgr"
)
)
on &98
)
*587 (Wire
uid 449,0
shape (OrthoPolyLine
uid 450,0
va (VaSet
vasetType 3
)
xt "79000,23000,81000,23000"
pts [
"79000,23000"
"81000,23000"
]
)
end &99
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 454,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "72000,22000,79000,23000"
st "RXCOMMADET_0"
blo "72000,22800"
tm "WireNameMgr"
)
)
on &100
)
*588 (Wire
uid 463,0
shape (OrthoPolyLine
uid 464,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,31000,81000,31000"
pts [
"79000,31000"
"81000,31000"
]
)
end &101
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 468,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "74000,30000,78000,31000"
st "RXDATA_0"
blo "74000,30800"
tm "WireNameMgr"
)
)
on &102
)
*589 (Wire
uid 477,0
shape (OrthoPolyLine
uid 478,0
va (VaSet
vasetType 3
)
xt "79000,24000,81000,24000"
pts [
"79000,24000"
"81000,24000"
]
)
end &103
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 482,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,23000,78700,24000"
st "RXDISPERR_0"
blo "73000,23800"
tm "WireNameMgr"
)
)
on &104
)
*590 (Wire
uid 491,0
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
)
xt "79000,37000,81000,37000"
pts [
"79000,37000"
"81000,37000"
]
)
end &105
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 496,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "72000,36000,79300,37000"
st "RXNOTINTABLE_0"
blo "72000,36800"
tm "WireNameMgr"
)
)
on &106
)
*591 (Wire
uid 505,0
shape (OrthoPolyLine
uid 506,0
va (VaSet
vasetType 3
)
xt "79000,26000,81000,26000"
pts [
"79000,26000"
"81000,26000"
]
)
end &107
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,25000,78700,26000"
st "RXREALIGN_0"
blo "73000,25800"
tm "WireNameMgr"
)
)
on &108
)
*592 (Wire
uid 519,0
shape (OrthoPolyLine
uid 520,0
va (VaSet
vasetType 3
)
xt "79000,27000,81000,27000"
pts [
"79000,27000"
"81000,27000"
]
)
end &109
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 524,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,26000,78800,27000"
st "RXRECCLK1_0"
blo "73000,26800"
tm "WireNameMgr"
)
)
on &110
)
*593 (Wire
uid 533,0
shape (OrthoPolyLine
uid 534,0
va (VaSet
vasetType 3
)
xt "79000,32000,81000,32000"
pts [
"79000,32000"
"81000,32000"
]
)
end &111
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 538,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,31000,78900,32000"
st "RXRUNDISP_0"
blo "73000,31800"
tm "WireNameMgr"
)
)
on &112
)
*594 (Wire
uid 547,0
shape (OrthoPolyLine
uid 548,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,33000,81000,33000"
pts [
"79000,33000"
"81000,33000"
]
)
end &113
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 552,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,32000,78500,33000"
st "RXSTATUS_0"
blo "73000,32800"
tm "WireNameMgr"
)
)
on &114
)
*595 (Wire
uid 561,0
shape (OrthoPolyLine
uid 562,0
va (VaSet
vasetType 3
)
xt "79000,28000,81000,28000"
pts [
"79000,28000"
"81000,28000"
]
)
end &115
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 566,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,27000,78500,28000"
st "TXBUFERR_0"
blo "73000,27800"
tm "WireNameMgr"
)
)
on &116
)
*596 (Wire
uid 575,0
shape (OrthoPolyLine
uid 576,0
va (VaSet
vasetType 3
)
xt "79000,34000,81000,34000"
pts [
"79000,34000"
"81000,34000"
]
)
end &117
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,33000,79100,34000"
st "TX_PLLLOCK_0"
blo "73000,33800"
tm "WireNameMgr"
)
)
on &118
)
*597 (Wire
uid 589,0
shape (OrthoPolyLine
uid 590,0
va (VaSet
vasetType 3
)
xt "79000,35000,81000,35000"
pts [
"79000,35000"
"81000,35000"
]
)
end &119
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 594,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,34000,79100,35000"
st "RX_PLLLOCK_0"
blo "73000,34800"
tm "WireNameMgr"
)
)
on &120
)
*598 (Wire
uid 603,0
shape (OrthoPolyLine
uid 604,0
va (VaSet
vasetType 3
)
xt "79000,36000,81000,36000"
pts [
"79000,36000"
"81000,36000"
]
)
end &121
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 608,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,35000,79000,36000"
st "TXOUTCLK1_0"
blo "73000,35800"
tm "WireNameMgr"
)
)
on &122
)
*599 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "79000,25000,81000,25000"
pts [
"79000,25000"
"81000,25000"
]
)
end &123
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 622,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,24000,78900,25000"
st "TXRUNDISP_0"
blo "73000,24800"
tm "WireNameMgr"
)
)
on &124
)
*600 (Wire
uid 631,0
shape (OrthoPolyLine
uid 632,0
va (VaSet
vasetType 3
)
xt "-2000,43000,0,43000"
pts [
"-2000,43000"
"0,43000"
]
)
start &125
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 636,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,42000,10100,43000"
st "RX_SIGNAL_DETECT_0"
blo "1000,42800"
tm "WireNameMgr"
)
)
on &126
)
*601 (Wire
uid 645,0
shape (OrthoPolyLine
uid 646,0
va (VaSet
vasetType 3
)
xt "79000,20000,81000,20000"
pts [
"79000,20000"
"81000,20000"
]
)
end &127
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 650,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,19000,78000,20000"
st "TX1N_0"
blo "75000,19800"
tm "WireNameMgr"
)
)
on &128
)
*602 (Wire
uid 659,0
shape (OrthoPolyLine
uid 660,0
va (VaSet
vasetType 3
)
xt "79000,19000,81000,19000"
pts [
"79000,19000"
"81000,19000"
]
)
end &129
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 664,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,18000,77900,19000"
st "TX1P_0"
blo "75000,18800"
tm "WireNameMgr"
)
)
on &130
)
*603 (Wire
uid 673,0
shape (OrthoPolyLine
uid 674,0
va (VaSet
vasetType 3
)
xt "-2000,25000,0,25000"
pts [
"-2000,25000"
"0,25000"
]
)
start &131
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 678,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,24000,4000,25000"
st "RX1N_0"
blo "1000,24800"
tm "WireNameMgr"
)
)
on &132
)
*604 (Wire
uid 687,0
shape (OrthoPolyLine
uid 688,0
va (VaSet
vasetType 3
)
xt "-2000,41000,0,41000"
pts [
"-2000,41000"
"0,41000"
]
)
start &133
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 692,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,40000,3900,41000"
st "RX1P_0"
blo "1000,40800"
tm "WireNameMgr"
)
)
on &134
)
*605 (Wire
uid 701,0
shape (OrthoPolyLine
uid 702,0
va (VaSet
vasetType 3
)
xt "-2000,23000,0,23000"
pts [
"-2000,23000"
"0,23000"
]
)
start &135
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 706,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,22000,5000,23000"
st "RXSYNC_0"
blo "1000,22800"
tm "WireNameMgr"
)
)
on &136
)
*606 (Wire
uid 715,0
shape (OrthoPolyLine
uid 716,0
va (VaSet
vasetType 3
)
xt "-2000,119000,0,119000"
pts [
"-2000,119000"
"0,119000"
]
)
start &137
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 720,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,118000,9500,119000"
st "ENMCOMMAALIGN_1"
blo "1000,118800"
tm "WireNameMgr"
)
)
on &138
)
*607 (Wire
uid 729,0
shape (OrthoPolyLine
uid 730,0
va (VaSet
vasetType 3
)
xt "-2000,118000,0,118000"
pts [
"-2000,118000"
"0,118000"
]
)
start &139
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 734,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,117000,9300,118000"
st "ENPCOMMAALIGN_1"
blo "1000,117800"
tm "WireNameMgr"
)
)
on &140
)
*608 (Wire
uid 743,0
shape (OrthoPolyLine
uid 744,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,120000,0,120000"
pts [
"-2000,120000"
"0,120000"
]
)
start &141
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 748,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,119000,6500,120000"
st "LOOPBACK_1"
blo "1000,119800"
tm "WireNameMgr"
)
)
on &142
)
*609 (Wire
uid 757,0
shape (OrthoPolyLine
uid 758,0
va (VaSet
vasetType 3
)
xt "-2000,117000,0,117000"
pts [
"-2000,117000"
"0,117000"
]
)
start &143
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 762,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,116000,5300,117000"
st "REFCLK1_1"
blo "1000,116800"
tm "WireNameMgr"
)
)
on &144
)
*610 (Wire
uid 771,0
shape (OrthoPolyLine
uid 772,0
va (VaSet
vasetType 3
)
xt "-2000,116000,0,116000"
pts [
"-2000,116000"
"0,116000"
]
)
start &145
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 776,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,115000,5300,116000"
st "REFCLK2_1"
blo "1000,115800"
tm "WireNameMgr"
)
)
on &146
)
*611 (Wire
uid 785,0
shape (OrthoPolyLine
uid 786,0
va (VaSet
vasetType 3
)
xt "-2000,115000,0,115000"
pts [
"-2000,115000"
"0,115000"
]
)
start &147
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 790,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,114000,6400,115000"
st "RXUSRCLK_1"
blo "1000,114800"
tm "WireNameMgr"
)
)
on &148
)
*612 (Wire
uid 799,0
shape (OrthoPolyLine
uid 800,0
va (VaSet
vasetType 3
)
xt "-2000,114000,0,114000"
pts [
"-2000,114000"
"0,114000"
]
)
start &149
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 804,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,113000,6900,114000"
st "RXUSRCLK2_1"
blo "1000,113800"
tm "WireNameMgr"
)
)
on &150
)
*613 (Wire
uid 813,0
shape (OrthoPolyLine
uid 814,0
va (VaSet
vasetType 3
)
xt "-2000,113000,0,113000"
pts [
"-2000,113000"
"0,113000"
]
)
start &151
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 818,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,112000,5400,113000"
st "RXRESET_1"
blo "1000,112800"
tm "WireNameMgr"
)
)
on &152
)
*614 (Wire
uid 827,0
shape (OrthoPolyLine
uid 828,0
va (VaSet
vasetType 3
)
xt "-2000,112000,0,112000"
pts [
"-2000,112000"
"0,112000"
]
)
start &153
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 832,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,111000,7200,112000"
st "RXPMARESET1"
blo "1000,111800"
tm "WireNameMgr"
)
)
on &154
)
*615 (Wire
uid 841,0
shape (OrthoPolyLine
uid 842,0
va (VaSet
vasetType 3
)
xt "-2000,111000,0,111000"
pts [
"-2000,111000"
"0,111000"
]
)
start &155
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 846,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,110000,9700,111000"
st "TXCHARDISPMODE_1"
blo "1000,110800"
tm "WireNameMgr"
)
)
on &156
)
*616 (Wire
uid 855,0
shape (OrthoPolyLine
uid 856,0
va (VaSet
vasetType 3
)
xt "-2000,110000,0,110000"
pts [
"-2000,110000"
"0,110000"
]
)
start &157
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 860,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,109000,8700,110000"
st "TXCHARDISPVAL_1"
blo "1000,109800"
tm "WireNameMgr"
)
)
on &158
)
*617 (Wire
uid 869,0
shape (OrthoPolyLine
uid 870,0
va (VaSet
vasetType 3
)
xt "-2000,109000,0,109000"
pts [
"-2000,109000"
"0,109000"
]
)
start &159
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 874,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,108000,6700,109000"
st "TXCHARISK_1"
blo "1000,108800"
tm "WireNameMgr"
)
)
on &160
)
*618 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,108000,0,108000"
pts [
"-2000,108000"
"0,108000"
]
)
start &161
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 888,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,107000,5000,108000"
st "TXDATA_1"
blo "1000,107800"
tm "WireNameMgr"
)
)
on &162
)
*619 (Wire
uid 897,0
shape (OrthoPolyLine
uid 898,0
va (VaSet
vasetType 3
)
xt "-2000,107000,0,107000"
pts [
"-2000,107000"
"0,107000"
]
)
start &163
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 902,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,106000,6400,107000"
st "TXUSRCLK_1"
blo "1000,106800"
tm "WireNameMgr"
)
)
on &164
)
*620 (Wire
uid 911,0
shape (OrthoPolyLine
uid 912,0
va (VaSet
vasetType 3
)
xt "-2000,151000,0,151000"
pts [
"-2000,151000"
"0,151000"
]
)
start &165
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 916,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,150000,6900,151000"
st "TXUSRCLK2_1"
blo "1000,150800"
tm "WireNameMgr"
)
)
on &166
)
*621 (Wire
uid 925,0
shape (OrthoPolyLine
uid 926,0
va (VaSet
vasetType 3
)
xt "-2000,105000,0,105000"
pts [
"-2000,105000"
"0,105000"
]
)
start &167
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 930,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,104000,5400,105000"
st "TXRESET_1"
blo "1000,104800"
tm "WireNameMgr"
)
)
on &168
)
*622 (Wire
uid 939,0
shape (OrthoPolyLine
uid 940,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,40000,81000,40000"
pts [
"79000,40000"
"81000,40000"
]
)
end &169
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 944,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "76000,39000,78100,40000"
st "DO_1"
blo "76000,39800"
tm "WireNameMgr"
)
)
on &170
)
*623 (Wire
uid 953,0
shape (OrthoPolyLine
uid 954,0
va (VaSet
vasetType 3
)
xt "79000,41000,81000,41000"
pts [
"79000,41000"
"81000,41000"
]
)
end &171
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 958,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,40000,78100,41000"
st "DRDY_1"
blo "75000,40800"
tm "WireNameMgr"
)
)
on &172
)
*624 (Wire
uid 967,0
shape (OrthoPolyLine
uid 968,0
va (VaSet
vasetType 3
)
xt "79000,114000,81000,114000"
pts [
"79000,114000"
"81000,114000"
]
)
end &173
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 972,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,113000,78500,114000"
st "RXBUFERR_1"
blo "73000,113800"
tm "WireNameMgr"
)
)
on &174
)
*625 (Wire
uid 981,0
shape (OrthoPolyLine
uid 982,0
va (VaSet
vasetType 3
)
xt "79000,113000,81000,113000"
pts [
"79000,113000"
"81000,113000"
]
)
end &175
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 986,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "71000,112000,79200,113000"
st "RXCHARISCOMMA_1"
blo "71000,112800"
tm "WireNameMgr"
)
)
on &176
)
*626 (Wire
uid 995,0
shape (OrthoPolyLine
uid 996,0
va (VaSet
vasetType 3
)
xt "79000,118000,81000,118000"
pts [
"79000,118000"
"81000,118000"
]
)
end &177
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1000,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,117000,78700,118000"
st "RXCHARISK_1"
blo "73000,117800"
tm "WireNameMgr"
)
)
on &178
)
*627 (Wire
uid 1009,0
shape (OrthoPolyLine
uid 1010,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,117000,81000,117000"
pts [
"79000,117000"
"81000,117000"
]
)
end &179
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1014,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "72000,116000,79000,117000"
st "RXCLKCORCNT_1"
blo "72000,116800"
tm "WireNameMgr"
)
)
on &180
)
*628 (Wire
uid 1023,0
shape (OrthoPolyLine
uid 1024,0
va (VaSet
vasetType 3
)
xt "79000,112000,81000,112000"
pts [
"79000,112000"
"81000,112000"
]
)
end &181
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1028,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "72000,111000,79000,112000"
st "RXCOMMADET_1"
blo "72000,111800"
tm "WireNameMgr"
)
)
on &182
)
*629 (Wire
uid 1037,0
shape (OrthoPolyLine
uid 1038,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,116000,81000,116000"
pts [
"79000,116000"
"81000,116000"
]
)
end &183
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1042,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "74000,115000,78000,116000"
st "RXDATA_1"
blo "74000,115800"
tm "WireNameMgr"
)
)
on &184
)
*630 (Wire
uid 1051,0
shape (OrthoPolyLine
uid 1052,0
va (VaSet
vasetType 3
)
xt "79000,111000,81000,111000"
pts [
"79000,111000"
"81000,111000"
]
)
end &185
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1056,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,110000,78700,111000"
st "RXDISPERR_1"
blo "73000,110800"
tm "WireNameMgr"
)
)
on &186
)
*631 (Wire
uid 1065,0
shape (OrthoPolyLine
uid 1066,0
va (VaSet
vasetType 3
)
xt "79000,42000,81000,42000"
pts [
"79000,42000"
"81000,42000"
]
)
end &187
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1070,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "72000,41000,79300,42000"
st "RXNOTINTABLE_1"
blo "72000,41800"
tm "WireNameMgr"
)
)
on &188
)
*632 (Wire
uid 1079,0
shape (OrthoPolyLine
uid 1080,0
va (VaSet
vasetType 3
)
xt "79000,110000,81000,110000"
pts [
"79000,110000"
"81000,110000"
]
)
end &189
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1084,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,109000,78700,110000"
st "RXREALIGN_1"
blo "73000,109800"
tm "WireNameMgr"
)
)
on &190
)
*633 (Wire
uid 1093,0
shape (OrthoPolyLine
uid 1094,0
va (VaSet
vasetType 3
)
xt "79000,109000,81000,109000"
pts [
"79000,109000"
"81000,109000"
]
)
end &191
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1098,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,108000,78800,109000"
st "RXRECCLK1_1"
blo "73000,108800"
tm "WireNameMgr"
)
)
on &192
)
*634 (Wire
uid 1107,0
shape (OrthoPolyLine
uid 1108,0
va (VaSet
vasetType 3
)
xt "79000,115000,81000,115000"
pts [
"79000,115000"
"81000,115000"
]
)
end &193
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1112,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,114000,78900,115000"
st "RXRUNDISP_1"
blo "73000,114800"
tm "WireNameMgr"
)
)
on &194
)
*635 (Wire
uid 1121,0
shape (OrthoPolyLine
uid 1122,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,43000,81000,43000"
pts [
"79000,43000"
"81000,43000"
]
)
end &195
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1126,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,42000,78500,43000"
st "RXSTATUS_1"
blo "73000,42800"
tm "WireNameMgr"
)
)
on &196
)
*636 (Wire
uid 1135,0
shape (OrthoPolyLine
uid 1136,0
va (VaSet
vasetType 3
)
xt "79000,108000,81000,108000"
pts [
"79000,108000"
"81000,108000"
]
)
end &197
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1140,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,107000,78500,108000"
st "TXBUFERR_1"
blo "73000,107800"
tm "WireNameMgr"
)
)
on &198
)
*637 (Wire
uid 1149,0
shape (OrthoPolyLine
uid 1150,0
va (VaSet
vasetType 3
)
xt "79000,44000,81000,44000"
pts [
"79000,44000"
"81000,44000"
]
)
end &199
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1154,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,43000,79100,44000"
st "TX_PLLLOCK_1"
blo "73000,43800"
tm "WireNameMgr"
)
)
on &200
)
*638 (Wire
uid 1163,0
shape (OrthoPolyLine
uid 1164,0
va (VaSet
vasetType 3
)
xt "79000,45000,81000,45000"
pts [
"79000,45000"
"81000,45000"
]
)
end &201
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1168,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,44000,79100,45000"
st "RX_PLLLOCK_1"
blo "73000,44800"
tm "WireNameMgr"
)
)
on &202
)
*639 (Wire
uid 1177,0
shape (OrthoPolyLine
uid 1178,0
va (VaSet
vasetType 3
)
xt "79000,46000,81000,46000"
pts [
"79000,46000"
"81000,46000"
]
)
end &203
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1182,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,45000,79000,46000"
st "TXOUTCLK1_1"
blo "73000,45800"
tm "WireNameMgr"
)
)
on &204
)
*640 (Wire
uid 1191,0
shape (OrthoPolyLine
uid 1192,0
va (VaSet
vasetType 3
)
xt "79000,107000,81000,107000"
pts [
"79000,107000"
"81000,107000"
]
)
end &205
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1196,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,106000,78900,107000"
st "TXRUNDISP_1"
blo "73000,106800"
tm "WireNameMgr"
)
)
on &206
)
*641 (Wire
uid 1205,0
shape (OrthoPolyLine
uid 1206,0
va (VaSet
vasetType 3
)
xt "-2000,121000,0,121000"
pts [
"-2000,121000"
"0,121000"
]
)
start &207
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1210,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,120000,10100,121000"
st "RX_SIGNAL_DETECT_1"
blo "1000,120800"
tm "WireNameMgr"
)
)
on &208
)
*642 (Wire
uid 1219,0
shape (OrthoPolyLine
uid 1220,0
va (VaSet
vasetType 3
)
xt "79000,106000,81000,106000"
pts [
"79000,106000"
"81000,106000"
]
)
end &209
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1224,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,105000,78000,106000"
st "TX1N_1"
blo "75000,105800"
tm "WireNameMgr"
)
)
on &210
)
*643 (Wire
uid 1233,0
shape (OrthoPolyLine
uid 1234,0
va (VaSet
vasetType 3
)
xt "79000,105000,81000,105000"
pts [
"79000,105000"
"81000,105000"
]
)
end &211
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1238,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,104000,77900,105000"
st "TX1P_1"
blo "75000,104800"
tm "WireNameMgr"
)
)
on &212
)
*644 (Wire
uid 1247,0
shape (OrthoPolyLine
uid 1248,0
va (VaSet
vasetType 3
)
xt "-2000,104000,0,104000"
pts [
"-2000,104000"
"0,104000"
]
)
start &213
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1252,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,103000,4000,104000"
st "RX1N_1"
blo "1000,103800"
tm "WireNameMgr"
)
)
on &214
)
*645 (Wire
uid 1261,0
shape (OrthoPolyLine
uid 1262,0
va (VaSet
vasetType 3
)
xt "-2000,103000,0,103000"
pts [
"-2000,103000"
"0,103000"
]
)
start &215
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1266,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,102000,3900,103000"
st "RX1P_1"
blo "1000,102800"
tm "WireNameMgr"
)
)
on &216
)
*646 (Wire
uid 1275,0
shape (OrthoPolyLine
uid 1276,0
va (VaSet
vasetType 3
)
xt "-2000,24000,0,24000"
pts [
"-2000,24000"
"0,24000"
]
)
start &217
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1280,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,23000,5000,24000"
st "RXSYNC_1"
blo "1000,23800"
tm "WireNameMgr"
)
)
on &218
)
*647 (Wire
uid 1289,0
shape (OrthoPolyLine
uid 1290,0
va (VaSet
vasetType 3
)
xt "-2000,27000,0,27000"
pts [
"-2000,27000"
"0,27000"
]
)
start &219
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1294,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,26000,7600,27000"
st "PMARESET_TX0"
blo "1000,26800"
tm "WireNameMgr"
)
)
on &220
)
*648 (Wire
uid 1303,0
shape (OrthoPolyLine
uid 1304,0
va (VaSet
vasetType 3
)
xt "-2000,106000,0,106000"
pts [
"-2000,106000"
"0,106000"
]
)
start &221
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1308,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,105000,7600,106000"
st "PMARESET_TX1"
blo "1000,105800"
tm "WireNameMgr"
)
)
on &222
)
*649 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "-2000,73000,0,73000"
pts [
"-2000,73000"
"0,73000"
]
)
start &223
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,72000,3000,73000"
st "DCLK"
blo "1000,72800"
tm "WireNameMgr"
)
)
on &224
)
*650 (Wire
uid 1331,0
shape (OrthoPolyLine
uid 1332,0
va (VaSet
vasetType 3
)
xt "-2000,22000,0,22000"
pts [
"-2000,22000"
"0,22000"
]
)
start &225
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1336,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "1000,21000,6800,22000"
st "DCM_LOCKED"
blo "1000,21800"
tm "WireNameMgr"
)
)
on &226
)
*651 (Wire
uid 1426,0
shape (OrthoPolyLine
uid 1427,0
va (VaSet
vasetType 3
)
xt "49000,62000,51000,62000"
pts [
"49000,62000"
"51000,62000"
]
)
end &228
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1431,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "43000,61000,48900,62000"
st "TXUSRCLK2_0"
blo "43000,61800"
tm "WireNameMgr"
)
)
on &84
)
*652 (Wire
uid 1432,0
shape (OrthoPolyLine
uid 1433,0
va (VaSet
vasetType 3
)
xt "49000,63000,51000,63000"
pts [
"49000,63000"
"51000,63000"
]
)
end &229
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1437,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "42000,62000,49200,63000"
st "RXSTATUS_0_INT"
blo "42000,62800"
tm "WireNameMgr"
)
)
on &5
)
*653 (Wire
uid 1438,0
shape (OrthoPolyLine
uid 1439,0
va (VaSet
vasetType 3
)
xt "49000,64000,51000,64000"
pts [
"49000,64000"
"51000,64000"
]
)
end &230
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1443,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,63000,49000,64000"
st "RXNOTINTABLE_0_INT"
blo "40000,63800"
tm "WireNameMgr"
)
)
on &4
)
*654 (Wire
uid 1444,0
shape (OrthoPolyLine
uid 1445,0
va (VaSet
vasetType 3
)
xt "49000,65000,51000,65000"
pts [
"49000,65000"
"51000,65000"
]
)
end &231
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1449,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "43000,64000,49200,65000"
st "RXDATA_0_INT"
blo "43000,64800"
tm "WireNameMgr"
)
)
on &6
)
*655 (Wire
uid 1450,0
shape (OrthoPolyLine
uid 1451,0
va (VaSet
vasetType 3
)
xt "49000,66000,51000,66000"
pts [
"49000,66000"
"51000,66000"
]
)
end &232
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1455,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "42000,65000,49400,66000"
st "RXCHARISK_0_INT"
blo "42000,65800"
tm "WireNameMgr"
)
)
on &7
)
*656 (Wire
uid 1456,0
shape (OrthoPolyLine
uid 1457,0
va (VaSet
vasetType 3
)
xt "49000,67000,51000,67000"
pts [
"49000,67000"
"51000,67000"
]
)
end &233
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1461,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "41000,66000,48600,67000"
st "RXRUNDISP_0_INT"
blo "41000,66800"
tm "WireNameMgr"
)
)
on &8
)
*657 (Wire
uid 1462,0
shape (OrthoPolyLine
uid 1463,0
va (VaSet
vasetType 3
)
xt "72000,62000,74000,62000"
pts [
"72000,62000"
"74000,62000"
]
)
start &234
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1467,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,61000,82000,62000"
st "RXCLKCORCNT_0"
blo "75000,61800"
tm "WireNameMgr"
)
)
on &98
)
*658 (Wire
uid 1468,0
shape (OrthoPolyLine
uid 1469,0
va (VaSet
vasetType 3
)
xt "72000,63000,74000,63000"
pts [
"72000,63000"
"74000,63000"
]
)
start &235
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1473,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,62000,79000,63000"
st "RXDATA_0"
blo "75000,62800"
tm "WireNameMgr"
)
)
on &102
)
*659 (Wire
uid 1474,0
shape (OrthoPolyLine
uid 1475,0
va (VaSet
vasetType 3
)
xt "72000,64000,74000,64000"
pts [
"72000,64000"
"74000,64000"
]
)
start &236
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1479,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,63000,80700,64000"
st "RXCHARISK_0"
blo "75000,63800"
tm "WireNameMgr"
)
)
on &96
)
*660 (Wire
uid 1480,0
shape (OrthoPolyLine
uid 1481,0
va (VaSet
vasetType 3
)
xt "72000,65000,74000,65000"
pts [
"72000,65000"
"74000,65000"
]
)
start &237
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1485,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,64000,80900,65000"
st "RXRUNDISP_0"
blo "75000,64800"
tm "WireNameMgr"
)
)
on &112
)
*661 (Wire
uid 1538,0
shape (OrthoPolyLine
uid 1539,0
va (VaSet
vasetType 3
)
xt "49000,78000,51000,78000"
pts [
"49000,78000"
"51000,78000"
]
)
end &243
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1543,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "43000,77000,48900,78000"
st "TXUSRCLK2_1"
blo "43000,77800"
tm "WireNameMgr"
)
)
on &166
)
*662 (Wire
uid 1544,0
shape (OrthoPolyLine
uid 1545,0
va (VaSet
vasetType 3
)
xt "49000,79000,51000,79000"
pts [
"49000,79000"
"51000,79000"
]
)
end &244
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1549,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "42000,78000,49200,79000"
st "RXSTATUS_1_INT"
blo "42000,78800"
tm "WireNameMgr"
)
)
on &17
)
*663 (Wire
uid 1550,0
shape (OrthoPolyLine
uid 1551,0
va (VaSet
vasetType 3
)
xt "49000,80000,51000,80000"
pts [
"49000,80000"
"51000,80000"
]
)
end &245
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1555,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,79000,49000,80000"
st "RXNOTINTABLE_1_INT"
blo "40000,79800"
tm "WireNameMgr"
)
)
on &16
)
*664 (Wire
uid 1556,0
shape (OrthoPolyLine
uid 1557,0
va (VaSet
vasetType 3
)
xt "49000,81000,51000,81000"
pts [
"49000,81000"
"51000,81000"
]
)
end &246
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1561,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "43000,80000,49200,81000"
st "RXDATA_1_INT"
blo "43000,80800"
tm "WireNameMgr"
)
)
on &18
)
*665 (Wire
uid 1562,0
shape (OrthoPolyLine
uid 1563,0
va (VaSet
vasetType 3
)
xt "49000,82000,51000,82000"
pts [
"49000,82000"
"51000,82000"
]
)
end &247
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1567,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "42000,81000,49400,82000"
st "RXCHARISK_1_INT"
blo "42000,81800"
tm "WireNameMgr"
)
)
on &19
)
*666 (Wire
uid 1568,0
shape (OrthoPolyLine
uid 1569,0
va (VaSet
vasetType 3
)
xt "49000,83000,51000,83000"
pts [
"49000,83000"
"51000,83000"
]
)
end &248
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1573,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "41000,82000,48600,83000"
st "RXRUNDISP_1_INT"
blo "41000,82800"
tm "WireNameMgr"
)
)
on &20
)
*667 (Wire
uid 1574,0
shape (OrthoPolyLine
uid 1575,0
va (VaSet
vasetType 3
)
xt "72000,78000,74000,78000"
pts [
"72000,78000"
"74000,78000"
]
)
start &249
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1579,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,77000,82000,78000"
st "RXCLKCORCNT_1"
blo "75000,77800"
tm "WireNameMgr"
)
)
on &180
)
*668 (Wire
uid 1580,0
shape (OrthoPolyLine
uid 1581,0
va (VaSet
vasetType 3
)
xt "72000,79000,74000,79000"
pts [
"72000,79000"
"74000,79000"
]
)
start &250
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1585,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,78000,79000,79000"
st "RXDATA_1"
blo "75000,78800"
tm "WireNameMgr"
)
)
on &184
)
*669 (Wire
uid 1586,0
shape (OrthoPolyLine
uid 1587,0
va (VaSet
vasetType 3
)
xt "72000,80000,74000,80000"
pts [
"72000,80000"
"74000,80000"
]
)
start &251
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1591,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,79000,80700,80000"
st "RXCHARISK_1"
blo "75000,79800"
tm "WireNameMgr"
)
)
on &178
)
*670 (Wire
uid 1592,0
shape (OrthoPolyLine
uid 1593,0
va (VaSet
vasetType 3
)
xt "72000,81000,74000,81000"
pts [
"72000,81000"
"74000,81000"
]
)
start &252
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1597,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "75000,80000,80900,81000"
st "RXRUNDISP_1"
blo "75000,80800"
tm "WireNameMgr"
)
)
on &194
)
*671 (Wire
uid 2543,0
shape (OrthoPolyLine
uid 2544,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,4000,39000,4000"
pts [
"37000,4000"
"39000,4000"
]
)
start &260
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2548,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,3000,46500,4000"
st "COMBUSOUT_1"
blo "40000,3800"
tm "WireNameMgr"
)
)
on &1
)
*672 (Wire
uid 2549,0
shape (OrthoPolyLine
uid 2550,0
va (VaSet
vasetType 3
)
xt "37000,9000,39000,9000"
pts [
"37000,9000"
"39000,9000"
]
)
start &267
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2554,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,8000,43700,9000"
st "gt_drdy_0"
blo "40000,8800"
tm "WireNameMgr"
)
)
on &34
)
*673 (Wire
uid 2555,0
shape (OrthoPolyLine
uid 2556,0
va (VaSet
vasetType 3
)
xt "37000,10000,39000,10000"
pts [
"37000,10000"
"39000,10000"
]
)
start &280
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2560,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,9000,45500,10000"
st "RXBUFERR_0"
blo "40000,9800"
tm "WireNameMgr"
)
)
on &92
)
*674 (Wire
uid 2561,0
shape (OrthoPolyLine
uid 2562,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,3000,39000,3000"
pts [
"37000,3000"
"39000,3000"
]
)
start &283
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2566,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,2000,49800,3000"
st "RXCHARISCOMMA_float0"
blo "40000,2800"
tm "WireNameMgr"
)
)
on &9
)
*675 (Wire
uid 2567,0
shape (OrthoPolyLine
uid 2568,0
va (VaSet
vasetType 3
)
xt "37000,5000,39000,5000"
pts [
"37000,5000"
"39000,5000"
]
)
start &282
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2572,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,4000,48200,5000"
st "RXCHARISCOMMA_0"
blo "40000,4800"
tm "WireNameMgr"
)
)
on &94
)
*676 (Wire
uid 2573,0
shape (OrthoPolyLine
uid 2574,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,6000,39000,6000"
pts [
"37000,6000"
"39000,6000"
]
)
start &285
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2578,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,5000,47300,6000"
st "RXCHARISK_float0"
blo "40000,5800"
tm "WireNameMgr"
)
)
on &10
)
*677 (Wire
uid 2579,0
shape (OrthoPolyLine
uid 2580,0
va (VaSet
vasetType 3
)
xt "37000,7000,39000,7000"
pts [
"37000,7000"
"39000,7000"
]
)
start &284
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2584,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,6000,47400,7000"
st "RXCHARISK_0_INT"
blo "40000,6800"
tm "WireNameMgr"
)
)
on &7
)
*678 (Wire
uid 2585,0
shape (OrthoPolyLine
uid 2586,0
va (VaSet
vasetType 3
)
xt "37000,8000,39000,8000"
pts [
"37000,8000"
"39000,8000"
]
)
start &287
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2590,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,7000,47000,8000"
st "RXCOMMADET_0"
blo "40000,7800"
tm "WireNameMgr"
)
)
on &100
)
*679 (Wire
uid 2591,0
shape (OrthoPolyLine
uid 2592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,-1000,39000,-1000"
pts [
"37000,-1000"
"39000,-1000"
]
)
start &299
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2596,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,-2000,46100,-1000"
st "RXDATA_float0"
blo "40000,-1200"
tm "WireNameMgr"
)
)
on &11
)
*680 (Wire
uid 2597,0
shape (OrthoPolyLine
uid 2598,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,0,39000,0"
pts [
"37000,0"
"39000,0"
]
)
start &300
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2602,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,-1000,46200,0"
st "RXDATA_0_INT"
blo "40000,-200"
tm "WireNameMgr"
)
)
on &6
)
*681 (Wire
uid 2603,0
shape (OrthoPolyLine
uid 2604,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,1000,39000,1000"
pts [
"37000,1000"
"39000,1000"
]
)
start &306
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2608,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,0,47300,1000"
st "RXDISPERR_float0"
blo "40000,800"
tm "WireNameMgr"
)
)
on &12
)
*682 (Wire
uid 2609,0
shape (OrthoPolyLine
uid 2610,0
va (VaSet
vasetType 3
)
xt "37000,2000,39000,2000"
pts [
"37000,2000"
"39000,2000"
]
)
start &305
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2614,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,1000,45700,2000"
st "RXDISPERR_0"
blo "40000,1800"
tm "WireNameMgr"
)
)
on &104
)
*683 (Wire
uid 2615,0
shape (OrthoPolyLine
uid 2616,0
va (VaSet
vasetType 3
)
xt "37000,11000,39000,11000"
pts [
"37000,11000"
"39000,11000"
]
)
start &309
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2620,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,10000,44600,11000"
st "gt_rxlock_0"
blo "40000,10800"
tm "WireNameMgr"
)
)
on &35
)
*684 (Wire
uid 2621,0
shape (OrthoPolyLine
uid 2622,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,12000,39000,12000"
pts [
"37000,12000"
"39000,12000"
]
)
start &313
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2626,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,11000,48900,12000"
st "RXNOTINTABLE_float0"
blo "40000,11800"
tm "WireNameMgr"
)
)
on &13
)
*685 (Wire
uid 2627,0
shape (OrthoPolyLine
uid 2628,0
va (VaSet
vasetType 3
)
xt "37000,13000,39000,13000"
pts [
"37000,13000"
"39000,13000"
]
)
start &312
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2632,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,12000,49000,13000"
st "RXNOTINTABLE_0_INT"
blo "40000,12800"
tm "WireNameMgr"
)
)
on &4
)
*686 (Wire
uid 2633,0
shape (OrthoPolyLine
uid 2634,0
va (VaSet
vasetType 3
)
xt "37000,14000,39000,14000"
pts [
"37000,14000"
"39000,14000"
]
)
start &317
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2638,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,13000,45700,14000"
st "RXREALIGN_0"
blo "40000,13800"
tm "WireNameMgr"
)
)
on &108
)
*687 (Wire
uid 2639,0
shape (OrthoPolyLine
uid 2640,0
va (VaSet
vasetType 3
)
xt "37000,15000,39000,15000"
pts [
"37000,15000"
"39000,15000"
]
)
start &318
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2644,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,14000,45800,15000"
st "RXRECCLK1_0"
blo "40000,14800"
tm "WireNameMgr"
)
)
on &110
)
*688 (Wire
uid 2645,0
shape (OrthoPolyLine
uid 2646,0
va (VaSet
vasetType 3
)
xt "37000,16000,39000,16000"
pts [
"37000,16000"
"39000,16000"
]
)
start &319
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2650,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,15000,45800,16000"
st "gt_rxrecclk2_0"
blo "40000,15800"
tm "WireNameMgr"
)
)
on &41
)
*689 (Wire
uid 2651,0
shape (OrthoPolyLine
uid 2652,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,17000,39000,17000"
pts [
"37000,17000"
"39000,17000"
]
)
start &322
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2656,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,16000,47500,17000"
st "RXRUNDISP_float0"
blo "40000,16800"
tm "WireNameMgr"
)
)
on &14
)
*690 (Wire
uid 2657,0
shape (OrthoPolyLine
uid 2658,0
va (VaSet
vasetType 3
)
xt "37000,18000,39000,18000"
pts [
"37000,18000"
"39000,18000"
]
)
start &321
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2662,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,17000,47600,18000"
st "RXRUNDISP_0_INT"
blo "40000,17800"
tm "WireNameMgr"
)
)
on &8
)
*691 (Wire
uid 2663,0
shape (OrthoPolyLine
uid 2664,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,19000,39000,19000"
pts [
"37000,19000"
"39000,19000"
]
)
start &325
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2668,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,18000,47200,19000"
st "RXSTATUS_0_INT"
blo "40000,18800"
tm "WireNameMgr"
)
)
on &5
)
*692 (Wire
uid 2669,0
shape (OrthoPolyLine
uid 2670,0
va (VaSet
vasetType 3
)
xt "37000,20000,39000,20000"
pts [
"37000,20000"
"39000,20000"
]
)
start &331
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2674,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,19000,45500,20000"
st "TXBUFERR_0"
blo "40000,19800"
tm "WireNameMgr"
)
)
on &116
)
*693 (Wire
uid 2675,0
shape (OrthoPolyLine
uid 2676,0
va (VaSet
vasetType 3
)
xt "37000,21000,39000,21000"
pts [
"37000,21000"
"39000,21000"
]
)
start &361
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2680,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,20000,44600,21000"
st "gt_txlock_0"
blo "40000,20800"
tm "WireNameMgr"
)
)
on &36
)
*694 (Wire
uid 2681,0
shape (OrthoPolyLine
uid 2682,0
va (VaSet
vasetType 3
)
xt "37000,22000,39000,22000"
pts [
"37000,22000"
"39000,22000"
]
)
start &362
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2686,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,21000,45900,22000"
st "gt_txoutclk1_0"
blo "40000,21800"
tm "WireNameMgr"
)
)
on &40
)
*695 (Wire
uid 2687,0
shape (OrthoPolyLine
uid 2688,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,23000,39000,23000"
pts [
"37000,23000"
"39000,23000"
]
)
start &369
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2692,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,22000,47500,23000"
st "TXRUNDISP_float0"
blo "40000,22800"
tm "WireNameMgr"
)
)
on &15
)
*696 (Wire
uid 2693,0
shape (OrthoPolyLine
uid 2694,0
va (VaSet
vasetType 3
)
xt "37000,24000,39000,24000"
pts [
"37000,24000"
"39000,24000"
]
)
start &368
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2698,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,23000,45900,24000"
st "TXRUNDISP_0"
blo "40000,23800"
tm "WireNameMgr"
)
)
on &124
)
*697 (Wire
uid 2699,0
shape (OrthoPolyLine
uid 2700,0
va (VaSet
vasetType 3
)
xt "37000,25000,39000,25000"
pts [
"37000,25000"
"39000,25000"
]
)
start &329
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2704,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,24000,43000,25000"
st "TX1N_0"
blo "40000,24800"
tm "WireNameMgr"
)
)
on &128
)
*698 (Wire
uid 2705,0
shape (OrthoPolyLine
uid 2706,0
va (VaSet
vasetType 3
)
xt "37000,26000,39000,26000"
pts [
"37000,26000"
"39000,26000"
]
)
start &330
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2710,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,25000,42900,26000"
st "TX1P_0"
blo "40000,25800"
tm "WireNameMgr"
)
)
on &130
)
*699 (Wire
uid 2711,0
shape (OrthoPolyLine
uid 2712,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,27000,39000,27000"
pts [
"37000,27000"
"39000,27000"
]
)
start &261
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2716,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,26000,46500,27000"
st "COMBUSOUT_0"
blo "40000,26800"
tm "WireNameMgr"
)
)
on &2
)
*700 (Wire
uid 2717,0
shape (OrthoPolyLine
uid 2718,0
va (VaSet
vasetType 3
)
xt "37000,28000,39000,28000"
pts [
"37000,28000"
"39000,28000"
]
)
start &262
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2722,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,27000,44700,28000"
st "gt_daddr_0"
blo "40000,27800"
tm "WireNameMgr"
)
)
on &31
)
*701 (Wire
uid 2723,0
shape (OrthoPolyLine
uid 2724,0
va (VaSet
vasetType 3
)
xt "2000,-1000,4000,-1000"
pts [
"2000,-1000"
"4000,-1000"
]
)
end &263
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2728,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-1000,-2000,1000,-1000"
st "DCLK"
blo "-1000,-1200"
tm "WireNameMgr"
)
)
on &224
)
*702 (Wire
uid 2729,0
shape (OrthoPolyLine
uid 2730,0
va (VaSet
vasetType 3
)
xt "37000,29000,39000,29000"
pts [
"37000,29000"
"39000,29000"
]
)
start &264
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2734,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,28000,43400,29000"
st "gt_den_0"
blo "40000,28800"
tm "WireNameMgr"
)
)
on &32
)
*703 (Wire
uid 2735,0
shape (OrthoPolyLine
uid 2736,0
va (VaSet
vasetType 3
)
xt "37000,30000,39000,30000"
pts [
"37000,30000"
"39000,30000"
]
)
start &265
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2740,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,29000,42900,30000"
st "gt_do_0"
blo "40000,29800"
tm "WireNameMgr"
)
)
on &29
)
*704 (Wire
uid 2741,0
shape (OrthoPolyLine
uid 2742,0
va (VaSet
vasetType 3
)
xt "37000,31000,39000,31000"
pts [
"37000,31000"
"39000,31000"
]
)
start &268
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2746,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,30000,43500,31000"
st "gt_dwe_0"
blo "40000,30800"
tm "WireNameMgr"
)
)
on &33
)
*705 (Wire
uid 2747,0
shape (OrthoPolyLine
uid 2748,0
va (VaSet
vasetType 3
)
xt "2000,0,4000,0"
pts [
"2000,0"
"4000,0"
]
)
end &270
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2752,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-7000,-1000,1500,0"
st "ENMCOMMAALIGN_0"
blo "-7000,-200"
tm "WireNameMgr"
)
)
on &56
)
*706 (Wire
uid 2753,0
shape (OrthoPolyLine
uid 2754,0
va (VaSet
vasetType 3
)
xt "2000,1000,4000,1000"
pts [
"2000,1000"
"4000,1000"
]
)
end &271
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2758,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-6000,0,2300,1000"
st "ENPCOMMAALIGN_0"
blo "-6000,800"
tm "WireNameMgr"
)
)
on &58
)
*707 (Wire
uid 2759,0
shape (OrthoPolyLine
uid 2760,0
va (VaSet
vasetType 3
)
xt "37000,32000,39000,32000"
pts [
"37000,32000"
"39000,32000"
]
)
start &273
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2764,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,31000,45700,32000"
st "gt_loopback_0"
blo "40000,31800"
tm "WireNameMgr"
)
)
on &37
)
*708 (Wire
uid 2765,0
shape (OrthoPolyLine
uid 2766,0
va (VaSet
vasetType 3
)
xt "2000,2000,4000,2000"
pts [
"2000,2000"
"4000,2000"
]
)
end &275
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2770,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3000,1000,1300,2000"
st "REFCLK1_0"
blo "-3000,1800"
tm "WireNameMgr"
)
)
on &62
)
*709 (Wire
uid 2771,0
shape (OrthoPolyLine
uid 2772,0
va (VaSet
vasetType 3
)
xt "2000,3000,4000,3000"
pts [
"2000,3000"
"4000,3000"
]
)
end &276
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2776,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3000,2000,1300,3000"
st "REFCLK2_0"
blo "-3000,2800"
tm "WireNameMgr"
)
)
on &64
)
*710 (Wire
uid 2777,0
shape (OrthoPolyLine
uid 2778,0
va (VaSet
vasetType 3
)
xt "2000,4000,4000,4000"
pts [
"2000,4000"
"4000,4000"
]
)
end &289
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2782,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,3000,1900,4000"
st "TXUSRCLK2_0"
blo "-4000,3800"
tm "WireNameMgr"
)
)
on &84
)
*711 (Wire
uid 2783,0
shape (OrthoPolyLine
uid 2784,0
va (VaSet
vasetType 3
)
xt "2000,5000,4000,5000"
pts [
"2000,5000"
"4000,5000"
]
)
end &294
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2788,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,4000,1900,5000"
st "TXUSRCLK2_0"
blo "-4000,4800"
tm "WireNameMgr"
)
)
on &84
)
*712 (Wire
uid 2789,0
shape (OrthoPolyLine
uid 2790,0
va (VaSet
vasetType 3
)
xt "2000,6000,4000,6000"
pts [
"2000,6000"
"4000,6000"
]
)
end &315
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2794,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,5000,2200,6000"
st "RXPMARESET0"
blo "-4000,5800"
tm "WireNameMgr"
)
)
on &72
)
*713 (Wire
uid 2795,0
shape (OrthoPolyLine
uid 2796,0
va (VaSet
vasetType 3
)
xt "2000,7000,4000,7000"
pts [
"2000,7000"
"4000,7000"
]
)
end &320
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2800,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3000,6000,1400,7000"
st "RXRESET_0"
blo "-3000,6800"
tm "WireNameMgr"
)
)
on &70
)
*714 (Wire
uid 2801,0
shape (OrthoPolyLine
uid 2802,0
va (VaSet
vasetType 3
)
xt "2000,8000,4000,8000"
pts [
"2000,8000"
"4000,8000"
]
)
end &327
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2806,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,7000,1400,8000"
st "RXUSRCLK_0"
blo "-4000,7800"
tm "WireNameMgr"
)
)
on &66
)
*715 (Wire
uid 2807,0
shape (OrthoPolyLine
uid 2808,0
va (VaSet
vasetType 3
)
xt "2000,9000,4000,9000"
pts [
"2000,9000"
"4000,9000"
]
)
end &328
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2812,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,8000,1900,9000"
st "RXUSRCLK2_0"
blo "-4000,8800"
tm "WireNameMgr"
)
)
on &68
)
*716 (Wire
uid 2813,0
shape (OrthoPolyLine
uid 2814,0
va (VaSet
vasetType 3
)
xt "2000,10000,4000,10000"
pts [
"2000,10000"
"4000,10000"
]
)
end &277
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2818,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-2000,9000,1000,10000"
st "RX1N_0"
blo "-2000,9800"
tm "WireNameMgr"
)
)
on &132
)
*717 (Wire
uid 2819,0
shape (OrthoPolyLine
uid 2820,0
va (VaSet
vasetType 3
)
xt "2000,11000,4000,11000"
pts [
"2000,11000"
"4000,11000"
]
)
end &278
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2824,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-2000,10000,900,11000"
st "RX1P_0"
blo "-2000,10800"
tm "WireNameMgr"
)
)
on &134
)
*718 (Wire
uid 2825,0
shape (OrthoPolyLine
uid 2826,0
va (VaSet
vasetType 3
)
xt "37000,33000,39000,33000"
pts [
"37000,33000"
"39000,33000"
]
)
start &332
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2830,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,32000,48100,33000"
st "gt_txbypass8b10b_0"
blo "40000,32800"
tm "WireNameMgr"
)
)
on &39
)
*719 (Wire
uid 2831,0
shape (OrthoPolyLine
uid 2832,0
va (VaSet
vasetType 3
)
xt "2000,12000,4000,12000"
pts [
"2000,12000"
"4000,12000"
]
)
end &334
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2836,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-7000,11000,1700,12000"
st "TXCHARDISPMODE_0"
blo "-7000,11800"
tm "WireNameMgr"
)
)
on &74
)
*720 (Wire
uid 2837,0
shape (OrthoPolyLine
uid 2838,0
va (VaSet
vasetType 3
)
xt "2000,13000,4000,13000"
pts [
"2000,13000"
"4000,13000"
]
)
end &336
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2842,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-6000,12000,1700,13000"
st "TXCHARDISPVAL_0"
blo "-6000,12800"
tm "WireNameMgr"
)
)
on &76
)
*721 (Wire
uid 2843,0
shape (OrthoPolyLine
uid 2844,0
va (VaSet
vasetType 3
)
xt "2000,14000,4000,14000"
pts [
"2000,14000"
"4000,14000"
]
)
end &338
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2848,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,13000,1700,14000"
st "TXCHARISK_0"
blo "-4000,13800"
tm "WireNameMgr"
)
)
on &78
)
*722 (Wire
uid 2849,0
shape (OrthoPolyLine
uid 2850,0
va (VaSet
vasetType 3
)
xt "2000,15000,4000,15000"
pts [
"2000,15000"
"4000,15000"
]
)
end &341
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2854,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,14000,1900,15000"
st "TXUSRCLK2_0"
blo "-4000,14800"
tm "WireNameMgr"
)
)
on &84
)
*723 (Wire
uid 2855,0
shape (OrthoPolyLine
uid 2856,0
va (VaSet
vasetType 3
)
xt "2000,16000,4000,16000"
pts [
"2000,16000"
"4000,16000"
]
)
end &346
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2860,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,15000,1900,16000"
st "TXUSRCLK2_0"
blo "-4000,15800"
tm "WireNameMgr"
)
)
on &84
)
*724 (Wire
uid 2861,0
shape (OrthoPolyLine
uid 2862,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,34000,39000,34000"
pts [
"37000,34000"
"39000,34000"
]
)
start &351
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2866,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,33000,43800,34000"
st "GND_BUS"
blo "40000,33800"
tm "WireNameMgr"
)
)
on &3
)
*725 (Wire
uid 2867,0
shape (OrthoPolyLine
uid 2868,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,17000,4000,17000"
pts [
"2000,17000"
"4000,17000"
]
)
end &352
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2872,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3000,16000,1000,17000"
st "TXDATA_0"
blo "-3000,16800"
tm "WireNameMgr"
)
)
on &80
)
*726 (Wire
uid 2873,0
shape (OrthoPolyLine
uid 2874,0
va (VaSet
vasetType 3
)
xt "37000,35000,39000,35000"
pts [
"37000,35000"
"39000,35000"
]
)
start &355
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2878,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,34000,48200,35000"
st "gt_txenc8b10buse_0"
blo "40000,34800"
tm "WireNameMgr"
)
)
on &38
)
*727 (Wire
uid 2879,0
shape (OrthoPolyLine
uid 2880,0
va (VaSet
vasetType 3
)
xt "2000,18000,4000,18000"
pts [
"2000,18000"
"4000,18000"
]
)
end &365
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2884,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-5000,17000,1600,18000"
st "PMARESET_TX0"
blo "-5000,17800"
tm "WireNameMgr"
)
)
on &220
)
*728 (Wire
uid 2885,0
shape (OrthoPolyLine
uid 2886,0
va (VaSet
vasetType 3
)
xt "2000,19000,4000,19000"
pts [
"2000,19000"
"4000,19000"
]
)
end &367
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2890,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3000,18000,1400,19000"
st "TXRESET_0"
blo "-3000,18800"
tm "WireNameMgr"
)
)
on &86
)
*729 (Wire
uid 2891,0
shape (OrthoPolyLine
uid 2892,0
va (VaSet
vasetType 3
)
xt "2000,20000,4000,20000"
pts [
"2000,20000"
"4000,20000"
]
)
end &372
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2896,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,19000,1400,20000"
st "TXUSRCLK_0"
blo "-4000,19800"
tm "WireNameMgr"
)
)
on &82
)
*730 (Wire
uid 2897,0
shape (OrthoPolyLine
uid 2898,0
va (VaSet
vasetType 3
)
xt "2000,21000,4000,21000"
pts [
"2000,21000"
"4000,21000"
]
)
end &373
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2902,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,20000,1900,21000"
st "TXUSRCLK2_0"
blo "-4000,20800"
tm "WireNameMgr"
)
)
on &84
)
*731 (Wire
uid 2903,0
shape (OrthoPolyLine
uid 2904,0
va (VaSet
vasetType 3
)
xt "37000,36000,39000,36000"
pts [
"37000,36000"
"39000,36000"
]
)
start &266
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2908,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,35000,42700,36000"
st "gt_di_0"
blo "40000,35800"
tm "WireNameMgr"
)
)
on &30
)
*732 (Wire
uid 3110,0
optionalChildren [
*733 (CommentText
uid 3116,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3117,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,-2000,77500,0"
)
text (MLText
uid 3118,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,-1800,77000,-600"
st "
 O [15:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3111,0
va (VaSet
vasetType 3
)
xt "75000,-1000,77000,-1000"
pts [
"75000,-1000"
"77000,-1000"
]
)
start &386
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3115,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,-2000,80900,-1000"
st "gt_do_0"
blo "78000,-1200"
tm "WireNameMgr"
)
)
on &29
)
*734 (Wire
uid 3119,0
optionalChildren [
*735 (CommentText
uid 3125,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3126,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,-2000,54500,0"
)
text (MLText
uid 3127,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,-1800,53600,-600"
st "
 I [15:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3120,0
va (VaSet
vasetType 3
)
xt "45000,-1000,47000,-1000"
pts [
"45000,-1000"
"47000,-1000"
]
)
end &387
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3124,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "41000,-2000,43700,-1000"
st "gt_di_0"
blo "41000,-1200"
tm "WireNameMgr"
)
)
on &30
)
*736 (Wire
uid 3128,0
optionalChildren [
*737 (CommentText
uid 3134,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3135,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,-1000,77500,1000"
)
text (MLText
uid 3136,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,-800,76400,400"
st "
 O [7:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3129,0
va (VaSet
vasetType 3
)
xt "75000,0,77000,0"
pts [
"75000,0"
"77000,0"
]
)
start &388
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3133,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,-1000,82700,0"
st "gt_daddr_0"
blo "78000,-200"
tm "WireNameMgr"
)
)
on &31
)
*738 (Wire
uid 3137,0
optionalChildren [
*739 (CommentText
uid 3143,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3144,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,0,77500,2000"
)
text (MLText
uid 3145,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,200,73800,1400"
st "
 O
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3138,0
va (VaSet
vasetType 3
)
xt "75000,1000,77000,1000"
pts [
"75000,1000"
"77000,1000"
]
)
start &389
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3142,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,0,81400,1000"
st "gt_den_0"
blo "78000,800"
tm "WireNameMgr"
)
)
on &32
)
*740 (Wire
uid 3146,0
optionalChildren [
*741 (CommentText
uid 3152,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3153,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,1000,77500,3000"
)
text (MLText
uid 3154,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,1200,73800,2400"
st "
 O
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3147,0
va (VaSet
vasetType 3
)
xt "75000,2000,77000,2000"
pts [
"75000,2000"
"77000,2000"
]
)
start &390
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3151,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,1000,81500,2000"
st "gt_dwe_0"
blo "78000,1800"
tm "WireNameMgr"
)
)
on &33
)
*742 (Wire
uid 3155,0
optionalChildren [
*743 (CommentText
uid 3161,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3162,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,-1000,54500,1000"
)
text (MLText
uid 3163,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,-800,50400,400"
st "
 I
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3156,0
va (VaSet
vasetType 3
)
xt "45000,0,47000,0"
pts [
"45000,0"
"47000,0"
]
)
end &391
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3160,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,-1000,43700,0"
st "gt_drdy_0"
blo "40000,-200"
tm "WireNameMgr"
)
)
on &34
)
*744 (Wire
uid 3164,0
optionalChildren [
*745 (CommentText
uid 3170,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3171,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,0,54500,2000"
)
text (MLText
uid 3172,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,200,50400,1400"
st "
 I
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3165,0
va (VaSet
vasetType 3
)
xt "45000,1000,47000,1000"
pts [
"45000,1000"
"47000,1000"
]
)
end &392
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3169,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "42000,0,44000,1000"
st "DCLK"
blo "42000,800"
tm "WireNameMgr"
)
)
on &224
)
*746 (Wire
uid 3173,0
optionalChildren [
*747 (CommentText
uid 3179,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3180,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,1000,54500,3000"
)
text (MLText
uid 3181,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,1200,50400,2400"
st "
 I
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3174,0
va (VaSet
vasetType 3
)
xt "45000,2000,47000,2000"
pts [
"45000,2000"
"47000,2000"
]
)
end &393
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3178,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "37000,1000,44700,2000"
st "CAL_BLOCK_RESET"
blo "37000,1800"
tm "WireNameMgr"
)
)
on &28
)
*748 (Wire
uid 3182,0
optionalChildren [
*749 (CommentText
uid 3188,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3189,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,2000,54500,4000"
)
text (MLText
uid 3190,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,2200,53000,3400"
st "
 I [1:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3183,0
va (VaSet
vasetType 3
)
xt "45000,3000,47000,3000"
pts [
"45000,3000"
"47000,3000"
]
)
end &395
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3187,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "39000,2000,44500,3000"
st "LOOPBACK_0"
blo "39000,2800"
tm "WireNameMgr"
)
)
on &60
)
*750 (Wire
uid 3191,0
optionalChildren [
*751 (CommentText
uid 3197,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3198,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,2000,77500,4000"
)
text (MLText
uid 3199,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,2200,76400,3400"
st "
 O [1:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3192,0
va (VaSet
vasetType 3
)
xt "75000,3000,77000,3000"
pts [
"75000,3000"
"77000,3000"
]
)
start &398
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3196,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,2000,83700,3000"
st "gt_loopback_0"
blo "78000,2800"
tm "WireNameMgr"
)
)
on &37
)
*752 (Wire
uid 3200,0
optionalChildren [
*753 (CommentText
uid 3206,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3207,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,3000,77500,5000"
)
text (MLText
uid 3208,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,3200,73800,4400"
st "
 O
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3201,0
va (VaSet
vasetType 3
)
xt "75000,4000,77000,4000"
pts [
"75000,4000"
"77000,4000"
]
)
start &399
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3205,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,3000,86200,4000"
st "gt_txenc8b10buse_0"
blo "78000,3800"
tm "WireNameMgr"
)
)
on &38
)
*754 (Wire
uid 3209,0
optionalChildren [
*755 (CommentText
uid 3215,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3216,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,4000,77500,6000"
)
text (MLText
uid 3217,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,4200,76400,5400"
st "
 O [7:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3210,0
va (VaSet
vasetType 3
)
xt "75000,5000,77000,5000"
pts [
"75000,5000"
"77000,5000"
]
)
start &400
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3214,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,4000,86100,5000"
st "gt_txbypass8b10b_0"
blo "78000,4800"
tm "WireNameMgr"
)
)
on &39
)
*756 (Wire
uid 3218,0
optionalChildren [
*757 (CommentText
uid 3224,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3225,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,3000,54500,5000"
)
text (MLText
uid 3226,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,3200,50400,4400"
st "
 I
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 3219,0
va (VaSet
vasetType 3
)
xt "45000,4000,47000,4000"
pts [
"45000,4000"
"47000,4000"
]
)
end &402
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3223,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "36000,3000,45100,4000"
st "RX_SIGNAL_DETECT_0"
blo "36000,3800"
tm "WireNameMgr"
)
)
on &126
)
*758 (Wire
uid 3705,0
shape (OrthoPolyLine
uid 3706,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,78000,39000,78000"
pts [
"37000,78000"
"39000,78000"
]
)
start &410
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3710,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,77000,46500,78000"
st "COMBUSOUT_0"
blo "40000,77800"
tm "WireNameMgr"
)
)
on &2
)
*759 (Wire
uid 3711,0
shape (OrthoPolyLine
uid 3712,0
va (VaSet
vasetType 3
)
xt "37000,79000,39000,79000"
pts [
"37000,79000"
"39000,79000"
]
)
start &417
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3716,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,78000,43700,79000"
st "gt_drdy_1"
blo "40000,78800"
tm "WireNameMgr"
)
)
on &47
)
*760 (Wire
uid 3717,0
shape (OrthoPolyLine
uid 3718,0
va (VaSet
vasetType 3
)
xt "37000,80000,39000,80000"
pts [
"37000,80000"
"39000,80000"
]
)
start &430
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3722,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,79000,45500,80000"
st "RXBUFERR_1"
blo "40000,79800"
tm "WireNameMgr"
)
)
on &174
)
*761 (Wire
uid 3723,0
shape (OrthoPolyLine
uid 3724,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,81000,39000,81000"
pts [
"37000,81000"
"39000,81000"
]
)
start &433
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3728,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,80000,49800,81000"
st "RXCHARISCOMMA_float1"
blo "40000,80800"
tm "WireNameMgr"
)
)
on &21
)
*762 (Wire
uid 3729,0
shape (OrthoPolyLine
uid 3730,0
va (VaSet
vasetType 3
)
xt "37000,82000,39000,82000"
pts [
"37000,82000"
"39000,82000"
]
)
start &432
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3734,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,81000,48200,82000"
st "RXCHARISCOMMA_1"
blo "40000,81800"
tm "WireNameMgr"
)
)
on &176
)
*763 (Wire
uid 3735,0
shape (OrthoPolyLine
uid 3736,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,83000,39000,83000"
pts [
"37000,83000"
"39000,83000"
]
)
start &435
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3740,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,82000,47300,83000"
st "RXCHARISK_float1"
blo "40000,82800"
tm "WireNameMgr"
)
)
on &22
)
*764 (Wire
uid 3741,0
shape (OrthoPolyLine
uid 3742,0
va (VaSet
vasetType 3
)
xt "37000,84000,39000,84000"
pts [
"37000,84000"
"39000,84000"
]
)
start &434
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3746,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,83000,47400,84000"
st "RXCHARISK_1_INT"
blo "40000,83800"
tm "WireNameMgr"
)
)
on &19
)
*765 (Wire
uid 3747,0
shape (OrthoPolyLine
uid 3748,0
va (VaSet
vasetType 3
)
xt "37000,85000,39000,85000"
pts [
"37000,85000"
"39000,85000"
]
)
start &437
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3752,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,84000,47000,85000"
st "RXCOMMADET_1"
blo "40000,84800"
tm "WireNameMgr"
)
)
on &182
)
*766 (Wire
uid 3753,0
shape (OrthoPolyLine
uid 3754,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,86000,39000,86000"
pts [
"37000,86000"
"39000,86000"
]
)
start &449
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3758,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,85000,46100,86000"
st "RXDATA_float1"
blo "40000,85800"
tm "WireNameMgr"
)
)
on &23
)
*767 (Wire
uid 3759,0
shape (OrthoPolyLine
uid 3760,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,87000,39000,87000"
pts [
"37000,87000"
"39000,87000"
]
)
start &450
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3764,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,86000,46200,87000"
st "RXDATA_1_INT"
blo "40000,86800"
tm "WireNameMgr"
)
)
on &18
)
*768 (Wire
uid 3765,0
shape (OrthoPolyLine
uid 3766,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,88000,39000,88000"
pts [
"37000,88000"
"39000,88000"
]
)
start &456
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3770,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,87000,47300,88000"
st "RXDISPERR_float1"
blo "40000,87800"
tm "WireNameMgr"
)
)
on &24
)
*769 (Wire
uid 3771,0
shape (OrthoPolyLine
uid 3772,0
va (VaSet
vasetType 3
)
xt "37000,89000,39000,89000"
pts [
"37000,89000"
"39000,89000"
]
)
start &455
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3776,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,88000,45700,89000"
st "RXDISPERR_1"
blo "40000,88800"
tm "WireNameMgr"
)
)
on &186
)
*770 (Wire
uid 3777,0
shape (OrthoPolyLine
uid 3778,0
va (VaSet
vasetType 3
)
xt "37000,90000,39000,90000"
pts [
"37000,90000"
"39000,90000"
]
)
start &459
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3782,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,89000,44600,90000"
st "gt_rxlock_1"
blo "40000,89800"
tm "WireNameMgr"
)
)
on &48
)
*771 (Wire
uid 3783,0
shape (OrthoPolyLine
uid 3784,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,91000,39000,91000"
pts [
"37000,91000"
"39000,91000"
]
)
start &463
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3788,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,90000,48900,91000"
st "RXNOTINTABLE_float1"
blo "40000,90800"
tm "WireNameMgr"
)
)
on &25
)
*772 (Wire
uid 3789,0
shape (OrthoPolyLine
uid 3790,0
va (VaSet
vasetType 3
)
xt "37000,97000,39000,97000"
pts [
"37000,97000"
"39000,97000"
]
)
start &462
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3794,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,96000,49000,97000"
st "RXNOTINTABLE_1_INT"
blo "40000,96800"
tm "WireNameMgr"
)
)
on &16
)
*773 (Wire
uid 3795,0
shape (OrthoPolyLine
uid 3796,0
va (VaSet
vasetType 3
)
xt "37000,98000,39000,98000"
pts [
"37000,98000"
"39000,98000"
]
)
start &467
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3800,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,97000,45700,98000"
st "RXREALIGN_1"
blo "40000,97800"
tm "WireNameMgr"
)
)
on &190
)
*774 (Wire
uid 3801,0
shape (OrthoPolyLine
uid 3802,0
va (VaSet
vasetType 3
)
xt "37000,99000,39000,99000"
pts [
"37000,99000"
"39000,99000"
]
)
start &468
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3806,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,98000,45800,99000"
st "RXRECCLK1_1"
blo "40000,98800"
tm "WireNameMgr"
)
)
on &192
)
*775 (Wire
uid 3807,0
shape (OrthoPolyLine
uid 3808,0
va (VaSet
vasetType 3
)
xt "37000,100000,39000,100000"
pts [
"37000,100000"
"39000,100000"
]
)
start &469
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3812,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,99000,45800,100000"
st "gt_rxrecclk2_1"
blo "40000,99800"
tm "WireNameMgr"
)
)
on &54
)
*776 (Wire
uid 3813,0
shape (OrthoPolyLine
uid 3814,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,101000,39000,101000"
pts [
"37000,101000"
"39000,101000"
]
)
start &472
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3818,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,100000,47500,101000"
st "RXRUNDISP_float1"
blo "40000,100800"
tm "WireNameMgr"
)
)
on &26
)
*777 (Wire
uid 3819,0
shape (OrthoPolyLine
uid 3820,0
va (VaSet
vasetType 3
)
xt "37000,102000,39000,102000"
pts [
"37000,102000"
"39000,102000"
]
)
start &471
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3824,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,101000,47600,102000"
st "RXRUNDISP_1_INT"
blo "40000,101800"
tm "WireNameMgr"
)
)
on &20
)
*778 (Wire
uid 3825,0
shape (OrthoPolyLine
uid 3826,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,103000,39000,103000"
pts [
"37000,103000"
"39000,103000"
]
)
start &475
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3830,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,102000,47200,103000"
st "RXSTATUS_1_INT"
blo "40000,102800"
tm "WireNameMgr"
)
)
on &17
)
*779 (Wire
uid 3831,0
shape (OrthoPolyLine
uid 3832,0
va (VaSet
vasetType 3
)
xt "37000,104000,39000,104000"
pts [
"37000,104000"
"39000,104000"
]
)
start &481
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3836,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,103000,45500,104000"
st "TXBUFERR_1"
blo "40000,103800"
tm "WireNameMgr"
)
)
on &198
)
*780 (Wire
uid 3837,0
shape (OrthoPolyLine
uid 3838,0
va (VaSet
vasetType 3
)
xt "37000,105000,39000,105000"
pts [
"37000,105000"
"39000,105000"
]
)
start &511
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3842,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,104000,44600,105000"
st "gt_txlock_1"
blo "40000,104800"
tm "WireNameMgr"
)
)
on &49
)
*781 (Wire
uid 3843,0
shape (OrthoPolyLine
uid 3844,0
va (VaSet
vasetType 3
)
xt "37000,106000,39000,106000"
pts [
"37000,106000"
"39000,106000"
]
)
start &512
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3848,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,105000,45900,106000"
st "gt_txoutclk1_1"
blo "40000,105800"
tm "WireNameMgr"
)
)
on &53
)
*782 (Wire
uid 3849,0
shape (OrthoPolyLine
uid 3850,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,107000,39000,107000"
pts [
"37000,107000"
"39000,107000"
]
)
start &519
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3854,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,106000,47500,107000"
st "TXRUNDISP_float1"
blo "40000,106800"
tm "WireNameMgr"
)
)
on &27
)
*783 (Wire
uid 3855,0
shape (OrthoPolyLine
uid 3856,0
va (VaSet
vasetType 3
)
xt "37000,108000,39000,108000"
pts [
"37000,108000"
"39000,108000"
]
)
start &518
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3860,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,107000,45900,108000"
st "TXRUNDISP_1"
blo "40000,107800"
tm "WireNameMgr"
)
)
on &206
)
*784 (Wire
uid 3861,0
shape (OrthoPolyLine
uid 3862,0
va (VaSet
vasetType 3
)
xt "37000,109000,39000,109000"
pts [
"37000,109000"
"39000,109000"
]
)
start &479
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3866,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,108000,43000,109000"
st "TX1N_1"
blo "40000,108800"
tm "WireNameMgr"
)
)
on &210
)
*785 (Wire
uid 3867,0
shape (OrthoPolyLine
uid 3868,0
va (VaSet
vasetType 3
)
xt "37000,110000,39000,110000"
pts [
"37000,110000"
"39000,110000"
]
)
start &480
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3872,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,109000,42900,110000"
st "TX1P_1"
blo "40000,109800"
tm "WireNameMgr"
)
)
on &212
)
*786 (Wire
uid 3873,0
shape (OrthoPolyLine
uid 3874,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,111000,39000,111000"
pts [
"37000,111000"
"39000,111000"
]
)
start &411
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3878,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,110000,46500,111000"
st "COMBUSOUT_1"
blo "40000,110800"
tm "WireNameMgr"
)
)
on &1
)
*787 (Wire
uid 3879,0
shape (OrthoPolyLine
uid 3880,0
va (VaSet
vasetType 3
)
xt "37000,112000,39000,112000"
pts [
"37000,112000"
"39000,112000"
]
)
start &412
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3884,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,111000,44700,112000"
st "gt_daddr_1"
blo "40000,111800"
tm "WireNameMgr"
)
)
on &44
)
*788 (Wire
uid 3885,0
shape (OrthoPolyLine
uid 3886,0
va (VaSet
vasetType 3
)
xt "2000,98000,4000,98000"
pts [
"2000,98000"
"4000,98000"
]
)
end &413
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3890,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-1000,97000,1000,98000"
st "DCLK"
blo "-1000,97800"
tm "WireNameMgr"
)
)
on &224
)
*789 (Wire
uid 3891,0
shape (OrthoPolyLine
uid 3892,0
va (VaSet
vasetType 3
)
xt "37000,113000,39000,113000"
pts [
"37000,113000"
"39000,113000"
]
)
start &414
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3896,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,112000,43400,113000"
st "gt_den_1"
blo "40000,112800"
tm "WireNameMgr"
)
)
on &45
)
*790 (Wire
uid 3897,0
shape (OrthoPolyLine
uid 3898,0
va (VaSet
vasetType 3
)
xt "37000,114000,39000,114000"
pts [
"37000,114000"
"39000,114000"
]
)
start &415
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3902,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,113000,42900,114000"
st "gt_do_1"
blo "40000,113800"
tm "WireNameMgr"
)
)
on &42
)
*791 (Wire
uid 3903,0
shape (OrthoPolyLine
uid 3904,0
va (VaSet
vasetType 3
)
xt "37000,115000,39000,115000"
pts [
"37000,115000"
"39000,115000"
]
)
start &418
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3908,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,114000,43500,115000"
st "gt_dwe_1"
blo "40000,114800"
tm "WireNameMgr"
)
)
on &46
)
*792 (Wire
uid 3909,0
shape (OrthoPolyLine
uid 3910,0
va (VaSet
vasetType 3
)
xt "2000,99000,4000,99000"
pts [
"2000,99000"
"4000,99000"
]
)
end &420
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3914,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-7000,98000,1500,99000"
st "ENMCOMMAALIGN_1"
blo "-7000,98800"
tm "WireNameMgr"
)
)
on &138
)
*793 (Wire
uid 3915,0
shape (OrthoPolyLine
uid 3916,0
va (VaSet
vasetType 3
)
xt "2000,100000,4000,100000"
pts [
"2000,100000"
"4000,100000"
]
)
end &421
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3920,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-6000,99000,2300,100000"
st "ENPCOMMAALIGN_1"
blo "-6000,99800"
tm "WireNameMgr"
)
)
on &140
)
*794 (Wire
uid 3921,0
shape (OrthoPolyLine
uid 3922,0
va (VaSet
vasetType 3
)
xt "37000,92000,39000,92000"
pts [
"37000,92000"
"39000,92000"
]
)
start &423
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3926,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,91000,45700,92000"
st "gt_loopback_1"
blo "40000,91800"
tm "WireNameMgr"
)
)
on &50
)
*795 (Wire
uid 3927,0
shape (OrthoPolyLine
uid 3928,0
va (VaSet
vasetType 3
)
xt "2000,78000,4000,78000"
pts [
"2000,78000"
"4000,78000"
]
)
end &425
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3932,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3000,77000,1300,78000"
st "REFCLK1_1"
blo "-3000,77800"
tm "WireNameMgr"
)
)
on &144
)
*796 (Wire
uid 3933,0
shape (OrthoPolyLine
uid 3934,0
va (VaSet
vasetType 3
)
xt "2000,79000,4000,79000"
pts [
"2000,79000"
"4000,79000"
]
)
end &426
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3938,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3000,78000,1300,79000"
st "REFCLK2_1"
blo "-3000,78800"
tm "WireNameMgr"
)
)
on &146
)
*797 (Wire
uid 3939,0
shape (OrthoPolyLine
uid 3940,0
va (VaSet
vasetType 3
)
xt "2000,80000,4000,80000"
pts [
"2000,80000"
"4000,80000"
]
)
end &439
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3944,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,79000,1900,80000"
st "TXUSRCLK2_1"
blo "-4000,79800"
tm "WireNameMgr"
)
)
on &166
)
*798 (Wire
uid 3945,0
shape (OrthoPolyLine
uid 3946,0
va (VaSet
vasetType 3
)
xt "2000,81000,4000,81000"
pts [
"2000,81000"
"4000,81000"
]
)
end &444
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3950,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,80000,1900,81000"
st "TXUSRCLK2_1"
blo "-4000,80800"
tm "WireNameMgr"
)
)
on &166
)
*799 (Wire
uid 3951,0
shape (OrthoPolyLine
uid 3952,0
va (VaSet
vasetType 3
)
xt "2000,82000,4000,82000"
pts [
"2000,82000"
"4000,82000"
]
)
end &465
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3956,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,81000,2200,82000"
st "RXPMARESET1"
blo "-4000,81800"
tm "WireNameMgr"
)
)
on &154
)
*800 (Wire
uid 3957,0
shape (OrthoPolyLine
uid 3958,0
va (VaSet
vasetType 3
)
xt "2000,83000,4000,83000"
pts [
"2000,83000"
"4000,83000"
]
)
end &470
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3962,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3000,82000,1400,83000"
st "RXRESET_1"
blo "-3000,82800"
tm "WireNameMgr"
)
)
on &152
)
*801 (Wire
uid 3963,0
shape (OrthoPolyLine
uid 3964,0
va (VaSet
vasetType 3
)
xt "2000,84000,4000,84000"
pts [
"2000,84000"
"4000,84000"
]
)
end &477
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3968,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,83000,1400,84000"
st "RXUSRCLK_1"
blo "-4000,83800"
tm "WireNameMgr"
)
)
on &148
)
*802 (Wire
uid 3969,0
shape (OrthoPolyLine
uid 3970,0
va (VaSet
vasetType 3
)
xt "2000,85000,4000,85000"
pts [
"2000,85000"
"4000,85000"
]
)
end &478
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3974,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,84000,1900,85000"
st "RXUSRCLK2_1"
blo "-4000,84800"
tm "WireNameMgr"
)
)
on &150
)
*803 (Wire
uid 3975,0
shape (OrthoPolyLine
uid 3976,0
va (VaSet
vasetType 3
)
xt "2000,86000,4000,86000"
pts [
"2000,86000"
"4000,86000"
]
)
end &427
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3980,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-2000,85000,1000,86000"
st "RX1N_1"
blo "-2000,85800"
tm "WireNameMgr"
)
)
on &214
)
*804 (Wire
uid 3981,0
shape (OrthoPolyLine
uid 3982,0
va (VaSet
vasetType 3
)
xt "2000,87000,4000,87000"
pts [
"2000,87000"
"4000,87000"
]
)
end &428
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3986,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-2000,86000,900,87000"
st "RX1P_1"
blo "-2000,86800"
tm "WireNameMgr"
)
)
on &216
)
*805 (Wire
uid 3987,0
shape (OrthoPolyLine
uid 3988,0
va (VaSet
vasetType 3
)
xt "37000,93000,39000,93000"
pts [
"37000,93000"
"39000,93000"
]
)
start &482
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3992,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,92000,48100,93000"
st "gt_txbypass8b10b_1"
blo "40000,92800"
tm "WireNameMgr"
)
)
on &52
)
*806 (Wire
uid 3993,0
shape (OrthoPolyLine
uid 3994,0
va (VaSet
vasetType 3
)
xt "2000,88000,4000,88000"
pts [
"2000,88000"
"4000,88000"
]
)
end &484
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3998,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-7000,87000,1700,88000"
st "TXCHARDISPMODE_1"
blo "-7000,87800"
tm "WireNameMgr"
)
)
on &156
)
*807 (Wire
uid 3999,0
shape (OrthoPolyLine
uid 4000,0
va (VaSet
vasetType 3
)
xt "2000,89000,4000,89000"
pts [
"2000,89000"
"4000,89000"
]
)
end &486
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4004,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-6000,88000,1700,89000"
st "TXCHARDISPVAL_1"
blo "-6000,88800"
tm "WireNameMgr"
)
)
on &158
)
*808 (Wire
uid 4005,0
shape (OrthoPolyLine
uid 4006,0
va (VaSet
vasetType 3
)
xt "2000,90000,4000,90000"
pts [
"2000,90000"
"4000,90000"
]
)
end &488
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4010,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,89000,1700,90000"
st "TXCHARISK_1"
blo "-4000,89800"
tm "WireNameMgr"
)
)
on &160
)
*809 (Wire
uid 4011,0
shape (OrthoPolyLine
uid 4012,0
va (VaSet
vasetType 3
)
xt "2000,91000,4000,91000"
pts [
"2000,91000"
"4000,91000"
]
)
end &491
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4016,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,90000,1900,91000"
st "TXUSRCLK2_1"
blo "-4000,90800"
tm "WireNameMgr"
)
)
on &166
)
*810 (Wire
uid 4017,0
shape (OrthoPolyLine
uid 4018,0
va (VaSet
vasetType 3
)
xt "2000,92000,4000,92000"
pts [
"2000,92000"
"4000,92000"
]
)
end &496
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4022,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,91000,1900,92000"
st "TXUSRCLK2_1"
blo "-4000,91800"
tm "WireNameMgr"
)
)
on &166
)
*811 (Wire
uid 4023,0
shape (OrthoPolyLine
uid 4024,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,94000,39000,94000"
pts [
"37000,94000"
"39000,94000"
]
)
start &501
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4028,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,93000,43800,94000"
st "GND_BUS"
blo "40000,93800"
tm "WireNameMgr"
)
)
on &3
)
*812 (Wire
uid 4029,0
shape (OrthoPolyLine
uid 4030,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,93000,4000,93000"
pts [
"2000,93000"
"4000,93000"
]
)
end &502
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4034,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3000,92000,1000,93000"
st "TXDATA_1"
blo "-3000,92800"
tm "WireNameMgr"
)
)
on &162
)
*813 (Wire
uid 4035,0
shape (OrthoPolyLine
uid 4036,0
va (VaSet
vasetType 3
)
xt "37000,95000,39000,95000"
pts [
"37000,95000"
"39000,95000"
]
)
start &505
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4040,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,94000,48200,95000"
st "gt_txenc8b10buse_1"
blo "40000,94800"
tm "WireNameMgr"
)
)
on &51
)
*814 (Wire
uid 4041,0
shape (OrthoPolyLine
uid 4042,0
va (VaSet
vasetType 3
)
xt "2000,94000,4000,94000"
pts [
"2000,94000"
"4000,94000"
]
)
end &515
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4046,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-5000,93000,1600,94000"
st "PMARESET_TX1"
blo "-5000,93800"
tm "WireNameMgr"
)
)
on &222
)
*815 (Wire
uid 4047,0
shape (OrthoPolyLine
uid 4048,0
va (VaSet
vasetType 3
)
xt "2000,95000,4000,95000"
pts [
"2000,95000"
"4000,95000"
]
)
end &517
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4052,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3000,94000,1400,95000"
st "TXRESET_1"
blo "-3000,94800"
tm "WireNameMgr"
)
)
on &168
)
*816 (Wire
uid 4053,0
shape (OrthoPolyLine
uid 4054,0
va (VaSet
vasetType 3
)
xt "2000,96000,4000,96000"
pts [
"2000,96000"
"4000,96000"
]
)
end &522
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4058,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,95000,1400,96000"
st "TXUSRCLK_1"
blo "-4000,95800"
tm "WireNameMgr"
)
)
on &164
)
*817 (Wire
uid 4059,0
shape (OrthoPolyLine
uid 4060,0
va (VaSet
vasetType 3
)
xt "2000,97000,4000,97000"
pts [
"2000,97000"
"4000,97000"
]
)
end &523
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4064,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-4000,96000,1900,97000"
st "TXUSRCLK2_1"
blo "-4000,96800"
tm "WireNameMgr"
)
)
on &166
)
*818 (Wire
uid 4065,0
shape (OrthoPolyLine
uid 4066,0
va (VaSet
vasetType 3
)
xt "37000,96000,39000,96000"
pts [
"37000,96000"
"39000,96000"
]
)
start &416
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4070,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,95000,42700,96000"
st "gt_di_1"
blo "40000,95800"
tm "WireNameMgr"
)
)
on &43
)
*819 (Wire
uid 4180,0
optionalChildren [
*820 (CommentText
uid 4186,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4187,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,134000,77500,136000"
)
text (MLText
uid 4188,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,134200,77000,135400"
st "
 O [15:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4181,0
va (VaSet
vasetType 3
)
xt "75000,135000,77000,135000"
pts [
"75000,135000"
"77000,135000"
]
)
start &536
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4185,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,134000,80900,135000"
st "gt_do_1"
blo "78000,134800"
tm "WireNameMgr"
)
)
on &42
)
*821 (Wire
uid 4189,0
optionalChildren [
*822 (CommentText
uid 4195,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4196,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,133000,54500,135000"
)
text (MLText
uid 4197,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,133200,53600,134400"
st "
 I [15:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4190,0
va (VaSet
vasetType 3
)
xt "45000,134000,47000,134000"
pts [
"45000,134000"
"47000,134000"
]
)
end &537
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4194,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "41000,133000,43700,134000"
st "gt_di_1"
blo "41000,133800"
tm "WireNameMgr"
)
)
on &43
)
*823 (Wire
uid 4198,0
optionalChildren [
*824 (CommentText
uid 4204,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4205,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,133000,77500,135000"
)
text (MLText
uid 4206,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,133200,76400,134400"
st "
 O [7:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4199,0
va (VaSet
vasetType 3
)
xt "75000,134000,77000,134000"
pts [
"75000,134000"
"77000,134000"
]
)
start &538
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4203,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,133000,82700,134000"
st "gt_daddr_1"
blo "78000,133800"
tm "WireNameMgr"
)
)
on &44
)
*825 (Wire
uid 4207,0
optionalChildren [
*826 (CommentText
uid 4213,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4214,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,135000,77500,137000"
)
text (MLText
uid 4215,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,135200,73800,136400"
st "
 O
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4208,0
va (VaSet
vasetType 3
)
xt "75000,136000,77000,136000"
pts [
"75000,136000"
"77000,136000"
]
)
start &539
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4212,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,135000,81400,136000"
st "gt_den_1"
blo "78000,135800"
tm "WireNameMgr"
)
)
on &45
)
*827 (Wire
uid 4216,0
optionalChildren [
*828 (CommentText
uid 4222,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4223,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,136000,77500,138000"
)
text (MLText
uid 4224,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,136200,73800,137400"
st "
 O
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4217,0
va (VaSet
vasetType 3
)
xt "75000,137000,77000,137000"
pts [
"75000,137000"
"77000,137000"
]
)
start &540
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4221,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,136000,81500,137000"
st "gt_dwe_1"
blo "78000,136800"
tm "WireNameMgr"
)
)
on &46
)
*829 (Wire
uid 4225,0
optionalChildren [
*830 (CommentText
uid 4231,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4232,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,134000,54500,136000"
)
text (MLText
uid 4233,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,134200,50400,135400"
st "
 I
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4226,0
va (VaSet
vasetType 3
)
xt "45000,135000,47000,135000"
pts [
"45000,135000"
"47000,135000"
]
)
end &541
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4230,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "40000,134000,43700,135000"
st "gt_drdy_1"
blo "40000,134800"
tm "WireNameMgr"
)
)
on &47
)
*831 (Wire
uid 4234,0
optionalChildren [
*832 (CommentText
uid 4240,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4241,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,135000,54500,137000"
)
text (MLText
uid 4242,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,135200,50400,136400"
st "
 I
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4235,0
va (VaSet
vasetType 3
)
xt "45000,136000,47000,136000"
pts [
"45000,136000"
"47000,136000"
]
)
end &542
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4239,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "42000,135000,44000,136000"
st "DCLK"
blo "42000,135800"
tm "WireNameMgr"
)
)
on &224
)
*833 (Wire
uid 4243,0
optionalChildren [
*834 (CommentText
uid 4249,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4250,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,136000,54500,138000"
)
text (MLText
uid 4251,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,136200,50400,137400"
st "
 I
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4244,0
va (VaSet
vasetType 3
)
xt "45000,137000,47000,137000"
pts [
"45000,137000"
"47000,137000"
]
)
end &543
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4248,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "37000,136000,44700,137000"
st "CAL_BLOCK_RESET"
blo "37000,136800"
tm "WireNameMgr"
)
)
on &28
)
*835 (Wire
uid 4252,0
optionalChildren [
*836 (CommentText
uid 4258,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4259,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,137000,54500,139000"
)
text (MLText
uid 4260,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,137200,53000,138400"
st "
 I [1:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4253,0
va (VaSet
vasetType 3
)
xt "45000,138000,47000,138000"
pts [
"45000,138000"
"47000,138000"
]
)
end &545
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4257,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "39000,137000,44500,138000"
st "LOOPBACK_1"
blo "39000,137800"
tm "WireNameMgr"
)
)
on &142
)
*837 (Wire
uid 4261,0
optionalChildren [
*838 (CommentText
uid 4267,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4268,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,137000,77500,139000"
)
text (MLText
uid 4269,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,137200,76400,138400"
st "
 O [1:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4262,0
va (VaSet
vasetType 3
)
xt "75000,138000,77000,138000"
pts [
"75000,138000"
"77000,138000"
]
)
start &548
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4266,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,137000,83700,138000"
st "gt_loopback_1"
blo "78000,137800"
tm "WireNameMgr"
)
)
on &50
)
*839 (Wire
uid 4270,0
optionalChildren [
*840 (CommentText
uid 4276,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4277,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,138000,77500,140000"
)
text (MLText
uid 4278,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,138200,73800,139400"
st "
 O
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4271,0
va (VaSet
vasetType 3
)
xt "75000,139000,77000,139000"
pts [
"75000,139000"
"77000,139000"
]
)
start &549
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4275,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,138000,86200,139000"
st "gt_txenc8b10buse_1"
blo "78000,138800"
tm "WireNameMgr"
)
)
on &51
)
*841 (Wire
uid 4279,0
optionalChildren [
*842 (CommentText
uid 4285,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4286,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "72500,139000,77500,141000"
)
text (MLText
uid 4287,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "72700,139200,76400,140400"
st "
 O [7:0]
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4280,0
va (VaSet
vasetType 3
)
xt "75000,140000,77000,140000"
pts [
"75000,140000"
"77000,140000"
]
)
start &550
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4284,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "78000,139000,86100,140000"
st "gt_txbypass8b10b_1"
blo "78000,139800"
tm "WireNameMgr"
)
)
on &52
)
*843 (Wire
uid 4288,0
optionalChildren [
*844 (CommentText
uid 4294,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4295,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "49500,138000,54500,140000"
)
text (MLText
uid 4296,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "49700,138200,50400,139400"
st "
 I
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 4289,0
va (VaSet
vasetType 3
)
xt "45000,139000,47000,139000"
pts [
"45000,139000"
"47000,139000"
]
)
end &552
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4293,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "36000,138000,45100,139000"
st "RX_SIGNAL_DETECT_1"
blo "36000,138800"
tm "WireNameMgr"
)
)
on &208
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *845 (PackageList
uid 4595,0
stg "VerticalLayoutStrategy"
textVec [
*846 (Text
uid 4596,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "1000,156375,7500,157275"
st "Package List"
blo "1000,157075"
)
*847 (MLText
uid 4597,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "1000,157275,17500,160875"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 4598,0
stg "VerticalLayoutStrategy"
textVec [
*848 (Text
uid 4599,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "21000,156375,31000,157275"
st "Compiler Directives"
blo "21000,157075"
)
*849 (Text
uid 4600,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "21000,157275,32500,158175"
st "Pre-module directives:"
blo "21000,157975"
)
*850 (MLText
uid 4601,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,158175,31100,159975"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*851 (Text
uid 4602,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "21000,159975,33000,160875"
st "Post-module directives:"
blo "21000,160675"
)
*852 (MLText
uid 4603,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,156375,21000,156375"
tm "BdCompilerDirectivesTextMgr"
)
*853 (Text
uid 4604,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "21000,160875,32500,161775"
st "End-module directives:"
blo "21000,161575"
)
*854 (MLText
uid 4605,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,161775,21000,161775"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-14100,-11000,93600,151500"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 4605,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*855 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*856 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*857 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-950,0,8950,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*858 (Text
va (VaSet
font "charter,10,1"
)
xt "-450,3050,3450,4350"
st "Library"
blo "-450,4050"
)
*859 (Text
va (VaSet
font "charter,10,1"
)
xt "-450,4350,8450,5650"
st "MWComponent"
blo "-450,5350"
)
*860 (Text
va (VaSet
font "charter,10,1"
)
xt "-450,5650,1650,6950"
st "U_0"
blo "-450,6650"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-7450,1050,-7450,1050"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*861 (Text
va (VaSet
font "charter,10,1"
)
xt "0,3050,3900,4350"
st "Library"
blo "0,4050"
tm "BdLibraryNameMgr"
)
*862 (Text
va (VaSet
font "charter,10,1"
)
xt "0,4350,8000,5650"
st "SaComponent"
blo "0,5350"
tm "CptNameMgr"
)
*863 (Text
va (VaSet
font "charter,10,1"
)
xt "0,5650,2100,6950"
st "U_0"
blo "0,6650"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-7000,1050,-7000,1050"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*864 (Text
va (VaSet
font "charter,10,1"
)
xt "-700,3050,3200,4350"
st "Library"
blo "-700,4050"
)
*865 (Text
va (VaSet
font "charter,10,1"
)
xt "-700,4350,8700,5650"
st "VhdlComponent"
blo "-700,5350"
)
*866 (Text
va (VaSet
font "charter,10,1"
)
xt "-700,5650,1400,6950"
st "U_0"
blo "-700,6650"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-7700,1050,-7700,1050"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1900,0,9900,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*867 (Text
va (VaSet
font "charter,10,1"
)
xt "-1400,3050,2500,4350"
st "Library"
blo "-1400,4050"
)
*868 (Text
va (VaSet
font "charter,10,1"
)
xt "-1400,4350,9400,5650"
st "VerilogComponent"
blo "-1400,5350"
)
*869 (Text
va (VaSet
font "charter,10,1"
)
xt "-1400,5650,700,6950"
st "U_0"
blo "-1400,6650"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-8400,1050,-8400,1050"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*870 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*871 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,1400,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*872 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*873 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*874 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*875 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "clean,10,0"
)
xt "0,750,2000,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "clean,10,0"
)
xt "0,750,2000,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,156375,26500,157275"
st "Declarations"
blo "20000,157075"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,157275,23000,158175"
st "Ports:"
blo "20000,157975"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,261375,24500,262275"
st "Pre User:"
blo "20000,262075"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,262275,48600,281475"
st "
SIGNAL TXLOCK_0 : std_logic; 

SIGNAL RXLOCK_0 : std_logic; 

SIGNAL TXKERR_float0 : std_logic_vector(6 downto 0); 

SIGNAL TXLOCK_1 : std_logic; 

SIGNAL RXLOCK_1 : std_logic; 

SIGNAL TXKERR_float1 : std_logic_vector(6 downto 0); 

SIGNAL gt_txpmareset_0 : std_logic; 

SIGNAL gt_txpmareset_1 : std_logic; 
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,281475,28500,282375"
st "Diagram Signals:"
blo "20000,282175"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,356775,25500,357675"
st "Post User:"
blo "20000,357475"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,156375,20000,156375"
tm "BdDeclarativeTextMgr"
)
)
createCompDecls 0
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 148,0
usingSuid 1
emptyRow *876 (LEmptyRow
)
optionalChildren [
*877 (RefLabelRowHdr
)
*878 (TitleRowHdr
)
*879 (FilterRowHdr
)
*880 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*881 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*882 (GroupColHdr
tm "GroupColHdrMgr"
)
*883 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*884 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*885 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*886 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*887 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*888 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*889 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "COMBUSOUT_1"
t "std_logic_vector"
b "(15 downto 0)"
prec "----------------------------------------------------------------------
  -- Signal declarations for GT11
  ----------------------------------------------------------------------"
preAdd 0
o 1
suid 1,0
)
)
uid 4315,0
)
*890 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "COMBUSOUT_0"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 2,0
)
)
uid 4317,0
)
*891 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GND_BUS"
t "std_logic_vector"
b "(55 downto 0)"
o 3
suid 3,0
)
)
uid 4319,0
)
*892 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXNOTINTABLE_0_INT"
t "std_logic"
o 4
suid 6,0
)
)
uid 4321,0
)
*893 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXSTATUS_0_INT"
t "std_logic_vector"
b "(5 downto 0)"
o 5
suid 7,0
)
)
uid 4323,0
)
*894 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXDATA_0_INT"
t "std_logic_vector"
b "(7 downto 0)"
o 6
suid 8,0
)
)
uid 4325,0
)
*895 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXCHARISK_0_INT"
t "std_logic"
o 7
suid 9,0
)
)
uid 4327,0
)
*896 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXRUNDISP_0_INT"
t "std_logic"
o 8
suid 10,0
)
)
uid 4329,0
)
*897 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXCHARISCOMMA_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 9
suid 11,0
)
)
uid 4331,0
)
*898 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXCHARISK_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 10
suid 12,0
)
)
uid 4333,0
)
*899 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXDATA_float0"
t "std_logic_vector"
b "(55 downto 0)"
o 11
suid 13,0
)
)
uid 4335,0
)
*900 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXDISPERR_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 12
suid 14,0
)
)
uid 4337,0
)
*901 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXNOTINTABLE_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 13
suid 15,0
)
)
uid 4339,0
)
*902 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXRUNDISP_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 14
suid 16,0
)
)
uid 4341,0
)
*903 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TXRUNDISP_float0"
t "std_logic_vector"
b "(6 downto 0)"
o 15
suid 18,0
)
)
uid 4343,0
)
*904 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXNOTINTABLE_1_INT"
t "std_logic"
o 16
suid 21,0
)
)
uid 4345,0
)
*905 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXSTATUS_1_INT"
t "std_logic_vector"
b "(5 downto 0)"
o 17
suid 22,0
)
)
uid 4347,0
)
*906 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXDATA_1_INT"
t "std_logic_vector"
b "(7 downto 0)"
o 18
suid 23,0
)
)
uid 4349,0
)
*907 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXCHARISK_1_INT"
t "std_logic"
o 19
suid 24,0
)
)
uid 4351,0
)
*908 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXRUNDISP_1_INT"
t "std_logic"
o 20
suid 25,0
)
)
uid 4353,0
)
*909 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXCHARISCOMMA_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 21
suid 26,0
)
)
uid 4355,0
)
*910 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXCHARISK_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 22
suid 27,0
)
)
uid 4357,0
)
*911 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXDATA_float1"
t "std_logic_vector"
b "(55 downto 0)"
o 23
suid 28,0
)
)
uid 4359,0
)
*912 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXDISPERR_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 24
suid 29,0
)
)
uid 4361,0
)
*913 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXNOTINTABLE_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 25
suid 30,0
)
)
uid 4363,0
)
*914 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RXRUNDISP_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 26
suid 31,0
)
)
uid 4365,0
)
*915 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TXRUNDISP_float1"
t "std_logic_vector"
b "(6 downto 0)"
o 27
suid 33,0
)
)
uid 4367,0
)
*916 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CAL_BLOCK_RESET"
t "std_logic"
prec "---------------------------------------------------------------------
   -- Signal Declarations for GT11 <=> Calibration block
   ---------------------------------------------------------------------"
preAdd 0
o 28
suid 34,0
)
)
uid 4369,0
)
*917 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_do_0"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- GT11 connected to EMAC0"
preAdd 0
o 29
suid 35,0
)
)
uid 4371,0
)
*918 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_di_0"
t "std_logic_vector"
b "(15 downto 0)"
o 30
suid 36,0
)
)
uid 4373,0
)
*919 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_daddr_0"
t "std_logic_vector"
b "(7 downto 0)"
o 31
suid 37,0
)
)
uid 4375,0
)
*920 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_den_0"
t "std_logic"
o 32
suid 38,0
)
)
uid 4377,0
)
*921 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_dwe_0"
t "std_logic"
o 33
suid 39,0
)
)
uid 4379,0
)
*922 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_drdy_0"
t "std_logic"
o 34
suid 40,0
)
)
uid 4381,0
)
*923 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_rxlock_0"
t "std_logic"
o 35
suid 41,0
)
)
uid 4383,0
)
*924 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_txlock_0"
t "std_logic"
o 36
suid 43,0
)
)
uid 4385,0
)
*925 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_loopback_0"
t "std_logic_vector"
b "(1 downto 0)"
o 37
suid 44,0
)
)
uid 4387,0
)
*926 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_txenc8b10buse_0"
t "std_logic"
o 38
suid 45,0
)
)
uid 4389,0
)
*927 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_txbypass8b10b_0"
t "std_logic_vector"
b "(7 downto 0)"
o 39
suid 46,0
)
)
uid 4391,0
)
*928 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_txoutclk1_0"
t "std_logic"
o 40
suid 47,0
)
)
uid 4393,0
)
*929 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_rxrecclk2_0"
t "std_logic"
o 41
suid 48,0
)
)
uid 4395,0
)
*930 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_do_1"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- GT11 connected to EMAC1"
preAdd 0
o 42
suid 49,0
)
)
uid 4397,0
)
*931 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_di_1"
t "std_logic_vector"
b "(15 downto 0)"
o 43
suid 50,0
)
)
uid 4399,0
)
*932 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_daddr_1"
t "std_logic_vector"
b "(7 downto 0)"
o 44
suid 51,0
)
)
uid 4401,0
)
*933 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_den_1"
t "std_logic"
o 45
suid 52,0
)
)
uid 4403,0
)
*934 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_dwe_1"
t "std_logic"
o 46
suid 53,0
)
)
uid 4405,0
)
*935 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_drdy_1"
t "std_logic"
o 47
suid 54,0
)
)
uid 4407,0
)
*936 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_rxlock_1"
t "std_logic"
o 48
suid 55,0
)
)
uid 4409,0
)
*937 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_txlock_1"
t "std_logic"
o 49
suid 57,0
)
)
uid 4411,0
)
*938 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_loopback_1"
t "std_logic_vector"
b "(1 downto 0)"
o 50
suid 58,0
)
)
uid 4413,0
)
*939 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_txenc8b10buse_1"
t "std_logic"
o 51
suid 59,0
)
)
uid 4415,0
)
*940 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_txbypass8b10b_1"
t "std_logic_vector"
b "(7 downto 0)"
o 52
suid 60,0
)
)
uid 4417,0
)
*941 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_txoutclk1_1"
t "std_logic"
o 53
suid 61,0
)
)
uid 4419,0
)
*942 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt_rxrecclk2_1"
t "std_logic"
o 54
suid 62,0
)
)
uid 4421,0
)
*943 (LeafLogPort
port (LogicalPort
decl (Decl
n "ENMCOMMAALIGN_0"
t "std_logic"
o 55
suid 63,0
)
)
uid 4423,0
)
*944 (LeafLogPort
port (LogicalPort
decl (Decl
n "ENPCOMMAALIGN_0"
t "std_logic"
o 56
suid 64,0
)
)
uid 4425,0
)
*945 (LeafLogPort
port (LogicalPort
decl (Decl
n "LOOPBACK_0"
t "std_logic_vector"
b "(1 downto 0)"
o 57
suid 65,0
)
)
uid 4427,0
)
*946 (LeafLogPort
port (LogicalPort
decl (Decl
n "REFCLK1_0"
t "std_logic"
o 58
suid 66,0
)
)
uid 4429,0
)
*947 (LeafLogPort
port (LogicalPort
decl (Decl
n "REFCLK2_0"
t "std_logic"
o 59
suid 67,0
)
)
uid 4431,0
)
*948 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXUSRCLK_0"
t "std_logic"
o 60
suid 68,0
)
)
uid 4433,0
)
*949 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXUSRCLK2_0"
t "std_logic"
o 61
suid 69,0
)
)
uid 4435,0
)
*950 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXRESET_0"
t "std_logic"
o 62
suid 70,0
)
)
uid 4437,0
)
*951 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXPMARESET0"
t "std_logic"
o 63
suid 71,0
)
)
uid 4439,0
)
*952 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXCHARDISPMODE_0"
t "std_logic"
o 64
suid 72,0
)
)
uid 4441,0
)
*953 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXCHARDISPVAL_0"
t "std_logic"
o 65
suid 73,0
)
)
uid 4443,0
)
*954 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXCHARISK_0"
t "std_logic"
o 66
suid 74,0
)
)
uid 4445,0
)
*955 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXDATA_0"
t "std_logic_vector"
b "(7 downto 0)"
o 67
suid 75,0
)
)
uid 4447,0
)
*956 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXUSRCLK_0"
t "std_logic"
o 68
suid 76,0
)
)
uid 4449,0
)
*957 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXUSRCLK2_0"
t "std_logic"
o 69
suid 77,0
)
)
uid 4451,0
)
*958 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXRESET_0"
t "std_logic"
o 70
suid 78,0
)
)
uid 4453,0
)
*959 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DO_0"
t "std_logic_vector"
b "(15 downto 0)"
o 71
suid 79,0
)
)
uid 4455,0
)
*960 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DRDY_0"
t "std_logic"
o 72
suid 80,0
)
)
uid 4457,0
)
*961 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXBUFERR_0"
t "std_logic"
o 73
suid 81,0
)
)
uid 4459,0
)
*962 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXCHARISCOMMA_0"
t "std_logic"
o 74
suid 82,0
)
)
uid 4461,0
)
*963 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXCHARISK_0"
t "std_logic"
o 75
suid 83,0
)
)
uid 4463,0
)
*964 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXCLKCORCNT_0"
t "std_logic_vector"
b "(2 downto 0)"
o 76
suid 84,0
)
)
uid 4465,0
)
*965 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXCOMMADET_0"
t "std_logic"
o 77
suid 85,0
)
)
uid 4467,0
)
*966 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXDATA_0"
t "std_logic_vector"
b "(7 downto 0)"
o 78
suid 86,0
)
)
uid 4469,0
)
*967 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXDISPERR_0"
t "std_logic"
o 79
suid 87,0
)
)
uid 4471,0
)
*968 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXNOTINTABLE_0"
t "std_logic"
o 80
suid 88,0
)
)
uid 4473,0
)
*969 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXREALIGN_0"
t "std_logic"
o 81
suid 89,0
)
)
uid 4475,0
)
*970 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXRECCLK1_0"
t "std_logic"
o 82
suid 90,0
)
)
uid 4477,0
)
*971 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXRUNDISP_0"
t "std_logic"
o 83
suid 91,0
)
)
uid 4479,0
)
*972 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXSTATUS_0"
t "std_logic_vector"
b "(5 downto 0)"
o 84
suid 92,0
)
)
uid 4481,0
)
*973 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXBUFERR_0"
t "std_logic"
o 85
suid 93,0
)
)
uid 4483,0
)
*974 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TX_PLLLOCK_0"
t "std_logic"
o 86
suid 94,0
)
)
uid 4485,0
)
*975 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_PLLLOCK_0"
t "std_logic"
o 87
suid 95,0
)
)
uid 4487,0
)
*976 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXOUTCLK1_0"
t "std_logic"
o 88
suid 96,0
)
)
uid 4489,0
)
*977 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXRUNDISP_0"
t "std_logic"
o 89
suid 97,0
)
)
uid 4491,0
)
*978 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX_SIGNAL_DETECT_0"
t "std_logic"
o 90
suid 98,0
)
)
uid 4493,0
)
*979 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TX1N_0"
t "std_logic"
o 91
suid 99,0
)
)
uid 4495,0
)
*980 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TX1P_0"
t "std_logic"
o 92
suid 100,0
)
)
uid 4497,0
)
*981 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX1N_0"
t "std_logic"
o 93
suid 101,0
)
)
uid 4499,0
)
*982 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX1P_0"
t "std_logic"
o 94
suid 102,0
)
)
uid 4501,0
)
*983 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXSYNC_0"
t "std_logic"
o 95
suid 103,0
)
)
uid 4503,0
)
*984 (LeafLogPort
port (LogicalPort
decl (Decl
n "ENMCOMMAALIGN_1"
t "std_logic"
o 96
suid 104,0
)
)
uid 4505,0
)
*985 (LeafLogPort
port (LogicalPort
decl (Decl
n "ENPCOMMAALIGN_1"
t "std_logic"
o 97
suid 105,0
)
)
uid 4507,0
)
*986 (LeafLogPort
port (LogicalPort
decl (Decl
n "LOOPBACK_1"
t "std_logic_vector"
b "(1 downto 0)"
o 98
suid 106,0
)
)
uid 4509,0
)
*987 (LeafLogPort
port (LogicalPort
decl (Decl
n "REFCLK1_1"
t "std_logic"
o 99
suid 107,0
)
)
uid 4511,0
)
*988 (LeafLogPort
port (LogicalPort
decl (Decl
n "REFCLK2_1"
t "std_logic"
o 100
suid 108,0
)
)
uid 4513,0
)
*989 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXUSRCLK_1"
t "std_logic"
o 101
suid 109,0
)
)
uid 4515,0
)
*990 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXUSRCLK2_1"
t "std_logic"
o 102
suid 110,0
)
)
uid 4517,0
)
*991 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXRESET_1"
t "std_logic"
o 103
suid 111,0
)
)
uid 4519,0
)
*992 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXPMARESET1"
t "std_logic"
o 104
suid 112,0
)
)
uid 4521,0
)
*993 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXCHARDISPMODE_1"
t "std_logic"
o 105
suid 113,0
)
)
uid 4523,0
)
*994 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXCHARDISPVAL_1"
t "std_logic"
o 106
suid 114,0
)
)
uid 4525,0
)
*995 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXCHARISK_1"
t "std_logic"
o 107
suid 115,0
)
)
uid 4527,0
)
*996 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXDATA_1"
t "std_logic_vector"
b "(7 downto 0)"
o 108
suid 116,0
)
)
uid 4529,0
)
*997 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXUSRCLK_1"
t "std_logic"
o 109
suid 117,0
)
)
uid 4531,0
)
*998 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXUSRCLK2_1"
t "std_logic"
o 110
suid 118,0
)
)
uid 4533,0
)
*999 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXRESET_1"
t "std_logic"
o 111
suid 119,0
)
)
uid 4535,0
)
*1000 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DO_1"
t "std_logic_vector"
b "(15 downto 0)"
o 112
suid 120,0
)
)
uid 4537,0
)
*1001 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DRDY_1"
t "std_logic"
o 113
suid 121,0
)
)
uid 4539,0
)
*1002 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXBUFERR_1"
t "std_logic"
o 114
suid 122,0
)
)
uid 4541,0
)
*1003 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXCHARISCOMMA_1"
t "std_logic"
o 115
suid 123,0
)
)
uid 4543,0
)
*1004 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXCHARISK_1"
t "std_logic"
o 116
suid 124,0
)
)
uid 4545,0
)
*1005 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXCLKCORCNT_1"
t "std_logic_vector"
b "(2 downto 0)"
o 117
suid 125,0
)
)
uid 4547,0
)
*1006 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXCOMMADET_1"
t "std_logic"
o 118
suid 126,0
)
)
uid 4549,0
)
*1007 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXDATA_1"
t "std_logic_vector"
b "(7 downto 0)"
o 119
suid 127,0
)
)
uid 4551,0
)
*1008 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXDISPERR_1"
t "std_logic"
o 120
suid 128,0
)
)
uid 4553,0
)
*1009 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXNOTINTABLE_1"
t "std_logic"
o 121
suid 129,0
)
)
uid 4555,0
)
*1010 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXREALIGN_1"
t "std_logic"
o 122
suid 130,0
)
)
uid 4557,0
)
*1011 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXRECCLK1_1"
t "std_logic"
o 123
suid 131,0
)
)
uid 4559,0
)
*1012 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXRUNDISP_1"
t "std_logic"
o 124
suid 132,0
)
)
uid 4561,0
)
*1013 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RXSTATUS_1"
t "std_logic_vector"
b "(5 downto 0)"
o 125
suid 133,0
)
)
uid 4563,0
)
*1014 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXBUFERR_1"
t "std_logic"
o 126
suid 134,0
)
)
uid 4565,0
)
*1015 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TX_PLLLOCK_1"
t "std_logic"
o 127
suid 135,0
)
)
uid 4567,0
)
*1016 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RX_PLLLOCK_1"
t "std_logic"
o 128
suid 136,0
)
)
uid 4569,0
)
*1017 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXOUTCLK1_1"
t "std_logic"
o 129
suid 137,0
)
)
uid 4571,0
)
*1018 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXRUNDISP_1"
t "std_logic"
o 130
suid 138,0
)
)
uid 4573,0
)
*1019 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX_SIGNAL_DETECT_1"
t "std_logic"
o 131
suid 139,0
)
)
uid 4575,0
)
*1020 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TX1N_1"
t "std_logic"
o 132
suid 140,0
)
)
uid 4577,0
)
*1021 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TX1P_1"
t "std_logic"
o 133
suid 141,0
)
)
uid 4579,0
)
*1022 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX1N_1"
t "std_logic"
o 134
suid 142,0
)
)
uid 4581,0
)
*1023 (LeafLogPort
port (LogicalPort
decl (Decl
n "RX1P_1"
t "std_logic"
o 135
suid 143,0
)
)
uid 4583,0
)
*1024 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXSYNC_1"
t "std_logic"
o 136
suid 144,0
)
)
uid 4585,0
)
*1025 (LeafLogPort
port (LogicalPort
decl (Decl
n "PMARESET_TX0"
t "std_logic"
o 137
suid 145,0
)
)
uid 4587,0
)
*1026 (LeafLogPort
port (LogicalPort
decl (Decl
n "PMARESET_TX1"
t "std_logic"
o 138
suid 146,0
)
)
uid 4589,0
)
*1027 (LeafLogPort
port (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
o 139
suid 147,0
)
)
uid 4591,0
)
*1028 (LeafLogPort
port (LogicalPort
decl (Decl
n "DCM_LOCKED"
t "std_logic"
o 140
suid 148,0
)
)
uid 4593,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*1029 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1030 (MRCItem
litem &876
pos 3
dimension 20
)
optionalChildren [
*1031 (MRCItem
litem &877
pos 0
dimension 20
)
*1032 (MRCItem
litem &878
pos 1
dimension 23
)
*1033 (MRCItem
litem &879
pos 2
hidden 1
dimension 20
)
*1034 (MRCItem
litem &889
pos 0
dimension 20
uid 4316,0
)
*1035 (MRCItem
litem &890
pos 1
dimension 20
uid 4318,0
)
*1036 (MRCItem
litem &891
pos 2
dimension 20
uid 4320,0
)
*1037 (MRCItem
litem &892
pos 3
dimension 20
uid 4322,0
)
*1038 (MRCItem
litem &893
pos 4
dimension 20
uid 4324,0
)
*1039 (MRCItem
litem &894
pos 5
dimension 20
uid 4326,0
)
*1040 (MRCItem
litem &895
pos 6
dimension 20
uid 4328,0
)
*1041 (MRCItem
litem &896
pos 7
dimension 20
uid 4330,0
)
*1042 (MRCItem
litem &897
pos 8
dimension 20
uid 4332,0
)
*1043 (MRCItem
litem &898
pos 9
dimension 20
uid 4334,0
)
*1044 (MRCItem
litem &899
pos 10
dimension 20
uid 4336,0
)
*1045 (MRCItem
litem &900
pos 11
dimension 20
uid 4338,0
)
*1046 (MRCItem
litem &901
pos 12
dimension 20
uid 4340,0
)
*1047 (MRCItem
litem &902
pos 13
dimension 20
uid 4342,0
)
*1048 (MRCItem
litem &903
pos 14
dimension 20
uid 4344,0
)
*1049 (MRCItem
litem &904
pos 15
dimension 20
uid 4346,0
)
*1050 (MRCItem
litem &905
pos 16
dimension 20
uid 4348,0
)
*1051 (MRCItem
litem &906
pos 17
dimension 20
uid 4350,0
)
*1052 (MRCItem
litem &907
pos 18
dimension 20
uid 4352,0
)
*1053 (MRCItem
litem &908
pos 19
dimension 20
uid 4354,0
)
*1054 (MRCItem
litem &909
pos 20
dimension 20
uid 4356,0
)
*1055 (MRCItem
litem &910
pos 21
dimension 20
uid 4358,0
)
*1056 (MRCItem
litem &911
pos 22
dimension 20
uid 4360,0
)
*1057 (MRCItem
litem &912
pos 23
dimension 20
uid 4362,0
)
*1058 (MRCItem
litem &913
pos 24
dimension 20
uid 4364,0
)
*1059 (MRCItem
litem &914
pos 25
dimension 20
uid 4366,0
)
*1060 (MRCItem
litem &915
pos 26
dimension 20
uid 4368,0
)
*1061 (MRCItem
litem &916
pos 27
dimension 20
uid 4370,0
)
*1062 (MRCItem
litem &917
pos 28
dimension 20
uid 4372,0
)
*1063 (MRCItem
litem &918
pos 29
dimension 20
uid 4374,0
)
*1064 (MRCItem
litem &919
pos 30
dimension 20
uid 4376,0
)
*1065 (MRCItem
litem &920
pos 31
dimension 20
uid 4378,0
)
*1066 (MRCItem
litem &921
pos 32
dimension 20
uid 4380,0
)
*1067 (MRCItem
litem &922
pos 33
dimension 20
uid 4382,0
)
*1068 (MRCItem
litem &923
pos 34
dimension 20
uid 4384,0
)
*1069 (MRCItem
litem &924
pos 35
dimension 20
uid 4386,0
)
*1070 (MRCItem
litem &925
pos 36
dimension 20
uid 4388,0
)
*1071 (MRCItem
litem &926
pos 37
dimension 20
uid 4390,0
)
*1072 (MRCItem
litem &927
pos 38
dimension 20
uid 4392,0
)
*1073 (MRCItem
litem &928
pos 39
dimension 20
uid 4394,0
)
*1074 (MRCItem
litem &929
pos 40
dimension 20
uid 4396,0
)
*1075 (MRCItem
litem &930
pos 41
dimension 20
uid 4398,0
)
*1076 (MRCItem
litem &931
pos 42
dimension 20
uid 4400,0
)
*1077 (MRCItem
litem &932
pos 43
dimension 20
uid 4402,0
)
*1078 (MRCItem
litem &933
pos 44
dimension 20
uid 4404,0
)
*1079 (MRCItem
litem &934
pos 45
dimension 20
uid 4406,0
)
*1080 (MRCItem
litem &935
pos 46
dimension 20
uid 4408,0
)
*1081 (MRCItem
litem &936
pos 47
dimension 20
uid 4410,0
)
*1082 (MRCItem
litem &937
pos 48
dimension 20
uid 4412,0
)
*1083 (MRCItem
litem &938
pos 49
dimension 20
uid 4414,0
)
*1084 (MRCItem
litem &939
pos 50
dimension 20
uid 4416,0
)
*1085 (MRCItem
litem &940
pos 51
dimension 20
uid 4418,0
)
*1086 (MRCItem
litem &941
pos 52
dimension 20
uid 4420,0
)
*1087 (MRCItem
litem &942
pos 53
dimension 20
uid 4422,0
)
*1088 (MRCItem
litem &943
pos 54
dimension 20
uid 4424,0
)
*1089 (MRCItem
litem &944
pos 55
dimension 20
uid 4426,0
)
*1090 (MRCItem
litem &945
pos 56
dimension 20
uid 4428,0
)
*1091 (MRCItem
litem &946
pos 57
dimension 20
uid 4430,0
)
*1092 (MRCItem
litem &947
pos 58
dimension 20
uid 4432,0
)
*1093 (MRCItem
litem &948
pos 59
dimension 20
uid 4434,0
)
*1094 (MRCItem
litem &949
pos 60
dimension 20
uid 4436,0
)
*1095 (MRCItem
litem &950
pos 61
dimension 20
uid 4438,0
)
*1096 (MRCItem
litem &951
pos 62
dimension 20
uid 4440,0
)
*1097 (MRCItem
litem &952
pos 63
dimension 20
uid 4442,0
)
*1098 (MRCItem
litem &953
pos 64
dimension 20
uid 4444,0
)
*1099 (MRCItem
litem &954
pos 65
dimension 20
uid 4446,0
)
*1100 (MRCItem
litem &955
pos 66
dimension 20
uid 4448,0
)
*1101 (MRCItem
litem &956
pos 67
dimension 20
uid 4450,0
)
*1102 (MRCItem
litem &957
pos 68
dimension 20
uid 4452,0
)
*1103 (MRCItem
litem &958
pos 69
dimension 20
uid 4454,0
)
*1104 (MRCItem
litem &959
pos 70
dimension 20
uid 4456,0
)
*1105 (MRCItem
litem &960
pos 71
dimension 20
uid 4458,0
)
*1106 (MRCItem
litem &961
pos 72
dimension 20
uid 4460,0
)
*1107 (MRCItem
litem &962
pos 73
dimension 20
uid 4462,0
)
*1108 (MRCItem
litem &963
pos 74
dimension 20
uid 4464,0
)
*1109 (MRCItem
litem &964
pos 75
dimension 20
uid 4466,0
)
*1110 (MRCItem
litem &965
pos 76
dimension 20
uid 4468,0
)
*1111 (MRCItem
litem &966
pos 77
dimension 20
uid 4470,0
)
*1112 (MRCItem
litem &967
pos 78
dimension 20
uid 4472,0
)
*1113 (MRCItem
litem &968
pos 79
dimension 20
uid 4474,0
)
*1114 (MRCItem
litem &969
pos 80
dimension 20
uid 4476,0
)
*1115 (MRCItem
litem &970
pos 81
dimension 20
uid 4478,0
)
*1116 (MRCItem
litem &971
pos 82
dimension 20
uid 4480,0
)
*1117 (MRCItem
litem &972
pos 83
dimension 20
uid 4482,0
)
*1118 (MRCItem
litem &973
pos 84
dimension 20
uid 4484,0
)
*1119 (MRCItem
litem &974
pos 85
dimension 20
uid 4486,0
)
*1120 (MRCItem
litem &975
pos 86
dimension 20
uid 4488,0
)
*1121 (MRCItem
litem &976
pos 87
dimension 20
uid 4490,0
)
*1122 (MRCItem
litem &977
pos 88
dimension 20
uid 4492,0
)
*1123 (MRCItem
litem &978
pos 89
dimension 20
uid 4494,0
)
*1124 (MRCItem
litem &979
pos 90
dimension 20
uid 4496,0
)
*1125 (MRCItem
litem &980
pos 91
dimension 20
uid 4498,0
)
*1126 (MRCItem
litem &981
pos 92
dimension 20
uid 4500,0
)
*1127 (MRCItem
litem &982
pos 93
dimension 20
uid 4502,0
)
*1128 (MRCItem
litem &983
pos 94
dimension 20
uid 4504,0
)
*1129 (MRCItem
litem &984
pos 95
dimension 20
uid 4506,0
)
*1130 (MRCItem
litem &985
pos 96
dimension 20
uid 4508,0
)
*1131 (MRCItem
litem &986
pos 97
dimension 20
uid 4510,0
)
*1132 (MRCItem
litem &987
pos 98
dimension 20
uid 4512,0
)
*1133 (MRCItem
litem &988
pos 99
dimension 20
uid 4514,0
)
*1134 (MRCItem
litem &989
pos 100
dimension 20
uid 4516,0
)
*1135 (MRCItem
litem &990
pos 101
dimension 20
uid 4518,0
)
*1136 (MRCItem
litem &991
pos 102
dimension 20
uid 4520,0
)
*1137 (MRCItem
litem &992
pos 103
dimension 20
uid 4522,0
)
*1138 (MRCItem
litem &993
pos 104
dimension 20
uid 4524,0
)
*1139 (MRCItem
litem &994
pos 105
dimension 20
uid 4526,0
)
*1140 (MRCItem
litem &995
pos 106
dimension 20
uid 4528,0
)
*1141 (MRCItem
litem &996
pos 107
dimension 20
uid 4530,0
)
*1142 (MRCItem
litem &997
pos 108
dimension 20
uid 4532,0
)
*1143 (MRCItem
litem &998
pos 109
dimension 20
uid 4534,0
)
*1144 (MRCItem
litem &999
pos 110
dimension 20
uid 4536,0
)
*1145 (MRCItem
litem &1000
pos 111
dimension 20
uid 4538,0
)
*1146 (MRCItem
litem &1001
pos 112
dimension 20
uid 4540,0
)
*1147 (MRCItem
litem &1002
pos 113
dimension 20
uid 4542,0
)
*1148 (MRCItem
litem &1003
pos 114
dimension 20
uid 4544,0
)
*1149 (MRCItem
litem &1004
pos 115
dimension 20
uid 4546,0
)
*1150 (MRCItem
litem &1005
pos 116
dimension 20
uid 4548,0
)
*1151 (MRCItem
litem &1006
pos 117
dimension 20
uid 4550,0
)
*1152 (MRCItem
litem &1007
pos 118
dimension 20
uid 4552,0
)
*1153 (MRCItem
litem &1008
pos 119
dimension 20
uid 4554,0
)
*1154 (MRCItem
litem &1009
pos 120
dimension 20
uid 4556,0
)
*1155 (MRCItem
litem &1010
pos 121
dimension 20
uid 4558,0
)
*1156 (MRCItem
litem &1011
pos 122
dimension 20
uid 4560,0
)
*1157 (MRCItem
litem &1012
pos 123
dimension 20
uid 4562,0
)
*1158 (MRCItem
litem &1013
pos 124
dimension 20
uid 4564,0
)
*1159 (MRCItem
litem &1014
pos 125
dimension 20
uid 4566,0
)
*1160 (MRCItem
litem &1015
pos 126
dimension 20
uid 4568,0
)
*1161 (MRCItem
litem &1016
pos 127
dimension 20
uid 4570,0
)
*1162 (MRCItem
litem &1017
pos 128
dimension 20
uid 4572,0
)
*1163 (MRCItem
litem &1018
pos 129
dimension 20
uid 4574,0
)
*1164 (MRCItem
litem &1019
pos 130
dimension 20
uid 4576,0
)
*1165 (MRCItem
litem &1020
pos 131
dimension 20
uid 4578,0
)
*1166 (MRCItem
litem &1021
pos 132
dimension 20
uid 4580,0
)
*1167 (MRCItem
litem &1022
pos 133
dimension 20
uid 4582,0
)
*1168 (MRCItem
litem &1023
pos 134
dimension 20
uid 4584,0
)
*1169 (MRCItem
litem &1024
pos 135
dimension 20
uid 4586,0
)
*1170 (MRCItem
litem &1025
pos 136
dimension 20
uid 4588,0
)
*1171 (MRCItem
litem &1026
pos 137
dimension 20
uid 4590,0
)
*1172 (MRCItem
litem &1027
pos 138
dimension 20
uid 4592,0
)
*1173 (MRCItem
litem &1028
pos 139
dimension 20
uid 4594,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*1174 (MRCItem
litem &880
pos 0
dimension 20
)
*1175 (MRCItem
litem &882
pos 1
dimension 50
)
*1176 (MRCItem
litem &883
pos 2
dimension 100
)
*1177 (MRCItem
litem &884
pos 3
dimension 50
)
*1178 (MRCItem
litem &885
pos 4
dimension 100
)
*1179 (MRCItem
litem &886
pos 5
dimension 100
)
*1180 (MRCItem
litem &887
pos 6
dimension 50
)
*1181 (MRCItem
litem &888
pos 7
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1182 (LEmptyRow
)
optionalChildren [
*1183 (RefLabelRowHdr
)
*1184 (TitleRowHdr
)
*1185 (FilterRowHdr
)
*1186 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1187 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1188 (GroupColHdr
tm "GroupColHdrMgr"
)
*1189 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1190 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1191 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1192 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1193 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*1194 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1195 (MRCItem
litem &1182
pos 3
dimension 20
)
optionalChildren [
*1196 (MRCItem
litem &1183
pos 0
dimension 20
)
*1197 (MRCItem
litem &1184
pos 1
dimension 23
)
*1198 (MRCItem
litem &1185
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*1199 (MRCItem
litem &1186
pos 0
dimension 20
)
*1200 (MRCItem
litem &1188
pos 1
dimension 50
)
*1201 (MRCItem
litem &1189
pos 2
dimension 100
)
*1202 (MRCItem
litem &1190
pos 3
dimension 100
)
*1203 (MRCItem
litem &1191
pos 4
dimension 50
)
*1204 (MRCItem
litem &1192
pos 5
dimension 50
)
*1205 (MRCItem
litem &1193
pos 6
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
