Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 28 18:37:32 2021
| Host         : Senans-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_top_module_timing_summary_routed.rpt -pb calculator_top_module_timing_summary_routed.pb -rpx calculator_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.974        0.000                      0                  417        0.140        0.000                      0                  417        4.500        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.974        0.000                      0                  334        0.140        0.000                      0                  334        4.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.731        0.000                      0                   83        0.489        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 5.567ns (69.424%)  route 2.452ns (30.576%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  number_in_module/first_ff_reg[8]/Q
                         net (fo=7, routed)           0.795     6.289    operations/result_nxt0_0[8]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      4.016    10.305 r  operations/result_nxt0/P[9]
                         net (fo=1, routed)           0.911    11.217    number_in_module/P[9]
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  number_in_module/result_ff[11]_i_12/O
                         net (fo=1, routed)           0.745    12.086    number_in_module/result_ff[11]_i_12_n_0
    SLICE_X53Y27         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  number_in_module/result_ff[11]_i_8/O
                         net (fo=1, routed)           0.000    12.210    subtractor_db/result_ff_reg[11][1]
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.760 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.094 r  subtractor_db/result_ff_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.094    operations/result_ff_reg[15]_1[13]
    SLICE_X53Y28         FDCE                                         r  operations/result_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    operations/CLK
    SLICE_X53Y28         FDCE                                         r  operations/result_ff_reg[13]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDCE (Setup_fdce_C_D)        0.062    15.068    operations/result_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 5.546ns (69.344%)  route 2.452ns (30.656%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  number_in_module/first_ff_reg[8]/Q
                         net (fo=7, routed)           0.795     6.289    operations/result_nxt0_0[8]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      4.016    10.305 r  operations/result_nxt0/P[9]
                         net (fo=1, routed)           0.911    11.217    number_in_module/P[9]
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  number_in_module/result_ff[11]_i_12/O
                         net (fo=1, routed)           0.745    12.086    number_in_module/result_ff[11]_i_12_n_0
    SLICE_X53Y27         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  number_in_module/result_ff[11]_i_8/O
                         net (fo=1, routed)           0.000    12.210    subtractor_db/result_ff_reg[11][1]
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.760 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.073 r  subtractor_db/result_ff_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.073    operations/result_ff_reg[15]_1[15]
    SLICE_X53Y28         FDCE                                         r  operations/result_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    operations/CLK
    SLICE_X53Y28         FDCE                                         r  operations/result_ff_reg[15]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDCE (Setup_fdce_C_D)        0.062    15.068    operations/result_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 5.472ns (69.057%)  route 2.452ns (30.943%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  number_in_module/first_ff_reg[8]/Q
                         net (fo=7, routed)           0.795     6.289    operations/result_nxt0_0[8]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      4.016    10.305 r  operations/result_nxt0/P[9]
                         net (fo=1, routed)           0.911    11.217    number_in_module/P[9]
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  number_in_module/result_ff[11]_i_12/O
                         net (fo=1, routed)           0.745    12.086    number_in_module/result_ff[11]_i_12_n_0
    SLICE_X53Y27         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  number_in_module/result_ff[11]_i_8/O
                         net (fo=1, routed)           0.000    12.210    subtractor_db/result_ff_reg[11][1]
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.760 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.999 r  subtractor_db/result_ff_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.999    operations/result_ff_reg[15]_1[14]
    SLICE_X53Y28         FDCE                                         r  operations/result_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    operations/CLK
    SLICE_X53Y28         FDCE                                         r  operations/result_ff_reg[14]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDCE (Setup_fdce_C_D)        0.062    15.068    operations/result_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 5.456ns (68.995%)  route 2.452ns (31.005%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  number_in_module/first_ff_reg[8]/Q
                         net (fo=7, routed)           0.795     6.289    operations/result_nxt0_0[8]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      4.016    10.305 r  operations/result_nxt0/P[9]
                         net (fo=1, routed)           0.911    11.217    number_in_module/P[9]
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.341 r  number_in_module/result_ff[11]_i_12/O
                         net (fo=1, routed)           0.745    12.086    number_in_module/result_ff[11]_i_12_n_0
    SLICE_X53Y27         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  number_in_module/result_ff[11]_i_8/O
                         net (fo=1, routed)           0.000    12.210    subtractor_db/result_ff_reg[11][1]
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.760 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.760    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.983 r  subtractor_db/result_ff_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.983    operations/result_ff_reg[15]_1[12]
    SLICE_X53Y28         FDCE                                         r  operations/result_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    operations/CLK
    SLICE_X53Y28         FDCE                                         r  operations/result_ff_reg[12]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDCE (Setup_fdce_C_D)        0.062    15.068    operations/result_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -12.983    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 5.529ns (70.020%)  route 2.367ns (29.980%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  number_in_module/first_ff_reg[8]/Q
                         net (fo=7, routed)           0.795     6.289    operations/result_nxt0_0[8]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      4.016    10.305 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.736    11.042    number_in_module/P[2]
    SLICE_X55Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.166 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.836    12.002    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.124    12.126 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    12.126    subtractor_db/S[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.524 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  subtractor_db/result_ff_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.972    operations/result_ff_reg[15]_1[9]
    SLICE_X53Y27         FDCE                                         r  operations/result_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.438    14.779    operations/CLK
    SLICE_X53Y27         FDCE                                         r  operations/result_ff_reg[9]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDCE (Setup_fdce_C_D)        0.062    15.066    operations/result_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -12.972    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 5.508ns (69.940%)  route 2.367ns (30.060%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  number_in_module/first_ff_reg[8]/Q
                         net (fo=7, routed)           0.795     6.289    operations/result_nxt0_0[8]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      4.016    10.305 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.736    11.042    number_in_module/P[2]
    SLICE_X55Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.166 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.836    12.002    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.124    12.126 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    12.126    subtractor_db/S[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.524 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.951 r  subtractor_db/result_ff_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.951    operations/result_ff_reg[15]_1[11]
    SLICE_X53Y27         FDCE                                         r  operations/result_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.438    14.779    operations/CLK
    SLICE_X53Y27         FDCE                                         r  operations/result_ff_reg[11]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDCE (Setup_fdce_C_D)        0.062    15.066    operations/result_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 5.434ns (69.655%)  route 2.367ns (30.345%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  number_in_module/first_ff_reg[8]/Q
                         net (fo=7, routed)           0.795     6.289    operations/result_nxt0_0[8]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      4.016    10.305 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.736    11.042    number_in_module/P[2]
    SLICE_X55Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.166 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.836    12.002    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.124    12.126 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    12.126    subtractor_db/S[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.524 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.877 r  subtractor_db/result_ff_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.877    operations/result_ff_reg[15]_1[10]
    SLICE_X53Y27         FDCE                                         r  operations/result_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.438    14.779    operations/CLK
    SLICE_X53Y27         FDCE                                         r  operations/result_ff_reg[10]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDCE (Setup_fdce_C_D)        0.062    15.066    operations/result_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 5.418ns (69.592%)  route 2.367ns (30.408%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  number_in_module/first_ff_reg[8]/Q
                         net (fo=7, routed)           0.795     6.289    operations/result_nxt0_0[8]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      4.016    10.305 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.736    11.042    number_in_module/P[2]
    SLICE_X55Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.166 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.836    12.002    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.124    12.126 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    12.126    subtractor_db/S[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.524 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.861 r  subtractor_db/result_ff_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.861    operations/result_ff_reg[15]_1[8]
    SLICE_X53Y27         FDCE                                         r  operations/result_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.438    14.779    operations/CLK
    SLICE_X53Y27         FDCE                                         r  operations/result_ff_reg[8]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDCE (Setup_fdce_C_D)        0.062    15.066    operations/result_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 5.415ns (69.581%)  route 2.367ns (30.419%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  number_in_module/first_ff_reg[8]/Q
                         net (fo=7, routed)           0.795     6.289    operations/result_nxt0_0[8]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      4.016    10.305 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.736    11.042    number_in_module/P[2]
    SLICE_X55Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.166 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.836    12.002    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.124    12.126 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    12.126    subtractor_db/S[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.524 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.858 r  subtractor_db/result_ff_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.858    operations/result_ff_reg[15]_1[5]
    SLICE_X53Y26         FDCE                                         r  operations/result_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.437    14.778    operations/CLK
    SLICE_X53Y26         FDCE                                         r  operations/result_ff_reg[5]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y26         FDCE (Setup_fdce_C_D)        0.062    15.065    operations/result_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.394ns (69.498%)  route 2.367ns (30.502%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.554     5.075    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  number_in_module/first_ff_reg[8]/Q
                         net (fo=7, routed)           0.795     6.289    operations/result_nxt0_0[8]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      4.016    10.305 r  operations/result_nxt0/P[2]
                         net (fo=1, routed)           0.736    11.042    number_in_module/P[2]
    SLICE_X55Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.166 r  number_in_module/result_ff[3]_i_11/O
                         net (fo=1, routed)           0.836    12.002    number_in_module/result_ff[3]_i_11_n_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.124    12.126 r  number_in_module/result_ff[3]_i_7/O
                         net (fo=1, routed)           0.000    12.126    subtractor_db/S[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.524 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.837 r  subtractor_db/result_ff_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.837    operations/result_ff_reg[15]_1[7]
    SLICE_X53Y26         FDCE                                         r  operations/result_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.437    14.778    operations/CLK
    SLICE_X53Y26         FDCE                                         r  operations/result_ff_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y26         FDCE (Setup_fdce_C_D)        0.062    15.065    operations/result_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  2.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 operations/result_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.554     1.437    operations/CLK
    SLICE_X53Y26         FDCE                                         r  operations/result_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  operations/result_ff_reg[4]/Q
                         net (fo=1, routed)           0.087     1.665    number_in_module/result_reg[15][4]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.710 r  number_in_module/result[4]_i_1/O
                         net (fo=1, routed)           0.000     1.710    sseg_setter/D[4]
    SLICE_X52Y26         FDRE                                         r  sseg_setter/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.822     1.949    sseg_setter/CLK
    SLICE_X52Y26         FDRE                                         r  sseg_setter/result_reg[4]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         FDRE (Hold_fdre_C_D)         0.120     1.570    sseg_setter/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 operations/result_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.553     1.436    operations/CLK
    SLICE_X53Y25         FDCE                                         r  operations/result_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  operations/result_ff_reg[0]/Q
                         net (fo=1, routed)           0.087     1.664    number_in_module/result_reg[15][0]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.709 r  number_in_module/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.709    sseg_setter/D[0]
    SLICE_X52Y25         FDRE                                         r  sseg_setter/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.821     1.948    sseg_setter/CLK
    SLICE_X52Y25         FDRE                                         r  sseg_setter/result_reg[0]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.120     1.569    sseg_setter/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 number_in_module/second_ff_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.224%)  route 0.095ns (33.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.556     1.439    number_in_module/CLK
    SLICE_X55Y28         FDCE                                         r  number_in_module/second_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  number_in_module/second_ff_reg[12]/Q
                         net (fo=6, routed)           0.095     1.675    number_in_module/Q[12]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.720 r  number_in_module/result[12]_i_1/O
                         net (fo=1, routed)           0.000     1.720    sseg_setter/D[12]
    SLICE_X54Y28         FDRE                                         r  sseg_setter/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.825     1.952    sseg_setter/CLK
    SLICE_X54Y28         FDRE                                         r  sseg_setter/result_reg[12]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.120     1.572    sseg_setter/result_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 enter_db/button_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.648%)  route 0.122ns (46.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.559     1.442    enter_db/CLK
    SLICE_X48Y18         FDCE                                         r  enter_db/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  enter_db/button_ff1_reg/Q
                         net (fo=1, routed)           0.122     1.705    enter_db/button_ff1_reg_n_0
    SLICE_X53Y18         FDCE                                         r  enter_db/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.828     1.955    enter_db/CLK
    SLICE_X53Y18         FDCE                                         r  enter_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.477    
    SLICE_X53Y18         FDCE (Hold_fdce_C_D)         0.070     1.547    enter_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 number_in_module/FSM_onehot_state_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/FSM_onehot_state_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.164ns (67.167%)  route 0.080ns (32.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.556     1.439    number_in_module/CLK
    SLICE_X56Y26         FDPE                                         r  number_in_module/FSM_onehot_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.603 r  number_in_module/FSM_onehot_state_ff_reg[0]/Q
                         net (fo=18, routed)          0.080     1.683    number_in_module/FSM_onehot_state_ff_reg_n_0_[0]
    SLICE_X56Y26         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.822     1.949    number_in_module/CLK
    SLICE_X56Y26         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[1]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.060     1.499    number_in_module/FSM_onehot_state_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 number_in_module/first_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.050%)  route 0.134ns (41.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.556     1.439    number_in_module/CLK
    SLICE_X55Y27         FDCE                                         r  number_in_module/first_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  number_in_module/first_ff_reg[13]/Q
                         net (fo=7, routed)           0.134     1.715    number_in_module/first_ff_reg[15]_0[13]
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.760 r  number_in_module/result[13]_i_1/O
                         net (fo=1, routed)           0.000     1.760    sseg_setter/D[13]
    SLICE_X54Y28         FDRE                                         r  sseg_setter/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.825     1.952    sseg_setter/CLK
    SLICE_X54Y28         FDRE                                         r  sseg_setter/result_reg[13]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.121     1.574    sseg_setter/result_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 operations/result_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.554     1.437    operations/CLK
    SLICE_X53Y26         FDCE                                         r  operations/result_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  operations/result_ff_reg[5]/Q
                         net (fo=1, routed)           0.139     1.717    number_in_module/result_reg[15][5]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.762 r  number_in_module/result[5]_i_1/O
                         net (fo=1, routed)           0.000     1.762    sseg_setter/D[5]
    SLICE_X52Y26         FDRE                                         r  sseg_setter/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.822     1.949    sseg_setter/CLK
    SLICE_X52Y26         FDRE                                         r  sseg_setter/result_reg[5]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         FDRE (Hold_fdre_C_D)         0.121     1.571    sseg_setter/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 operations/result_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.553     1.436    operations/CLK
    SLICE_X53Y25         FDCE                                         r  operations/result_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  operations/result_ff_reg[1]/Q
                         net (fo=1, routed)           0.139     1.716    number_in_module/result_reg[15][1]
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  number_in_module/result[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    sseg_setter/D[1]
    SLICE_X52Y25         FDRE                                         r  sseg_setter/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.821     1.948    sseg_setter/CLK
    SLICE_X52Y25         FDRE                                         r  sseg_setter/result_reg[1]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.121     1.570    sseg_setter/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 number_in_module/FSM_onehot_state_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/finished_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.556     1.439    number_in_module/CLK
    SLICE_X56Y26         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  number_in_module/FSM_onehot_state_ff_reg[3]/Q
                         net (fo=1, routed)           0.116     1.719    number_in_module/finished_nxt
    SLICE_X57Y26         FDCE                                         r  number_in_module/finished_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.822     1.949    number_in_module/CLK
    SLICE_X57Y26         FDCE                                         r  number_in_module/finished_ff_reg/C
                         clock pessimism             -0.497     1.452    
    SLICE_X57Y26         FDCE (Hold_fdce_C_D)         0.070     1.522    number_in_module/finished_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 number_in_module/finished_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.554%)  route 0.149ns (44.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.556     1.439    number_in_module/CLK
    SLICE_X57Y26         FDCE                                         r  number_in_module/finished_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  number_in_module/finished_ff_reg/Q
                         net (fo=18, routed)          0.149     1.729    number_in_module/complete_input
    SLICE_X56Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.774 r  number_in_module/result[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    sseg_setter/D[2]
    SLICE_X56Y25         FDRE                                         r  sseg_setter/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.821     1.948    sseg_setter/CLK
    SLICE_X56Y25         FDRE                                         r  sseg_setter/result_reg[2]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.121     1.572    sseg_setter/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y20   adder_db/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y17   adder_db/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   adder_db/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   reset_db/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y17   reset_db/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y17   reset_db/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y18   adder_db/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   adder_db/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   adder_db/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y21   reset_db/count_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y18   sseg_display/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   sseg_display/refresh_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y18   enter_db/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   sseg_display/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   sseg_display/refresh_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   sseg_display/refresh_counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y18   sseg_display/refresh_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y18   sseg_display/refresh_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y18   sseg_display/refresh_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y20   adder_db/button_db_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y17   adder_db/button_ff1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   reset_db/button_db_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   reset_db/button_ff1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   reset_db/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   adder_db/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   adder_db/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   adder_db/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   adder_db/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   adder_db/count_reg[14]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.456ns (12.041%)  route 3.331ns (87.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          3.331     8.870    number_in_module/reset_btn_db
    SLICE_X53Y21         FDCE                                         f  number_in_module/first_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    number_in_module/CLK
    SLICE_X53Y21         FDCE                                         r  number_in_module/first_ff_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    number_in_module/first_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.456ns (12.041%)  route 3.331ns (87.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          3.331     8.870    number_in_module/reset_btn_db
    SLICE_X53Y21         FDCE                                         f  number_in_module/first_ff_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    number_in_module/CLK
    SLICE_X53Y21         FDCE                                         r  number_in_module/first_ff_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    number_in_module/first_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.456ns (12.041%)  route 3.331ns (87.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          3.331     8.870    number_in_module/reset_btn_db
    SLICE_X53Y21         FDCE                                         f  number_in_module/first_ff_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    number_in_module/CLK
    SLICE_X53Y21         FDCE                                         r  number_in_module/first_ff_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    number_in_module/first_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.456ns (12.041%)  route 3.331ns (87.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          3.331     8.870    number_in_module/reset_btn_db
    SLICE_X53Y21         FDCE                                         f  number_in_module/first_ff_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    number_in_module/CLK
    SLICE_X53Y21         FDCE                                         r  number_in_module/first_ff_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    number_in_module/first_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.456ns (12.041%)  route 3.331ns (87.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          3.331     8.870    number_in_module/reset_btn_db
    SLICE_X53Y21         FDCE                                         f  number_in_module/first_ff_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    number_in_module/CLK
    SLICE_X53Y21         FDCE                                         r  number_in_module/first_ff_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    number_in_module/first_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.456ns (12.041%)  route 3.331ns (87.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          3.331     8.870    number_in_module/reset_btn_db
    SLICE_X53Y21         FDCE                                         f  number_in_module/first_ff_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440    14.781    number_in_module/CLK
    SLICE_X53Y21         FDCE                                         r  number_in_module/first_ff_reg[7]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    number_in_module/first_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/second_ff_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.456ns (12.479%)  route 3.198ns (87.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          3.198     8.737    number_in_module/reset_btn_db
    SLICE_X55Y20         FDCE                                         f  number_in_module/second_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.441    14.782    number_in_module/CLK
    SLICE_X55Y20         FDCE                                         r  number_in_module/second_ff_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    number_in_module/second_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/first_ff_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.456ns (12.479%)  route 3.198ns (87.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          3.198     8.737    number_in_module/reset_btn_db
    SLICE_X54Y20         FDCE                                         f  number_in_module/first_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.441    14.782    number_in_module/CLK
    SLICE_X54Y20         FDCE                                         r  number_in_module/first_ff_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y20         FDCE (Recov_fdce_C_CLR)     -0.319    14.688    number_in_module/first_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.456ns (13.036%)  route 3.042ns (86.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          3.042     8.581    sseg_display/reset_btn_db
    SLICE_X56Y18         FDCE                                         f  sseg_display/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.443    14.784    sseg_display/CLK
    SLICE_X56Y18         FDCE                                         r  sseg_display/refresh_counter_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    sseg_display/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.456ns (13.036%)  route 3.042ns (86.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          3.042     8.581    sseg_display/reset_btn_db
    SLICE_X56Y18         FDCE                                         f  sseg_display/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.443    14.784    sseg_display/CLK
    SLICE_X56Y18         FDCE                                         r  sseg_display/refresh_counter_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    sseg_display/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.354%)  route 0.269ns (65.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.269     1.855    adder_db/reset_btn_db
    SLICE_X48Y17         FDCE                                         f  adder_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.828     1.955    adder_db/CLK
    SLICE_X48Y17         FDCE                                         r  adder_db/button_ff2_reg/C
                         clock pessimism             -0.498     1.457    
    SLICE_X48Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    adder_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.306%)  route 0.324ns (69.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.324     1.909    enter_db/reset_btn_db
    SLICE_X48Y18         FDCE                                         f  enter_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.827     1.954    enter_db/CLK
    SLICE_X48Y18         FDCE                                         r  enter_db/button_ff1_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X48Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.364    enter_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.450%)  route 0.413ns (74.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.413     1.998    enter_db/reset_btn_db
    SLICE_X53Y18         FDCE                                         f  enter_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.828     1.955    enter_db/CLK
    SLICE_X53Y18         FDCE                                         r  enter_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.477    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    enter_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.721%)  route 0.453ns (76.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.453     2.039    adder_db/reset_btn_db
    SLICE_X46Y17         FDCE                                         f  adder_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.826     1.953    adder_db/CLK
    SLICE_X46Y17         FDCE                                         r  adder_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.475    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    adder_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.721%)  route 0.453ns (76.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.453     2.039    mult_db/reset_btn_db
    SLICE_X46Y17         FDCE                                         f  mult_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.826     1.953    mult_db/CLK
    SLICE_X46Y17         FDCE                                         r  mult_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.475    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    mult_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.721%)  route 0.453ns (76.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.453     2.039    mult_db/reset_btn_db
    SLICE_X46Y17         FDCE                                         f  mult_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.826     1.953    mult_db/CLK
    SLICE_X46Y17         FDCE                                         r  mult_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.475    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    mult_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.721%)  route 0.453ns (76.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.453     2.039    reset_db/reset_btn_db
    SLICE_X47Y17         FDCE                                         f  reset_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.826     1.953    reset_db/CLK
    SLICE_X47Y17         FDCE                                         r  reset_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.475    
    SLICE_X47Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    reset_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.721%)  route 0.453ns (76.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.453     2.039    reset_db/reset_btn_db
    SLICE_X47Y17         FDCE                                         f  reset_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.826     1.953    reset_db/CLK
    SLICE_X47Y17         FDCE                                         r  reset_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.475    
    SLICE_X47Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    reset_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            subtractor_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.721%)  route 0.453ns (76.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.453     2.039    subtractor_db/reset_btn_db
    SLICE_X47Y17         FDCE                                         f  subtractor_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.826     1.953    subtractor_db/CLK
    SLICE_X47Y17         FDCE                                         r  subtractor_db/button_ff1_reg/C
                         clock pessimism             -0.478     1.475    
    SLICE_X47Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    subtractor_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            subtractor_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.721%)  route 0.453ns (76.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.561     1.444    reset_db/CLK
    SLICE_X48Y16         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  reset_db/button_db_reg/Q
                         net (fo=84, routed)          0.453     2.039    subtractor_db/reset_btn_db
    SLICE_X47Y17         FDCE                                         f  subtractor_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.826     1.953    subtractor_db/CLK
    SLICE_X47Y17         FDCE                                         r  subtractor_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.475    
    SLICE_X47Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    subtractor_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.655    





