#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 18 16:00:14 2025
# Process ID: 1856
# Current directory: C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/Proyecto_riscv_mmio.runs/synth_1
# Command line: vivado.exe -log top_nexys.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_nexys.tcl
# Log file: C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/Proyecto_riscv_mmio.runs/synth_1/top_nexys.vds
# Journal file: C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/Proyecto_riscv_mmio.runs/synth_1\vivado.jou
# Running On        :J10
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i7-7700HQ CPU @ 2.80GHz
# CPU Frequency     :2808 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :12760 MB
# Swap memory       :5100 MB
# Total Virtual     :17860 MB
# Available Virtual :11849 MB
#-----------------------------------------------------------
source top_nexys.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 532.871 ; gain = 237.695
Command: synth_design -top top_nexys -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12404
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1397.180 ; gain = 448.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_nexys' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/top_nexys.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/clock_divider.sv:1]
	Parameter FREQ_MHZ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/clock_divider.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/debounce.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/debounce.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/debounce.sv:1]
WARNING: [Synth 8-7071] port 'reset' of module 'debounce' is unconnected for instance 'db_reset' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/top_nexys.sv:30]
WARNING: [Synth 8-7023] instance 'db_reset' of module 'debounce' has 4 connections declared, but only 3 given [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/top_nexys.sv:30]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_single' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/riscv_single.sv:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'maindecoder' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/maindecoder.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/maindecoder.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'maindecoder' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/maindecoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/aludec.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/aludec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/aludec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/datapath.sv:1]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/flopr.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/flopr.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/adder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/adder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/mux2.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/mux2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/extend.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/extend.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'extend' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/extend.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/mux3.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/mux3.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/datapath.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_single' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/riscv_single.sv:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'programs/riscvtest.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:13]
INFO: [Synth 8-251] IMEM: Loaded instructions from riscvtest.txt [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:14]
INFO: [Synth 8-251] IMEM[0] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[1] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[2] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[3] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[4] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[5] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[6] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[7] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[8] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[9] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[10] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[11] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[12] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[13] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[14] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-251] IMEM[15] = xxxxxxxx [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/imem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/dmem.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/dmem.sv:39]
INFO: [Synth 8-226] default block is never used [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/dmem.sv:72]
INFO: [Synth 8-226] default block is never used [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/dmem.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/dmem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'io' [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'io' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_nexys' (0#1) [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/top_nexys.sv:1]
WARNING: [Synth 8-6014] Unused sequential element new_word_reg was removed.  [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/dmem.sv:40]
WARNING: [Synth 8-3917] design top_nexys has port dp driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_nexys has port an[0] driven by constant 0
WARNING: [Synth 8-7129] Port wd[31] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct3[2] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct3[1] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct3[0] in module io is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_nexys is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1510.914 ; gain = 562.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1510.914 ; gain = 562.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1510.914 ; gain = 562.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1510.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/constraint/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/constraint/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/constraint/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_nexys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_nexys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1605.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1605.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   4 Input   32 Bit        Muxes := 6     
	  65 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   20 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   7 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_nexys has port dp driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top_nexys has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_nexys has port an[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[7] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_nexys is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_nexys is either unconnected or has no load
INFO: [Synth 8-6851] RAM (riscv_system/dmem/RAM_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/leds_reg_reg[3] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/leds_reg_reg[3]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:81]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/leds_reg_reg[2] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/leds_reg_reg[2]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:81]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/leds_reg_reg[1] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/leds_reg_reg[1]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:81]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/leds_reg_reg[0] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/leds_reg_reg[0]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:81]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg1_reg_reg[6] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg1_reg_reg[6]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:85]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg1_reg_reg[5] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg1_reg_reg[5]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:85]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg1_reg_reg[4] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg1_reg_reg[4]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:85]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg1_reg_reg[3] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg1_reg_reg[3]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:85]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg1_reg_reg[2] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg1_reg_reg[2]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:85]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg1_reg_reg[1] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg1_reg_reg[1]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:85]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg1_reg_reg[0] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg1_reg_reg[0]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:85]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg2_reg_reg[6] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg2_reg_reg[6]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:89]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg2_reg_reg[5] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg2_reg_reg[5]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:89]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg2_reg_reg[4] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg2_reg_reg[4]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:89]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg2_reg_reg[3] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg2_reg_reg[3]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:89]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg2_reg_reg[2] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg2_reg_reg[2]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:89]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg2_reg_reg[1] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg2_reg_reg[1]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:89]
INFO: [Synth 8-4765] Removing register instance (\riscv_system/io_unit/seg2_reg_reg[0] ) from module (top_nexys) as it is equivalent to (\riscv_system/io_unit/seg2_reg_reg[0]__0 ) and driving same net [C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/rtl/io.sv:89]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |    28|
|2     |OBUFT |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1605.301 ; gain = 656.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1605.301 ; gain = 562.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 1605.301 ; gain = 656.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1605.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1605.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4aa698c3
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 84 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 1605.301 ; gain = 1072.430
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1605.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/carde/OneDrive/Escritorio/riscv/proyecto_riscv_mmio/Proyecto_riscv_mmio.runs/synth_1/top_nexys.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_nexys_utilization_synth.rpt -pb top_nexys_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 18 16:01:39 2025...
