{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518019848040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518019848043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 17:10:47 2018 " "Processing started: Wed Feb  7 17:10:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518019848043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518019848043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IrDA -c IrDA " "Command: quartus_map --read_settings_files=on --write_settings_files=off IrDA -c IrDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518019848044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1518019848296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tickgen-desc_tickgen " "Found design unit 1: tickgen-desc_tickgen" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848680 ""} { "Info" "ISGN_ENTITY_NAME" "1 tickgen " "Found entity 1: tickgen" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-Behavioral " "Found design unit 1: Multiplexer-Behavioral" {  } { { "../Source/Multiplexer.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../Source/Multiplexer.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Manchester_Generator-Behavioral " "Found design unit 1: Manchester_Generator-Behavioral" {  } { { "../Source/Manchester_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Manchester_Generator " "Found entity 1: Manchester_Generator" {  } { { "../Source/Manchester_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_emission-desc_MAE_emission " "Found design unit 1: MAE_emission-desc_MAE_emission" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848690 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_emission " "Found entity 1: MAE_emission" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_demanchester-arch_MAE_demanchester " "Found design unit 1: MAE_demanchester-arch_MAE_demanchester" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848693 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_demanchester " "Found entity 1: MAE_demanchester" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_Decoder-Behavioral " "Found design unit 1: MAE_Decoder-Behavioral" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848697 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_Decoder " "Found entity 1: MAE_Decoder" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_deburst-desc_MAE_deburst " "Found design unit 1: MAE_deburst-desc_MAE_deburst" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848701 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_deburst " "Found entity 1: MAE_deburst" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-Behavioral " "Found design unit 1: Encoder-Behavioral" {  } { { "../Source/Encoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "../Source/Encoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-arch_decoder " "Found design unit 1: decoder-arch_decoder" {  } { { "../Source/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848710 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../Source/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Burst_Generator-Behavioral " "Found design unit 1: Burst_Generator-Behavioral" {  } { { "../Source/Burst_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848714 ""} { "Info" "ISGN_ENTITY_NAME" "1 Burst_Generator " "Found entity 1: Burst_Generator" {  } { { "../Source/Burst_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IrDA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IrDA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IrDA-test_IrDA " "Found design unit 1: IrDA-test_IrDA" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848717 ""} { "Info" "ISGN_ENTITY_NAME" "1 IrDA " "Found entity 1: IrDA" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518019848717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518019848717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IrDA " "Elaborating entity \"IrDA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1518019848786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Encoder Encoder:encoder A:behavioral " "Elaborating entity \"Encoder\" using architecture \"A:behavioral\" for hierarchy \"Encoder:encoder\"" {  } { { "IrDA.vhd" "encoder" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518019848793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Manchester_Generator Encoder:encoder\|Manchester_Generator:ManchesterGenerator A:behavioral " "Elaborating entity \"Manchester_Generator\" using architecture \"A:behavioral\" for hierarchy \"Encoder:encoder\|Manchester_Generator:ManchesterGenerator\"" {  } { { "../Source/Encoder.vhd" "ManchesterGenerator" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518019848796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Burst_Generator Encoder:encoder\|Burst_Generator:BurstGenerator A:behavioral " "Elaborating entity \"Burst_Generator\" using architecture \"A:behavioral\" for hierarchy \"Encoder:encoder\|Burst_Generator:BurstGenerator\"" {  } { { "../Source/Encoder.vhd" "BurstGenerator" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518019848801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tickgen Encoder:encoder\|tickgen:TickGenerator A:desc_tickgen " "Elaborating entity \"tickgen\" using architecture \"A:desc_tickgen\" for hierarchy \"Encoder:encoder\|tickgen:TickGenerator\"" {  } { { "../Source/Encoder.vhd" "TickGenerator" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518019848804 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Tick_generator.vhd(25) " "VHDL Process Statement warning at Tick_generator.vhd(25): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518019848806 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stburst Tick_generator.vhd(26) " "VHDL Process Statement warning at Tick_generator.vhd(26): signal \"stburst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518019848806 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stburst Tick_generator.vhd(31) " "VHDL Process Statement warning at Tick_generator.vhd(31): signal \"stburst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518019848806 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stmanch Tick_generator.vhd(34) " "VHDL Process Statement warning at Tick_generator.vhd(34): signal \"stmanch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518019848806 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stmanch Tick_generator.vhd(39) " "VHDL Process Statement warning at Tick_generator.vhd(39): signal \"stmanch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518019848806 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stbit Tick_generator.vhd(42) " "VHDL Process Statement warning at Tick_generator.vhd(42): signal \"stbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518019848806 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stbit Tick_generator.vhd(47) " "VHDL Process Statement warning at Tick_generator.vhd(47): signal \"stbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518019848806 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sttrame Tick_generator.vhd(50) " "VHDL Process Statement warning at Tick_generator.vhd(50): signal \"sttrame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518019848806 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sttrame Tick_generator.vhd(55) " "VHDL Process Statement warning at Tick_generator.vhd(55): signal \"sttrame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518019848806 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Tick_generator.vhd(58) " "VHDL Process Statement warning at Tick_generator.vhd(58): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tick_burst Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"tick_burst\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stburst Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"stburst\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tick_manch Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"tick_manch\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stmanch Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"stmanch\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tick_bit Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"tick_bit\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stbit Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"stbit\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tick_trame Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"tick_trame\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sttrame Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"sttrame\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[0\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[0\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[1\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[1\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[2\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[2\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[3\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[3\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[4\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[4\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[5\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[5\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[6\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[6\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[7\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[7\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[8\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[8\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[9\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[9\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[10\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[10\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[11\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[11\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[12\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[12\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[13\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[13\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[14\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[14\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[15\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[15\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[16\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[16\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848807 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[17\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[17\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[18\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[18\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[19\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[19\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[20\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[20\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[21\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[21\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[22\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[22\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[23\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[23\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[24\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[24\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[25\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[25\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[26\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[26\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[27\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[27\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[28\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[28\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[29\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[29\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[30\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[30\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[31\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[31\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_trame Tick_generator.vhd(22) " "Inferred latch for \"tick_trame\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[0\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[0\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[1\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[1\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[2\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[2\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[3\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[3\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[4\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[4\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[5\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[5\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[6\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[6\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[7\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[7\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848808 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[8\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[8\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[9\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[9\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[10\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[10\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[11\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[11\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[12\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[12\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[13\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[13\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[14\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[14\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[15\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[15\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[16\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[16\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[17\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[17\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[18\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[18\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[19\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[19\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[20\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[20\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[21\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[21\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[22\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[22\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[23\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[23\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[24\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[24\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[25\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[25\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[26\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[26\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[27\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[27\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[28\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[28\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[29\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[29\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[30\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[30\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[31\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[31\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_bit Tick_generator.vhd(22) " "Inferred latch for \"tick_bit\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[0\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[0\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[1\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[1\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[2\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[2\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848809 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[3\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[3\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[4\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[4\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[5\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[5\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[6\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[6\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[7\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[7\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[8\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[8\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[9\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[9\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[10\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[10\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[11\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[11\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[12\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[12\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[13\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[13\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[14\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[14\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[15\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[15\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[16\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[16\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[17\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[17\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[18\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[18\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[19\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[19\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[20\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[20\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[21\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[21\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[22\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[22\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[23\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[23\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[24\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[24\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[25\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[25\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[26\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[26\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[27\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[27\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848810 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[28\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[28\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[29\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[29\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[30\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[30\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[31\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[31\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_manch Tick_generator.vhd(22) " "Inferred latch for \"tick_manch\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[0\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[0\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[1\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[1\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[2\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[2\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[3\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[3\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[4\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[4\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[5\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[5\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[6\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[6\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[7\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[7\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[8\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[8\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[9\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[9\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[10\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[10\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[11\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[11\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[12\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[12\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[13\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[13\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[14\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[14\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[15\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[15\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[16\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[16\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[17\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[17\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[18\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[18\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[19\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[19\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[20\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[20\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[21\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[21\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[22\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[22\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[23\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[23\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848811 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[24\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[24\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848812 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[25\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[25\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848812 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[26\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[26\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848812 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[27\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[27\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848812 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[28\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[28\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848812 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[29\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[29\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848812 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[30\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[30\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848812 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[31\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[31\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848812 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_burst Tick_generator.vhd(22) " "Inferred latch for \"tick_burst\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848812 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_emission Encoder:encoder\|MAE_emission:MAE_emission A:desc_mae_emission " "Elaborating entity \"MAE_emission\" using architecture \"A:desc_mae_emission\" for hierarchy \"Encoder:encoder\|MAE_emission:MAE_emission\"" {  } { { "../Source/Encoder.vhd" "MAE_emission" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518019848813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decoder decoder:decoder A:arch_decoder " "Elaborating entity \"decoder\" using architecture \"A:arch_decoder\" for hierarchy \"decoder:decoder\"" {  } { { "IrDA.vhd" "decoder" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518019848815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tick_trame Decoder.vhd(16) " "Verilog HDL or VHDL warning at Decoder.vhd(16): object \"tick_trame\" assigned a value but never read" {  } { { "../Source/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1518019848816 "|IrDA|decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_Decoder decoder:decoder\|MAE_Decoder:decoder A:behavioral " "Elaborating entity \"MAE_Decoder\" using architecture \"A:behavioral\" for hierarchy \"decoder:decoder\|MAE_Decoder:decoder\"" {  } { { "../Source/Decoder.vhd" "decoder" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518019848816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_demanchester decoder:decoder\|MAE_demanchester:demanchester A:arch_mae_demanchester " "Elaborating entity \"MAE_demanchester\" using architecture \"A:arch_mae_demanchester\" for hierarchy \"decoder:decoder\|MAE_demanchester:demanchester\"" {  } { { "../Source/Decoder.vhd" "demanchester" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518019848818 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Is_Valid MAE_Demanchester.vhd(70) " "VHDL Process Statement warning at MAE_Demanchester.vhd(70): inferring latch(es) for signal or variable \"Is_Valid\", which holds its previous value in one or more paths through the process" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518019848819 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Signal_Demanchester MAE_Demanchester.vhd(70) " "VHDL Process Statement warning at MAE_Demanchester.vhd(70): inferring latch(es) for signal or variable \"Signal_Demanchester\", which holds its previous value in one or more paths through the process" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518019848819 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Signal_Demanchester MAE_Demanchester.vhd(70) " "Inferred latch for \"Signal_Demanchester\" at MAE_Demanchester.vhd(70)" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848819 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Is_Valid MAE_Demanchester.vhd(70) " "Inferred latch for \"Is_Valid\" at MAE_Demanchester.vhd(70)" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518019848819 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_deburst decoder:decoder\|MAE_deburst:deburst A:desc_mae_deburst " "Elaborating entity \"MAE_deburst\" using architecture \"A:desc_mae_deburst\" for hierarchy \"decoder:decoder\|MAE_deburst:deburst\"" {  } { { "../Source/Decoder.vhd" "deburst" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518019848820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|tick_manch " "Latch Encoder:encoder\|tickgen:TickGenerator\|tick_manch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849717 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|tick_bit " "Latch Encoder:encoder\|tickgen:TickGenerator\|tick_bit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849717 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|tick_burst " "Latch Encoder:encoder\|tickgen:TickGenerator\|tick_burst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849717 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[0\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849717 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[1\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849717 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[2\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[3\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[4\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[5\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[6\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[7\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[8\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[9\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[10\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[11\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[12\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[13\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849718 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[14\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[15\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[16\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[17\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[18\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[19\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[20\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[21\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[22\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[23\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[24\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[25\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[26\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849719 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[27\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[28\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[29\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[30\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[31\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[0\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[1\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[2\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[3\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[4\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[5\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[6\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849720 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[7\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[8\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[9\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[10\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[11\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[12\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[13\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[14\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[15\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[16\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[17\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[18\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[19\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849721 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[20\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[21\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[22\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[23\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[24\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[25\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[26\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[27\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[28\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[29\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[30\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[31\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849722 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|tick_trame " "Latch Encoder:encoder\|tickgen:TickGenerator\|tick_trame has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[0\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[1\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[2\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[3\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[4\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[5\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[6\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[7\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[8\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[9\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849723 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[10\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[11\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[12\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[13\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[14\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[15\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[16\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[17\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[18\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[19\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[20\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[21\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[22\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849724 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[23\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[24\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[25\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[26\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[27\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[28\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[29\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[30\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[31\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[5\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[4\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[3\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849725 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[2\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[1\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[0\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[7\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[8\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[9\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[10\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[11\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[12\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[13\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[14\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[15\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[16\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[17\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849726 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[18\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[19\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[20\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[21\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[22\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[23\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[24\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[25\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[26\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[27\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[28\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[29\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[30\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849727 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[31\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849728 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[6\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518019849728 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518019849728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1518019850028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1518019850538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518019850538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1041 " "Implemented 1041 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1518019850684 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1518019850684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1013 " "Implemented 1013 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1518019850684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1518019850684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 285 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 285 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518019850720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 17:10:50 2018 " "Processing ended: Wed Feb  7 17:10:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518019850720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518019850720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518019850720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518019850720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518019852321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518019852323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 17:10:52 2018 " "Processing started: Wed Feb  7 17:10:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518019852323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1518019852323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IrDA -c IrDA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IrDA -c IrDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1518019852324 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1518019852347 ""}
{ "Info" "0" "" "Project  = IrDA" {  } {  } 0 0 "Project  = IrDA" 0 0 "Fitter" 0 0 1518019852349 ""}
{ "Info" "0" "" "Revision = IrDA" {  } {  } 0 0 "Revision = IrDA" 0 0 "Fitter" 0 0 1518019852349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518019852443 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IrDA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"IrDA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518019852498 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518019852555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518019852555 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518019852815 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518019853271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518019853271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518019853271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518019853271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518019853271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518019853271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518019853271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518019853271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1518019853271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518019853271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1568 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518019853281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1570 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518019853281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518019853281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518019853281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1576 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1518019853281 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1518019853281 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518019853284 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "233 " "TimeQuest Timing Analyzer is analyzing 233 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1518019855300 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IrDA.sdc " "Synopsys Design Constraints File file not found: 'IrDA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1518019855302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1518019855303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1518019855311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1518019855312 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1518019855313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|MAE_emission:MAE_emission\|clear " "Destination node Encoder:encoder\|MAE_emission:MAE_emission\|clear" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" 10 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|MAE_emission:MAE_emission|clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|pburst~0 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|pburst~0" {  } { { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|pburst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 888 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|tick_trame~2 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|tick_trame~2" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 9 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|tick_trame~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[4\]~7 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[4\]~7" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[4]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[18\]~19 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[18\]~19" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[18]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1167 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[19\]~20 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[19\]~20" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[19]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[27\]~21 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[27\]~21" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[27]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1171 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[25\]~27 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[25\]~27" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[25]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[26\]~28 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[26\]~28" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[26]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[28\]~30 " "Destination node Encoder:encoder\|tickgen:TickGenerator\|stburst\[28\]~30" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|stburst[28]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1198 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855354 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1518019855354 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518019855354 ""}  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1552 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518019855354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Encoder:encoder\|tickgen:TickGenerator\|tick_trame~2  " "Automatically promoted node Encoder:encoder\|tickgen:TickGenerator\|tick_trame~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518019855355 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 9 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|tick_trame~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518019855355 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:decoder\|tickgen:tick_gen\|tick_manch  " "Automatically promoted node decoder:decoder\|tickgen:tick_gen\|tick_manch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518019855355 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|tickgen:tick_gen\|tick_manch " "Destination node decoder:decoder\|tickgen:tick_gen\|tick_manch" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 11 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_manch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855355 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518019855355 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 11 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_manch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518019855355 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:decoder\|tickgen:tick_gen\|tick_burst  " "Automatically promoted node decoder:decoder\|tickgen:tick_gen\|tick_burst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518019855356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|tickgen:tick_gen\|tick_burst " "Destination node decoder:decoder\|tickgen:tick_gen\|tick_burst" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 12 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_burst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855356 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518019855356 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 12 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_burst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518019855356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "Automatically promoted node Encoder:encoder\|tickgen:TickGenerator\|tick_burst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1518019855356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|tickgen:TickGenerator\|tick_burst " "Destination node Encoder:encoder\|tickgen:TickGenerator\|tick_burst" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 12 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|tick_burst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1518019855356 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1518019855356 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 12 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|tickgen:TickGenerator|tick_burst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518019855356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518019855897 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518019855898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518019855899 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518019855901 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518019855902 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518019855902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518019855903 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518019855903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518019855941 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1518019855942 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518019855942 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518019855973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518019858607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518019859102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518019859120 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518019861554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518019861554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518019862275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1518019864642 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518019864642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518019867114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1518019867116 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518019867116 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.06 " "Total time spent on timing analysis during the Fitter is 1.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1518019867156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518019867278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518019867798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518019867913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518019868399 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518019868847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1121 " "Peak virtual memory: 1121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518019870877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 17:11:10 2018 " "Processing ended: Wed Feb  7 17:11:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518019870877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518019870877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518019870877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518019870877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1518019873178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518019873181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 17:11:13 2018 " "Processing started: Wed Feb  7 17:11:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518019873181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1518019873181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IrDA -c IrDA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IrDA -c IrDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1518019873182 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1518019876785 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1518019876900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518019878121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 17:11:18 2018 " "Processing ended: Wed Feb  7 17:11:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518019878121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518019878121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518019878121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1518019878121 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1518019878238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1518019879435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518019879437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 17:11:19 2018 " "Processing started: Wed Feb  7 17:11:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518019879437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518019879437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IrDA -c IrDA " "Command: quartus_sta IrDA -c IrDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518019879438 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1518019879464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1518019879610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1518019879677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1518019879677 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "233 " "TimeQuest Timing Analyzer is analyzing 233 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1518019879981 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IrDA.sdc " "Synopsys Design Constraints File file not found: 'IrDA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1518019880211 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1518019880211 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880215 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoder:decoder\|tickgen:tick_gen\|tick_manch decoder:decoder\|tickgen:tick_gen\|tick_manch " "create_clock -period 1.000 -name decoder:decoder\|tickgen:tick_gen\|tick_manch decoder:decoder\|tickgen:tick_gen\|tick_manch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880215 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoder:decoder\|tickgen:tick_gen\|tick_burst decoder:decoder\|tickgen:tick_gen\|tick_burst " "create_clock -period 1.000 -name decoder:decoder\|tickgen:tick_gen\|tick_burst decoder:decoder\|tickgen:tick_gen\|tick_burst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880215 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Encoder:encoder\|tickgen:TickGenerator\|tick_burst Encoder:encoder\|tickgen:TickGenerator\|tick_burst " "create_clock -period 1.000 -name Encoder:encoder\|tickgen:TickGenerator\|tick_burst Encoder:encoder\|tickgen:TickGenerator\|tick_burst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880215 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Encoder:encoder\|tickgen:TickGenerator\|tick_manch Encoder:encoder\|tickgen:TickGenerator\|tick_manch " "create_clock -period 1.000 -name Encoder:encoder\|tickgen:TickGenerator\|tick_manch Encoder:encoder\|tickgen:TickGenerator\|tick_manch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880215 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880215 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1518019880591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880592 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1518019880593 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1518019880616 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1518019880705 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1518019880705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.277 " "Worst-case setup slack is -5.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.277     -1310.364 CLK  " "   -5.277     -1310.364 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293        -1.088 decoder:decoder\|tickgen:tick_gen\|tick_manch  " "   -0.293        -1.088 decoder:decoder\|tickgen:tick_gen\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279        -0.833 decoder:decoder\|tickgen:tick_gen\|tick_burst  " "   -0.279        -0.833 decoder:decoder\|tickgen:tick_gen\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171        -0.171 Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "   -0.171        -0.171 Encoder:encoder\|tickgen:TickGenerator\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch  " "    0.210         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518019880712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.076 " "Worst-case hold slack is -1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076      -110.169 CLK  " "   -1.076      -110.169 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023         0.000 decoder:decoder\|tickgen:tick_gen\|tick_burst  " "    0.023         0.000 decoder:decoder\|tickgen:tick_gen\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 decoder:decoder\|tickgen:tick_gen\|tick_manch  " "    0.402         0.000 decoder:decoder\|tickgen:tick_gen\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "    0.404         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch  " "    0.445         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518019880722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1518019880729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1518019880735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -136.640 CLK  " "   -3.000      -136.640 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.710 decoder:decoder\|tickgen:tick_gen\|tick_manch  " "   -1.285        -7.710 decoder:decoder\|tickgen:tick_gen\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -6.425 decoder:decoder\|tickgen:tick_gen\|tick_burst  " "   -1.285        -6.425 decoder:decoder\|tickgen:tick_gen\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -3.855 Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "   -1.285        -3.855 Encoder:encoder\|tickgen:TickGenerator\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -1.285 Encoder:encoder\|tickgen:TickGenerator\|tick_manch  " "   -1.285        -1.285 Encoder:encoder\|tickgen:TickGenerator\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019880741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518019880741 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1518019880936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1518019880964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1518019881599 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881704 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1518019881724 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1518019881724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.810 " "Worst-case setup slack is -4.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.810     -1174.622 CLK  " "   -4.810     -1174.622 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.446 decoder:decoder\|tickgen:tick_gen\|tick_burst  " "   -0.150        -0.446 decoder:decoder\|tickgen:tick_gen\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136        -0.386 decoder:decoder\|tickgen:tick_gen\|tick_manch  " "   -0.136        -0.386 decoder:decoder\|tickgen:tick_gen\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053        -0.053 Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "   -0.053        -0.053 Encoder:encoder\|tickgen:TickGenerator\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch  " "    0.297         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518019881732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.909 " "Worst-case hold slack is -0.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.909       -85.800 CLK  " "   -0.909       -85.800 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001         0.000 decoder:decoder\|tickgen:tick_gen\|tick_burst  " "    0.001         0.000 decoder:decoder\|tickgen:tick_gen\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 decoder:decoder\|tickgen:tick_gen\|tick_manch  " "    0.354         0.000 decoder:decoder\|tickgen:tick_gen\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "    0.355         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch  " "    0.398         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518019881744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1518019881753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1518019881762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -136.640 CLK  " "   -3.000      -136.640 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -7.710 decoder:decoder\|tickgen:tick_gen\|tick_manch  " "   -1.285        -7.710 decoder:decoder\|tickgen:tick_gen\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -6.425 decoder:decoder\|tickgen:tick_gen\|tick_burst  " "   -1.285        -6.425 decoder:decoder\|tickgen:tick_gen\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -3.855 Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "   -1.285        -3.855 Encoder:encoder\|tickgen:TickGenerator\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -1.285 Encoder:encoder\|tickgen:TickGenerator\|tick_manch  " "   -1.285        -1.285 Encoder:encoder\|tickgen:TickGenerator\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019881772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518019881772 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1518019882030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882332 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1518019882337 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1518019882337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.825 " "Worst-case setup slack is -2.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.825      -508.157 CLK  " "   -2.825      -508.157 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317         0.000 decoder:decoder\|tickgen:tick_gen\|tick_burst  " "    0.317         0.000 decoder:decoder\|tickgen:tick_gen\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 decoder:decoder\|tickgen:tick_gen\|tick_manch  " "    0.341         0.000 decoder:decoder\|tickgen:tick_gen\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "    0.425         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch  " "    0.626         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518019882349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.823 " "Worst-case hold slack is -0.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.823       -87.682 CLK  " "   -0.823       -87.682 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171        -0.510 decoder:decoder\|tickgen:tick_gen\|tick_burst  " "   -0.171        -0.510 decoder:decoder\|tickgen:tick_gen\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 decoder:decoder\|tickgen:tick_gen\|tick_manch  " "    0.162         0.000 decoder:decoder\|tickgen:tick_gen\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "    0.181         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch  " "    0.208         0.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518019882365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1518019882377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1518019882390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -114.065 CLK  " "   -3.000      -114.065 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 decoder:decoder\|tickgen:tick_gen\|tick_manch  " "   -1.000        -6.000 decoder:decoder\|tickgen:tick_gen\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -5.000 decoder:decoder\|tickgen:tick_gen\|tick_burst  " "   -1.000        -5.000 decoder:decoder\|tickgen:tick_gen\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 Encoder:encoder\|tickgen:TickGenerator\|tick_burst  " "   -1.000        -3.000 Encoder:encoder\|tickgen:TickGenerator\|tick_burst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch  " "   -1.000        -1.000 Encoder:encoder\|tickgen:TickGenerator\|tick_manch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1518019882402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1518019882402 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1518019883364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1518019883364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518019883550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 17:11:23 2018 " "Processing ended: Wed Feb  7 17:11:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518019883550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518019883550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518019883550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518019883550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518019885638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518019885640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 17:11:25 2018 " "Processing started: Wed Feb  7 17:11:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518019885640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518019885640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IrDA -c IrDA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IrDA -c IrDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518019885640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IrDA_7_1200mv_85c_slow.vho /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/ simulation " "Generated file IrDA_7_1200mv_85c_slow.vho in folder \"/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518019886272 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IrDA_7_1200mv_0c_slow.vho /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/ simulation " "Generated file IrDA_7_1200mv_0c_slow.vho in folder \"/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518019886468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IrDA_min_1200mv_0c_fast.vho /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/ simulation " "Generated file IrDA_min_1200mv_0c_fast.vho in folder \"/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518019886665 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IrDA.vho /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/ simulation " "Generated file IrDA.vho in folder \"/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518019886860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IrDA_7_1200mv_85c_vhd_slow.sdo /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/ simulation " "Generated file IrDA_7_1200mv_85c_vhd_slow.sdo in folder \"/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518019886990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IrDA_7_1200mv_0c_vhd_slow.sdo /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/ simulation " "Generated file IrDA_7_1200mv_0c_vhd_slow.sdo in folder \"/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518019887117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IrDA_min_1200mv_0c_vhd_fast.sdo /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/ simulation " "Generated file IrDA_min_1200mv_0c_vhd_fast.sdo in folder \"/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518019887241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IrDA_vhd.sdo /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/ simulation " "Generated file IrDA_vhd.sdo in folder \"/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518019887368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518019887444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 17:11:27 2018 " "Processing ended: Wed Feb  7 17:11:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518019887444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518019887444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518019887444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518019887444 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 293 s " "Quartus II Full Compilation was successful. 0 errors, 293 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518019887590 ""}
