# vsim -sv_seed random uart_tb "+UVM_TESTNAME=word_format_int_test" -do "coverage save word_format_int_5.ucdb -onexit; run -all" -l word_format_int_5.log -c -coverage 
# Start time: 16:51:49 on Aug 21,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_if(fast)
# Loading work.modem_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.uart_agent_pkg(fast)
# Loading work.uart_seq_pkg(fast)
# Loading work.uart_reg_pkg(fast)
# Loading work.modem_agent_pkg(fast)
# Loading work.apb_agent_pkg(fast)
# Loading work.uart_env_pkg(fast)
# Loading work.host_if_seq_pkg(fast)
# Loading work.uart_vseq_pkg(fast)
# Loading work.uart_test_pkg(fast)
# Loading work.serial_if(fast)
# Loading work.interrupt_if(fast)
# Loading work.uart_tb(fast)
# Loading work.uart_16550(fast)
# Loading work.apb_monitor(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading D:/icTools/qsim10.6setupFiles/uvm-1.1d\win64\uvm_dpi.dll
# Sv_Seed = 2275705130
# coverage save word_format_int_5.ucdb -onexit
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test word_format_int_test...
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 49300: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 49595: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 49645: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:1
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 1.
#    Time: 49695 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 164165: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 2.
#    Time: 164215 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 164265: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 508285: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:b
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 508385: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 508435: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8c actual:44 LCR:b
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 511290: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 4.
#    Time: 536195 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 536195: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 536245: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 536245: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5c actual:ac LCR:b
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 5.
#    Time: 536295 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 536295: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 536295: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 536345: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:b
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 536445: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:b
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 560360: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 568855: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 568905: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 568955: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 569005: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 569055: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:c
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 589260: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 593625: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 593675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 593725: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:c
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 8.
#    Time: 593775 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 593825: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 593925: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 593975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:1 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 594125: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:c
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 11.
#    Time: 594175 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 594175: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:1 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 594225: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:c
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 12.
#    Time: 594275 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 622550: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 627015: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 627065: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:d
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 782290: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 784925: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:10
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 785025: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:10
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 785075: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:10
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 785125: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:10
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 785175: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:10
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 786790: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 789210: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 13.
#    Time: 802865 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 802915: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:10
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 803015: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:10
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 803115: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:10
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 1126820: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1132325: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:18
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1132375: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:18
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 1134960: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1135045: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:18
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 17.
#    Time: 1139475 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1160025: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:19
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1160075: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:19
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1160125: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:19
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1160175: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:19
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1160225: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:19
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1160325: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:19
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1183395: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:19
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1183445: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:19
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1183495: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:19
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1183545: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:19
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1297045: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:1b
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 18.
#    Time: 1297095 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1300365: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:1b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 1300365: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:97 actual:4b LCR:1b
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 19.
#    Time: 1308735 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1438405: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:1e
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 20.
#    Time: 1438455 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1486985: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:1f
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 21.
#    Time: 1487035 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 1487035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:1 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1515075: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:20
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1519245: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:20
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 1521120: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 22.
#    Time: 1525355 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1541755: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:21
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1541805: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:21
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1542105: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:21
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 23.
#    Time: 1542155 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1544305: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:21
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 1544355: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1547205: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:21
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 1547255: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1549825: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:21
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 24.
#    Time: 1549875 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1552165: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:21
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 1552215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1841435: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:28
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 25.
#    Time: 1841485 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1908815: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:2a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 1930715: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:2b
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 26.
#    Time: 1930765 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2051015: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:2d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2051165: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:2d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2051215: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:2d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2144775: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:2f
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 2152750: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2153015: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:2f
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 27.
#    Time: 2170025 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2276025: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:32
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2276075: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2370645: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:34
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2370695: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:34
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2370745: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:34
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2370795: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:1e LCR:34
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2370845: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:34
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2370845: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:1e LCR:34
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2370895: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:12 LCR:34
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2370945: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:4 LCR:34
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2370995: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:7 LCR:34
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2373195: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:a LCR:34
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2375815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:15 LCR:34
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2411785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:7 LCR:35
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2411835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:9 LCR:35
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2411885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:8 LCR:35
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2411935: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8 actual:7 LCR:35
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2411985: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:19 LCR:35
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2412035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:1f LCR:35
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2412085: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:15 LCR:35
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2412135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:6 LCR:35
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2415175: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:1e LCR:35
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2444305: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:22 LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2444355: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:22 actual:e LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2444405: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:30 LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2444455: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:30 actual:3f LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2444505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3f actual:12 LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2444555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:14 LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2444605: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:2e LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2444655: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2e actual:26 LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2447835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:26 actual:4 LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2451155: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:34 LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2454475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:34 actual:2c LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2457655: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2c actual:1c LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2461115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:5f LCR:36
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2489585: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5f actual:8 LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2489635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8 actual:21 LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2489685: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:21 actual:c LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2489735: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:5d LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2489785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5d actual:d6 LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2489835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d6 actual:e LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2489885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:58 LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2489935: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:1c LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2493255: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:ae LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2496995: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:ae actual:8f LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2500595: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8f actual:ea LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2504195: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:ea actual:af LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2508075: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:af actual:49 LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2511255: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:49 actual:33 LCR:37
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2514575: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2514575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:33 actual:e LCR:37
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2514625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 2517510: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2517755: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:be LCR:37
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 28.
#    Time: 2534665 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2534665: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2536015: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:38
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2536015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:1f LCR:38
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2536065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2536115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:11 LCR:38
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2536215: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:38
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2536215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:f LCR:38
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 29.
#    Time: 2536265 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2536315: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:38
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2536315: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:b LCR:38
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2536365: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2536415: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:1e LCR:38
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2537915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:17 LCR:38
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2540675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:1f LCR:38
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2588525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:2 LCR:39
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2588575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:b LCR:39
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2588625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:1 LCR:39
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2588675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:6 LCR:39
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2588725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:c LCR:39
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2588775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:10 LCR:39
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2588825: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:21 LCR:39
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2588875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:21 actual:18 LCR:39
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2591495: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:32 LCR:39
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2616345: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:32 actual:19 LCR:3a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2616395: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:25 LCR:3a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2616445: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:25 actual:7 LCR:3a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2616495: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:1b LCR:3a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2616545: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1b actual:31 LCR:3a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2616595: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:3a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2616595: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:31 actual:73 LCR:3a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2616645: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:3a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2616645: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:73 actual:65 LCR:3a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2616695: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:3a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2616695: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:65 actual:63 LCR:3a
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 30.
#    Time: 2616745 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2616745: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:1 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2619455: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:3a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2619455: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:63 actual:6c LCR:3a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 2619505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:1 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2619505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:1 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2623195: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6c actual:26 LCR:3a
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 2626030: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 31.
#    Time: 2641785 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2641785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2642415: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2642415: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:26 actual:d LCR:3b
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 32.
#    Time: 2642465 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2642515: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2642515: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:25 LCR:3b
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2642615: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2642615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:25 actual:68 LCR:3b
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2642715: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:3b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2642715: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:10 LCR:3b
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 35.
#    Time: 2642765 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2642815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:30 actual:2c LCR:3b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2642915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2c actual:79 LCR:3b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2645955: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:79 actual:58 LCR:3b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2649835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:75 LCR:3b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2677045: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:1a LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2677095: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:1c LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2677145: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:10 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2677195: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:2 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2677245: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:4 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2677295: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:15 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2677395: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:3 LCR:3c
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 2682310: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 2695770: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2698625: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2698625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:5 LCR:3c
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 2698630: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2698675: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2698675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:16 LCR:3c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2698725: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2698725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:7 LCR:3c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2698775: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2698775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:c LCR:3c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2698825: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2698825: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:12 LCR:3c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2698875: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2698875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:19 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2698925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:14 LCR:3c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2698975: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:3c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2698975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:12 LCR:3c
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 2701710: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 36.
#    Time: 2718495 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2730535: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2730535: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:1b LCR:3d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2730585: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2730585: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1b actual:d LCR:3d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2730635: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2730635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:18 LCR:3d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2730685: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2730685: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:14 LCR:3d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2730735: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2730735: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:1 LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2730785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:b LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2730835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:1d LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2730885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:b LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2734065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:37 LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2737385: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:37 actual:9 LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2740705: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:27 LCR:3d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2767855: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:27 actual:7 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2767905: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:1 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2767955: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:25 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2768005: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:25 actual:3 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2768055: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:18 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2768105: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:5 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2768155: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:17 LCR:3e
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2768205: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2768205: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:47 LCR:3e
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 37.
#    Time: 2768255 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 2768255: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2770965: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2770965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:47 actual:5d LCR:3e
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 38.
#    Time: 2771015 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2774005: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2774005: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5a actual:72 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 2774055: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:1 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2774055: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:1 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2777185: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:3e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 2777185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:72 actual:5d LCR:3e
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 39.
#    Time: 2806515 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 2806515: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2806515: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2819215: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2819215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5d actual:15 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2819265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:5a LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2819315: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5a actual:58 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2819415: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:2d LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2819465: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2d actual:13 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2819515: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:16 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2819565: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:77 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2851055: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:77 actual:fa LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2851105: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:fa actual:52 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2851155: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:52 actual:63 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2863055: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:63 actual:8a LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2863105: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8a actual:d5 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2863155: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d5 actual:4c LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2863205: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4c actual:97 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2863255: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:97 actual:da LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2863305: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:da actual:e3 LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2863355: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e3 actual:dc LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 2863405: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:dc actual:cb LCR:3f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2911985: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:15 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2912035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:8 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2912085: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8 actual:15 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2912135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:3 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2912185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:17 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2912235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:15 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2912285: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:5 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2912335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:d LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2914395: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:3 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2916875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:9 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2919495: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:1a LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2921975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:4 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2924315: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:1c LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2926795: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:19 LCR:40
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 40.
#    Time: 2926845 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2926845: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 2928995: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 2929045: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 2932035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:16 LCR:40
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2935565: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:27 LCR:41
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2938325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:27 actual:1a LCR:41
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2941365: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:3c LCR:41
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2944265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3c actual:3a LCR:41
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2946885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3a actual:39 LCR:41
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2949505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:39 actual:27 LCR:41
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2952265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:27 actual:3f LCR:41
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 2955165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3f actual:1b LCR:41
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3001765: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1b actual:d LCR:42
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3001815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:17 LCR:42
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3001865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:30 LCR:42
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3001915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:30 actual:67 LCR:42
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3001965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:67 actual:55 LCR:42
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3002015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:55 actual:63 LCR:42
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3002065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:63 actual:73 LCR:42
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3002115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:73 actual:61 LCR:42
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3005575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:61 actual:14 LCR:42
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3042275: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:15 LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3042325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:16 LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3042375: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:c5 LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3042425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c5 actual:e7 LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3042475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e7 actual:e3 LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3042525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e3 actual:c1 LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3042575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c1 actual:4f LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3042625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4f actual:3e LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3045945: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3e actual:9a LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3049265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9a actual:dc LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3052865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:dc actual:ca LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3056185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:ca actual:ec LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3059505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:ec actual:af LCR:43
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3080645: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:c LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3080695: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:19 LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3080745: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:e LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3080795: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:12 LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3080845: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:a LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3080895: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:14 LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3080945: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:19 LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3083425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:17 LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3085905: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:11 LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3088525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:4 LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3091145: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:1c LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3093765: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:19 LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3096245: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:18 LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3098865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:d LCR:44
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3101345: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:11 LCR:44
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 41.
#    Time: 3102235 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 3102235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 3103600: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3123815: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3123815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:2e LCR:45
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3123865: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3123865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2e actual:2f LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3123915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2f actual:3c LCR:45
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3123965: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3123965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3c actual:17 LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3124015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:24 LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3124115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:24 actual:1e LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3124165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:27 LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3149415: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:27 actual:38 LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3149515: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:38 actual:2d LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3149615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2d actual:1c LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3149715: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:9 LCR:45
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3187065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:19 LCR:46
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3187115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:30 LCR:46
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3187165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:30 actual:37 LCR:46
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3187215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:37 actual:55 LCR:46
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3187265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:55 actual:2f LCR:46
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3187315: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2f actual:3b LCR:46
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3187365: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3b actual:39 LCR:46
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3187415: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:39 actual:57 LCR:46
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3190455: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:57 actual:73 LCR:46
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3193915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:73 actual:f LCR:46
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3223625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:22 LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3223675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:22 actual:b9 LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3223725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b9 actual:2f LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3223775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2f actual:d6 LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3223825: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d6 actual:52 LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3223875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:52 actual:de LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3223925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:de actual:87 LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3223975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:87 actual:2 LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3227295: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:bd LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3231035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:bd actual:a4 LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3234635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a4 actual:50 LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3238515: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:50 actual:44 LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3242115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:44 actual:13 LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3245995: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:ef LCR:47
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3269285: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:5 LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3269335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:a LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3269385: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:14 LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3269435: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:1b LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3269485: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1b actual:9 LCR:48
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3269535: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3269535: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:6 LCR:48
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3269585: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3269585: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:f LCR:48
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3269635: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3269635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:16 LCR:48
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 42.
#    Time: 3291835 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3291885: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3291885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:3 LCR:48
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 43.
#    Time: 3291935 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 3291935: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:1 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 3291935: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:1 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3291985: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3291985: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:14 LCR:48
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 44.
#    Time: 3292035 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 3292035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 3292035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3292085: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3292085: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:5 LCR:48
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 3292135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:1 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3321725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:1d LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3321775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:3f LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3321825: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3f actual:17 LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3321875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:5 LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3321925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:2 LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3321975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:31 LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3322025: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:31 actual:5 LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3322075: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:28 LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3346415: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:28 actual:e LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3346615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:3a LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3346715: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3a actual:2a LCR:49
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3376035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2a actual:6 LCR:4a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3376085: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:14 LCR:4a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3376135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:6b LCR:4a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3376185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6b actual:b LCR:4a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3376235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:4a LCR:4a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3376285: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:4a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3376285: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4a actual:56 LCR:4a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3376335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:56 actual:63 LCR:4a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3376385: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:63 actual:4 LCR:4a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3379565: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:5a LCR:4a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3382745: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5a actual:61 LCR:4a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3412395: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:61 actual:6b LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3412445: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6b actual:d4 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3412495: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d4 actual:8b LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3412545: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8b actual:31 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3412595: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:31 actual:70 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3412645: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:70 actual:1a LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3412695: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:e3 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3412745: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e3 actual:68 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3416065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:68 actual:f4 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3419525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f4 actual:d5 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3423125: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d5 actual:97 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3426725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:97 actual:c LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3430325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:d7 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3433785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d7 actual:11 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3437665: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:5b LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3441405: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5b actual:94 LCR:4b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3465365: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:a LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3465415: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:9 LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3465465: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:1e LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3465515: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:9 LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3465565: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:5 LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3465615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:7 LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3465665: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:2 LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3468425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:d LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3471605: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:5 LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3474505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:c LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3477265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:12 LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3480305: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:11 LCR:4c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3507615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:1 LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3507665: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:21 LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3507715: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:21 actual:3b LCR:4d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3507765: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3507765: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3b actual:1f LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3507815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:32 LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3507865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:32 actual:a LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3507915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:13 LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3507965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:6 LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3511145: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:2e LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3514465: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2e actual:1b LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3517925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1b actual:28 LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3521525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:28 actual:1d LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3524985: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:23 LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3528305: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:3f LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3531765: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3f actual:1c LCR:4d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3564455: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:4 LCR:4e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3564505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:74 LCR:4e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3564555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:74 actual:38 LCR:4e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3564605: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:38 actual:2a LCR:4e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3564655: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2a actual:66 LCR:4e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3564705: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:66 actual:49 LCR:4e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3564755: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:49 actual:30 LCR:4e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3564805: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:30 actual:31 LCR:4e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3595795: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:31 actual:3c LCR:4e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3595895: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3c actual:62 LCR:4e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3634585: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:62 actual:23 LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3634635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:1 LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3634685: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:6e LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3634735: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6e actual:9d LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3634785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9d actual:fb LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3634835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:fb actual:da LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3634885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:da actual:27 LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3634935: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:27 actual:f2 LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3668585: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f2 actual:37 LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3668685: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:37 actual:6c LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3668785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6c actual:5a LCR:4f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3696135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:2 LCR:50
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3696185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:1a LCR:50
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3696235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:d LCR:50
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3696285: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:1d LCR:50
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3696335: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:50
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3696335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:17 LCR:50
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3696385: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:6 LCR:50
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3696435: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:50
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3696435: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:f LCR:50
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3696485: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:1a LCR:50
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 45.
#    Time: 3696535 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 3696535: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3698265: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:50
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3698265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:11 LCR:50
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 3703155: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3728965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:7 LCR:51
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3729015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:15 LCR:51
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3729065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:33 LCR:51
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3729115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:33 actual:26 LCR:51
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3729165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:26 actual:3a LCR:51
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3729215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3a actual:3d LCR:51
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3729265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3d actual:34 LCR:51
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3731655: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:34 actual:32 LCR:51
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3734555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:32 actual:25 LCR:51
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3741185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:25 actual:d LCR:52
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3741285: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:19 LCR:52
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3743485: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:23 LCR:52
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3746805: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:43 LCR:52
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3749845: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:43 actual:2c LCR:52
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3752885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2c actual:3f LCR:52
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3755925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3f actual:18 LCR:52
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3759105: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:7d LCR:52
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3792915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7d actual:59 LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3792965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:59 actual:75 LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3793015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:75 actual:83 LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3793065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:83 actual:f6 LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3793115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f6 actual:b2 LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3793165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b2 actual:95 LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3793215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:95 actual:b7 LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3793265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b7 actual:db LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3796305: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:db actual:2d LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3799765: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2d actual:92 LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3803085: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:92 actual:5e LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3806405: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5e actual:90 LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3810005: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:90 actual:d4 LCR:53
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3842785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:11 LCR:54
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3842835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:a LCR:54
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3842885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:12 LCR:54
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3842935: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:18 LCR:54
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3842985: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:19 LCR:54
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3843035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:6 LCR:54
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3843085: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:9 LCR:54
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3843135: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:54
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3843135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:17 LCR:54
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 46.
#    Time: 3843185 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3844915: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:54
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3844915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:1d LCR:54
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 47.
#    Time: 3844965 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3847115: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:54
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3847115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:11 LCR:54
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 48.
#    Time: 3847165 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3849175: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:54
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3849175: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:13 LCR:54
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 49.
#    Time: 3849225 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3851235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:c LCR:54
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 3854190: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 3854275: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:13 LCR:54
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 50.
#    Time: 3863385 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 3863385: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3884385: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3884385: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:17 LCR:55
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3884435: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3884435: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:c LCR:55
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3884485: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3884485: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:1c LCR:55
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3884535: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3884535: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:10 LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3884585: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:14 LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3884635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:17 LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3884685: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:a LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3884735: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:3e LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3887635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3e actual:7 LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3890675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:33 LCR:55
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 3893995: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:33 actual:39 LCR:55
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 3903950: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3922975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:39 actual:30 LCR:56
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3923025: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:56
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3923025: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:30 actual:23 LCR:56
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3923075: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:f LCR:56
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3923125: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:56
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3923125: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:3b LCR:56
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 3923175: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:56
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3923175: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3b actual:33 LCR:56
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3923225: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:33 actual:43 LCR:56
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3923275: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:43 actual:57 LCR:56
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3923325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:57 actual:6a LCR:56
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3965145: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6a actual:25 LCR:56
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 3965245: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:25 actual:33 LCR:56
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3988785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:33 actual:2 LCR:57
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3988835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:6a LCR:57
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3988885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6a actual:68 LCR:57
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3988935: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:68 actual:75 LCR:57
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3988985: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:75 actual:6 LCR:57
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3989035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:2d LCR:57
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3989085: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2d actual:29 LCR:57
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3989135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:29 actual:69 LCR:57
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 3992595: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:69 actual:88 LCR:57
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4019325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8 actual:4 LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4019375: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:18 LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4019425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:15 LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4019475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:1a LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4019525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:e LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4019575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:17 LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4019625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:1f LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4019675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:f LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4022155: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:b LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4024915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:1b LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4027815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1b actual:1e LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4030715: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:1 LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4033335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:a LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4035955: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:c LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4038855: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:16 LCR:58
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4061925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:1c LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4061975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:6 LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4062025: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:13 LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4062075: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:12 LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4062125: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:4 LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4062175: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:1e LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4062225: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:2e LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4062275: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2e actual:1d LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4087065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:b LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4087115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:27 LCR:59
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4087165: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4087165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:27 actual:35 LCR:59
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4087215: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4087215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:35 actual:1e LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4087265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:24 LCR:59
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4118815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:24 actual:13 LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4118865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:3c LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4118915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3c actual:1a LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4118965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:6 LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4119015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:23 LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4119065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:2 LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4119115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:31 LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4119165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:31 actual:71 LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4122485: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:71 actual:72 LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4125805: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:72 actual:62 LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4129125: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:62 actual:16 LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4132725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:4b LCR:5a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4135905: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4b actual:39 LCR:5a
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 51.
#    Time: 4153475 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 4153475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4168065: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:5b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4168065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:39 actual:54 LCR:5b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4168115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:54 actual:58 LCR:5b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4168165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:46 LCR:5b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4168215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:46 actual:10 LCR:5b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4168265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:41 LCR:5b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4168315: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:41 actual:88 LCR:5b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4168365: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:88 actual:5e LCR:5b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4168415: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5e actual:45 LCR:5b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4171875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:45 actual:5f LCR:5b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4191525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:b LCR:5c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4191625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:1 LCR:5c
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 52.
#    Time: 4191775 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 4191775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 4191775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4191825: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:5c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4191825: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:12 LCR:5c
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4191925: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:5c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4191925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:14 LCR:5c
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 54.
#    Time: 4191975 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 4191975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:1 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4192025: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:5c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4192025: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:19 LCR:5c
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 55.
#    Time: 4192075 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 4192075: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4194365: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:5c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4194365: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:11 LCR:5c
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 56.
#    Time: 4194415 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 4194415: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:1 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4197125: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:5c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4197125: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:18 LCR:5c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 4214665: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:1 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4221505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:14 LCR:5d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4221555: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4221555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:10 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4221605: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:15 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4221655: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:4 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4221705: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:1 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4221755: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:3 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4221805: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:19 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4221855: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:30 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4224895: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:30 actual:24 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4228215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:24 actual:1d LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4231675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:23 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4234855: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:3 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4238455: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:33 LCR:5d
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 57.
#    Time: 4238505 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 4238505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4241215: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4241215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:33 actual:2e LCR:5d
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 58.
#    Time: 4241265 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 4241265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 4241265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4244115: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:5d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4244115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2e actual:1f LCR:5d
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 59.
#    Time: 4266885 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 4266885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:1 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4270805: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4270805: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:3b LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4270855: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3b actual:27 LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4270905: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:27 actual:3e LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4270955: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3e actual:3 LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4271005: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:b LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4271055: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:35 LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4271105: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:35 actual:12 LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4271155: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:d LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4274615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:6b LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4278215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6b actual:43 LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4281675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:43 actual:4d LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4285555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4d actual:7f LCR:5e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4316325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7f actual:41 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4316375: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:41 actual:56 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4316425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:56 actual:23 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4316475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:58 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4316525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:74 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4316575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:74 actual:33 LCR:5f
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4316625: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4316625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:33 actual:3f LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4316675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3f actual:2f LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4320555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2f actual:68 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4324435: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:68 actual:97 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4328455: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:97 actual:77 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4332335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:77 actual:b7 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4336495: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b7 actual:92 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4340515: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:92 actual:e6 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4344535: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e6 actual:96 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4348695: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:96 actual:d3 LCR:5f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4378745: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:17 LCR:60
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4378795: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4378795: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:1f LCR:60
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4378845: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4378845: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:1e LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4378895: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:14 LCR:60
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4378945: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4378945: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:18 LCR:60
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4378995: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4378995: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:1e LCR:60
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4379045: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4379045: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:6 LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4379095: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:a LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4381255: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:11 LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4383875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:b LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4386075: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:9 LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4388695: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:1e LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4391175: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:a LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4393795: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:1e LCR:60
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4413725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:a LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4413775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:7 LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4413825: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:17 LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4413875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:12 LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4413925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:5 LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4413975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:b LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4414025: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:e LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4414075: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:13 LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4416265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:2b LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4418885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2b actual:1 LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4421645: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:24 LCR:61
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4443905: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:24 actual:3c LCR:62
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4443955: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3c actual:24 LCR:62
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4444005: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:24 actual:36 LCR:62
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4444055: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:36 actual:15 LCR:62
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4444105: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:f LCR:62
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4444155: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:6 LCR:62
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4444205: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:10 LCR:62
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4444255: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:19 LCR:62
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4479135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:72 LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4479185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:72 actual:5b LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4479235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5b actual:57 LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4479285: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:57 actual:7f LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4479335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7f actual:30 LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4479385: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:30 actual:63 LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4479435: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:63 actual:47 LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4479485: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:47 actual:4a LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4482615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4a actual:a5 LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4486075: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a5 actual:f8 LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4489395: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f8 actual:1 LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4492715: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:55 LCR:63
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4521445: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:16 LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4521495: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:18 LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4521545: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:17 LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4521595: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:c LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4521645: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:d LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4521695: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:e LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4521745: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:19 LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4521795: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:f LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4523865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:1 LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4526345: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:5 LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4529105: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:15 LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4531725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:13 LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4534345: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:4 LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4536965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:1b LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4539725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1b actual:1c LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4542205: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:1f LCR:64
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4563545: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:16 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4563595: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:b LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4563645: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:5 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4563695: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:19 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4563745: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:5 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4563795: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:12 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4563845: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:14 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4563895: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:19 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4587565: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:17 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4587615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:19 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4587665: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:34 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4587715: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:34 actual:3f LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4587765: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3f actual:21 LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4587815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:21 actual:3a LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4587865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3a actual:1c LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4587915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:b LCR:65
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4621995: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:7 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4622045: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:c LCR:66
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4622095: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4622095: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:2d LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4622145: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2d actual:23 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4622195: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:39 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4622245: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:39 actual:15 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4622295: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:10 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4622345: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:24 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4648675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:24 actual:45 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4648725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:45 actual:29 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4648775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:29 actual:13 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4658615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:23 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4658665: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:e LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4658715: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:69 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4658765: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:69 actual:53 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4658815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:53 actual:58 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4658865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:59 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4658915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:59 actual:35 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4658965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:35 actual:79 LCR:66
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4717425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:79 actual:7f LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4717475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7f actual:a7 LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4717525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a7 actual:47 LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4717575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:47 actual:f9 LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4717625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f9 actual:87 LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4717675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:87 actual:4f LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4717725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4f actual:ae LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4717775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:ae actual:38 LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4720675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:38 actual:e6 LCR:67
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 60.
#    Time: 4720725 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 4720725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4723715: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4723715: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e6 actual:e8 LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 4723765: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4727315: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e8 actual:bf LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4730775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:bf actual:bd LCR:67
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4754285: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:b LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4754335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:4 LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4754385: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:1e LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4754435: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:1d LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4754485: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:1a LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4754535: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:12 LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4754635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:e LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4757255: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:2 LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4759875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:1d LCR:68
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 61.
#    Time: 4759925 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 4759925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4762495: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4762495: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:16 LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 4762545: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:1 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4765115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:14 LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4768015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:6 LCR:68
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4770635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:9 LCR:68
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 4794290: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4794445: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:1e LCR:69
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4794495: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:a LCR:69
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4794545: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:21 LCR:69
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4794595: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:21 actual:e LCR:69
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4794645: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:13 LCR:69
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4794695: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:2d LCR:69
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4794745: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2d actual:5 LCR:69
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4794795: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:69
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4794795: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:b LCR:69
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 62.
#    Time: 4794845 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 4794845: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 4794845: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4798815: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:69
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4798815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:1c LCR:69
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 4801965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:1 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 4801965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:1 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4829875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:16 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4829925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:32 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4829975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:32 actual:17 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4830025: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:30 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4830075: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:30 actual:25 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4830125: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:25 actual:56 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4830175: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:56 actual:59 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4830225: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:59 actual:76 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4833545: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:76 actual:4c LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4836865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4c actual:27 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4840325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:27 actual:37 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4843785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:37 actual:15 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 4846965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:33 LCR:6a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4851265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:33 actual:2f LCR:6b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4854865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2f actual:56 LCR:6b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4858465: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:56 actual:9e LCR:6b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4862065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9e actual:95 LCR:6b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4865665: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:95 actual:d0 LCR:6b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4869405: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d0 actual:83 LCR:6b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4873005: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:83 actual:ae LCR:6b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 4876885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:ae actual:6 LCR:6b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4901095: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:a LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4901145: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:1 LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4901195: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:16 LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4901245: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:1d LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4901295: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:e LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4901345: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:1c LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4901395: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:11 LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4901445: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:12 LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4903925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:5 LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4906965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:1b LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4909865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1b actual:f LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4912765: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:9 LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4915665: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:10 LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4918705: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:1e LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4921465: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:16 LCR:6c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 4924365: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:7 LCR:6c
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 4946900: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4954375: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:1 LCR:6d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4954425: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:0 LCR:6d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4954425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:22 LCR:6d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4954475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:22 actual:8 LCR:6d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4954525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8 actual:33 LCR:6d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4954625: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:6d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4954625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:33 actual:9 LCR:6d
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 4954675: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:6d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4954675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:17 LCR:6d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4954725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:35 LCR:6d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4958045: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:35 actual:13 LCR:6d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 4961505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:15 LCR:6d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5012125: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:8 LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5012175: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8 actual:76 LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5012225: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:76 actual:5c LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5012275: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5c actual:38 LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5012325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:38 actual:52 LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5012375: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:52 actual:12 LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5012425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:56 LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5012475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:56 actual:57 LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5042205: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:57 actual:6c LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5042255: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6c actual:58 LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5042305: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:4f LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5042355: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4f actual:29 LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5042405: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:29 actual:5f LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5042455: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5f actual:71 LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5042505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:71 actual:d LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5042555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:b LCR:6e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5061235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:35 LCR:6f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5064555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:35 actual:3e LCR:6f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5068575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3e actual:37 LCR:6f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5072735: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:37 actual:bf LCR:6f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5076895: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:bf actual:b7 LCR:6f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5081055: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b7 actual:e9 LCR:6f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5085355: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e9 actual:cf LCR:6f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5089515: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:cf actual:8f LCR:6f
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 5112750: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5112785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:4 LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5112835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:1b LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5112885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1b actual:1d LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5112935: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:4 LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5112985: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:13 LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5113035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:3 LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5113085: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:6 LCR:70
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5113135: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5113135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:1d LCR:70
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 63.
#    Time: 5113185 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5116035: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5116035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:12 LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 5116085: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5118515: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:1a LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5120995: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:12 LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5123615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:d LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5126095: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:17 LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5128715: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:14 LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5131335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:1a LCR:70
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5153405: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:17 LCR:71
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5153455: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:d LCR:71
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5153505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:5 LCR:71
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5153555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:27 LCR:71
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5153605: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:27 actual:32 LCR:71
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5153655: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:32 actual:39 LCR:71
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5153705: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:39 actual:25 LCR:71
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5153755: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:25 actual:21 LCR:71
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5156095: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:21 actual:1e LCR:71
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5179865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:3d LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5179915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3d actual:24 LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5179965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:24 actual:69 LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5180015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:69 actual:4d LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5180065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4d actual:f LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5180115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:55 LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5180165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:55 actual:73 LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5180215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:73 actual:7f LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5183255: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7f actual:18 LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5186295: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:4b LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5189475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4b actual:2f LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5192655: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2f actual:7a LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5195835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7a actual:59 LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5199015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:59 actual:51 LCR:72
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5226525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:51 actual:5a LCR:73
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5226575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5a actual:f6 LCR:73
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5226625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f6 actual:31 LCR:73
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5226675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:31 actual:3f LCR:73
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5226725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3f actual:2d LCR:73
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5226775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2d actual:de LCR:73
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5226825: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:de actual:83 LCR:73
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5226875: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:83 actual:24 LCR:73
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5229915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:24 actual:a9 LCR:73
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5233095: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a9 actual:69 LCR:73
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 5267800: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5267815: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:c LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5267865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:9 LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5267915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:13 LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5267965: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:1d LCR:74
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5268065: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5268065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:7 LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5268115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:f LCR:74
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5268165: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5268165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:1f LCR:74
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 64.
#    Time: 5268215 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5270505: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5270505: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:1b LCR:74
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 65.
#    Time: 5270555 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5272565: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5272565: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1b actual:18 LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 5272615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:0
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5274765: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:a LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5277105: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:1a LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5279585: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:2 LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5281925: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:19 LCR:74
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5284685: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:b LCR:74
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 66.
#    Time: 5290435 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(133) @ 5290435: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR FE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5306075: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:75
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5306125: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5306125: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:f LCR:75
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5306175: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5306175: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f actual:1d LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5306225: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:13 LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5306275: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:1e LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5306325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:1f LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5306375: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:1d LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5306425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:29 LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5309325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:29 actual:39 LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5312225: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:39 actual:7 LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5315265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:d LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5318165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:38 LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5321065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:38 actual:26 LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5324105: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:26 actual:32 LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5327145: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:32 actual:23 LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5330185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:3e LCR:75
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5356475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3e actual:16 LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5356525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:3c LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5356575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3c actual:11 LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5356625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:1d LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5356675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:49 LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5356725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:49 actual:37 LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5356775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:37 actual:72 LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5356825: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:72 actual:4 LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5359865: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4 actual:26 LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5363185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:26 actual:28 LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5366645: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:28 actual:1a LCR:76
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5397135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:21 LCR:77
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5397185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:21 actual:38 LCR:77
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5397235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:38 actual:21 LCR:77
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5397335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:21 actual:29 LCR:77
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5397385: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:29 actual:b5 LCR:77
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5397435: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b5 actual:32 LCR:77
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5397485: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:32 actual:ba LCR:77
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5400945: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:ba actual:66 LCR:77
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5404545: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:66 actual:a LCR:77
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5408285: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:63 LCR:77
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5433915: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:12 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5434015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:18 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5434065: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:7 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5434115: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:2 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5434165: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2 actual:12 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5434215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:12 actual:14 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5434265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:15 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5436605: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:e LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5439365: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:1 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5441985: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:1a LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5444605: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:14 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5447365: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:14 actual:1 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5450265: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:d LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5452885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:13 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5455785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:10 LCR:78
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5479635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:13 LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5479685: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:9 LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5479735: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:9 actual:c LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5479785: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:c actual:34 LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5479835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:34 actual:1d LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5479885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:28 LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5479935: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:28 actual:1c LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5479985: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1c actual:30 LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5483025: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:30 actual:1a LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5486205: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:e LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5489245: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:1d LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5492425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:2b LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5495745: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2b actual:1f LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5498645: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:34 LCR:79
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5522755: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:34 actual:15 LCR:7a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5522805: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:25 LCR:7a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5522855: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:7a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5522855: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:25 actual:32 LCR:7a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5522905: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:7a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5522905: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:32 actual:5c LCR:7a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5522955: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:7a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5522955: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5c actual:55 LCR:7a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5523005: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:7a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5523005: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:55 actual:23 LCR:7a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5523055: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:7a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5523055: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:23 actual:6f LCR:7a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5523105: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6f actual:42 LCR:7a
# UVM_WARNING ../agents/uart_agent/uart_monitor.svh(95) @ 5526080: uvm_test_top.m_env.m_rx_uart_agent.m_uart_monitor [startBitErrorDetect] False start bit detected
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5560555: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:0 FE:1 LCR:7a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5560555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:42 actual:4e LCR:7a
# ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin 'lsr_read_cg.FIFO_ERROR_STATUS.missing_fifo_error' is 67.
#    Time: 5560605 ns  Iteration: 1  Region: /uvm_pkg::uvm_task_phase::execute
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(129) @ 5560605: uvm_test_top.m_env.rx_sb [monitor_uart] Error in LSR PE bit - expected:0 actual:1
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5560655: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:7a
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5560655: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4e actual:5f LCR:7a
# UVM_INFO ../uvm_tb/env/uart_rx_scoreboard.svh(93) @ 5591425: uvm_test_top.m_env.rx_sb [monitor_uart] RX Data error detected: PE:1 FE:1 LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5591425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5f actual:5e LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5591475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5e actual:7b LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5591525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7b actual:17 LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5591575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:18 LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5591625: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:66 LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5591675: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:66 actual:1f LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5591725: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:55 LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5591775: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:55 actual:f5 LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5595235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:f5 actual:3e LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5598835: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3e actual:98 LCR:7b
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5638225: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:16 LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5638275: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:16 actual:1a LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5638325: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1a actual:e LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5638375: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:10 LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5638425: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:10 actual:11 LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5638475: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:11 actual:d LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5638525: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:18 LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5641335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:17 LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5644375: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:17 actual:13 LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5647275: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:b LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5653215: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:13 LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5655975: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:13 actual:e LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(100) @ 5659155: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:e actual:1d LCR:7c
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5684245: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1d actual:6 LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5684295: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:6 actual:a LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5684345: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:a actual:b LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5684395: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:b actual:1 LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5684445: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:37 LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5684495: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:37 actual:2d LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5684595: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:2d actual:15 LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5687635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:25 LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5690955: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:25 actual:3e LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5694275: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3e actual:1 LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5697735: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1 actual:26 LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(106) @ 5701195: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:26 actual:3b LCR:7d
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5729885: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3b actual:36 LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5729935: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:36 actual:15 LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5729985: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:15 actual:39 LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5730035: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:39 actual:1e LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5730085: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1e actual:24 LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5730135: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:24 actual:58 LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5730185: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:7c LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5730235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7c actual:54 LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5733555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:54 actual:19 LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5737015: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:19 actual:79 LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(112) @ 5740615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:79 actual:18 LCR:7e
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5772285: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:18 actual:3 LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5772335: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:3 actual:58 LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5772385: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:7 LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5772435: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:7 actual:5 LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5772485: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:5 actual:aa LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5772535: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:aa actual:52 LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5772585: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:52 actual:eb LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5772635: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:eb actual:83 LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5776235: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:83 actual:cf LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5780395: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:cf actual:8f LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5784555: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:8f actual:58 LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5788575: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:58 actual:d LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5792595: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:d actual:1f LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5796615: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:1f actual:4d LCR:7f
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(118) @ 5800495: uvm_test_top.m_env.rx_sb [monitor_uart] Error in observed UART RX data expected:4d actual:9 LCR:7f
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 5821625: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../uvm_tb/env/baud_rate_checker.svh(144) @ 5821625: uvm_test_top.m_env.br_sb [report_phase] No baud rate errors detected
# UVM_INFO ../uvm_tb/env/uart_modem_scoreboard.svh(207) @ 5821625: uvm_test_top.m_env.modem_sb [uart_modem_scoreboard::report_phase] No modem errors observed
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(159) @ 5821625: uvm_test_top.m_env.rx_sb [report_phase] 58 characters received with undetected errors from 1560 received overall
# UVM_ERROR ../uvm_tb/env/uart_rx_scoreboard.svh(162) @ 5821625: uvm_test_top.m_env.rx_sb [report_phase] 908 characters received with data_errors from 1560 received overall
# UVM_INFO ../uvm_tb/env/uart_tx_scoreboard.svh(134) @ 5821625: uvm_test_top.m_env.tx_sb [report_phase] 1455 characters transmitted from the UART with no errors
# UVM_ERROR ../uvm_tb/tests/word_format_int_test.svh(48) @ 5821625: uvm_test_top [*** UVM TEST FAILED ***] RX or TX data errors detected - see scoreboard reports for more detail
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  174
# UVM_WARNING :   26
# UVM_ERROR :  969
# UVM_FATAL :    0
# ** Report counts by id
# [*** UVM TEST FAILED ***]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [monitor_uart]  1133
# [report_phase]     4
# [startBitErrorDetect]    26
# [uart_modem_scoreboard::report_phase]     1
# ** Note: $finish    : D:/icTools/qsim10.6setupFiles/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5821625 ns  Iteration: 67  Instance: /uart_tb
# Saving coverage database on exit...
# End time: 16:52:11 on Aug 21,2023, Elapsed time: 0:00:22
# Errors: 56, Warnings: 0
