INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/CIMD512X64NR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIMD512X64NR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/CIMD64X64NR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIMD64X64NR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/CIM_576X64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIM_576X64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/CIM_Group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIM_Group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/Quantization_Group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Quantization_Group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/Sliding_Window_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/Syn_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syn_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/Tile_576X8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tile_576X8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/cimd_accu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cimd_accu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/cimd_accu_nordy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cimd_accu_nordy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/cimd_colgrp_nordy_nr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cimd_colgrp_nordy_nr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/cimd_colgrp_nr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cimd_colgrp_nr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/cimd_repair_en_512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cimd_repair_en_512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sources_1/new/cimd_repair_en_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cimd_repair_en_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sim_1/new/tb_CIM_Group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CIM_Group
INFO: [VRFC 10-2458] undeclared symbol o_Cluster_num, assumed default net type wire [C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sim_1/new/tb_CIM_Group.v:116]
INFO: [VRFC 10-2458] undeclared symbol o_Group_num, assumed default net type wire [C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sim_1/new/tb_CIM_Group.v:117]
INFO: [VRFC 10-2458] undeclared symbol o_Layer_num, assumed default net type wire [C:/work_file/grade1/GROUP_RTL_CODE/project_1/project_1.srcs/sim_1/new/tb_CIM_Group.v:118]
