// SPDX-License-Identifier: Apache-2.0
/**
 * Copyright (C) 2026 dlwlzzero <dlwlzzero@gmail.com>
 *
 * @file   hvx_hexagon_protos.h
 * @date   27 Sep 2026
 * @brief  Host emulation of the HVX intrinsics the M=1 small-op,
 *         decode-attention and M=1 MoE expert kernels use, one IEEE f32
 *         operation per lane
 * @see    https://github.com/nntrainer/nntrainer
 * @author dlwlzzero <dlwlzzero@gmail.com>
 * @bug    No known bugs except for NYI items
 *
 * THE PREMISE: one Vsf multiply / add / subtract is one IEEE-754 f32
 * operation, round to nearest even, subnormals kept. That is what
 * HvxSwigluDet.MatchesScalarBitExact confirmed on the device (rule 24), and
 * what HvxM1Ops.* re-checks for these kernels. Each lane below stores
 * through a volatile so the host compiler cannot contract or reassociate.
 * The integer ops, the byte rotate, the predicate ops and the mux move
 * bits exactly; vmin / vmax on finite values are exact by definition, and
 * Vsf_equals_Vw is one exactly representable int -> f32 conversion for
 * |w| <= 2^24 (plan 81 section 3.3 adds these for the attention kernel).
 * What this emulation cannot see: an aligned-load fault (the small ops use
 * HVX_UVector everywhere; the attention kernel's cache loads are aligned
 * -- a review item), inf/NaN encodings, and timing.
 *
 * vror follows the PRM: Vd.ub[i] = Vu.ub[(i + Rt) mod 128]. The reduction
 * that uses it gives the same bits in either direction (IEEE add
 * commutes), which m1_ops_det.h's comment spells out.
 */

#ifndef __NNTRAINER_HVX_EMU_HVX_HEXAGON_PROTOS_H__
#define __NNTRAINER_HVX_EMU_HVX_HEXAGON_PROTOS_H__

#include <stdint.h>
#include <string.h>

#include "hexagon_types.h"

static inline float hvx_emu_f(int32_t w) {
  float f;
  memcpy(&f, &w, sizeof(f));
  return f;
}
static inline int32_t hvx_emu_w(float f) {
  int32_t w;
  memcpy(&w, &f, sizeof(w));
  return w;
}

static inline HVX_Vector Q6_V_vzero(void) {
  HVX_Vector r;
  memset(&r, 0, sizeof(r));
  return r;
}

static inline HVX_Vector Q6_V_vsplat_R(int32_t x) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    r.w[i] = x;
  }
  return r;
}

#define HVX_EMU_SF_BINOP(name, op)                                             \
  static inline HVX_Vector name(HVX_Vector a, HVX_Vector b) {                  \
    HVX_Vector r;                                                              \
    for (int i = 0; i < HVX_EMU_LANES; ++i) {                                  \
      volatile float t = hvx_emu_f(a.w[i]) op hvx_emu_f(b.w[i]);               \
      r.w[i] = hvx_emu_w(t);                                                   \
    }                                                                          \
    return r;                                                                  \
  }
HVX_EMU_SF_BINOP(Q6_Vsf_vadd_VsfVsf, +)
HVX_EMU_SF_BINOP(Q6_Vsf_vsub_VsfVsf, -)
HVX_EMU_SF_BINOP(Q6_Vsf_vmpy_VsfVsf, *)
#undef HVX_EMU_SF_BINOP

/* max / min: exact on finite values (the kernels keep every lane finite;
   the mask fill is -FLT_MAX, not -inf). Equal values are the same bits
   except +-0, which attn_m1_det.h shows cannot both occur in a score. */
static inline HVX_Vector Q6_Vsf_vmax_VsfVsf(HVX_Vector a, HVX_Vector b) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    const float x = hvx_emu_f(a.w[i]), y = hvx_emu_f(b.w[i]);
    r.w[i] = (x > y) ? a.w[i] : b.w[i];
  }
  return r;
}
static inline HVX_Vector Q6_Vsf_vmin_VsfVsf(HVX_Vector a, HVX_Vector b) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    const float x = hvx_emu_f(a.w[i]), y = hvx_emu_f(b.w[i]);
    r.w[i] = (x < y) ? a.w[i] : b.w[i];
  }
  return r;
}

/* int32 -> f32, numeric (hvx_convert.h: NOT a reinterpret on v79). Exact
   for |w| <= 2^24; hvx_exp_det_sf's k is within [-127, 123]. */
static inline HVX_Vector Q6_Vsf_equals_Vw(HVX_Vector a) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    r.w[i] = hvx_emu_w((float)a.w[i]);
  }
  return r;
}

#define HVX_EMU_W_BINOP(name, op)                                              \
  static inline HVX_Vector name(HVX_Vector a, HVX_Vector b) {                  \
    HVX_Vector r;                                                              \
    for (int i = 0; i < HVX_EMU_LANES; ++i) {                                  \
      r.w[i] = (int32_t)((uint32_t)a.w[i] op(uint32_t) b.w[i]);                \
    }                                                                          \
    return r;                                                                  \
  }
HVX_EMU_W_BINOP(Q6_Vw_vadd_VwVw, +)
HVX_EMU_W_BINOP(Q6_Vw_vsub_VwVw, -)
#undef HVX_EMU_W_BINOP

static inline HVX_Vector Q6_Vuw_vlsr_VuwR(HVX_Vector a, int32_t n) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    r.w[i] = (int32_t)((uint32_t)a.w[i] >> (n & 31));
  }
  return r;
}

static inline HVX_Vector Q6_Vw_vasl_VwR(HVX_Vector a, int32_t n) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    r.w[i] = (int32_t)((uint32_t)a.w[i] << (n & 31));
  }
  return r;
}

/* Vx += Vu << Rt, word lanes, wrapping. */
static inline HVX_Vector Q6_Vw_vaslacc_VwVwR(HVX_Vector x, HVX_Vector u,
                                             int32_t n) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    r.w[i] = (int32_t)((uint32_t)x.w[i] + ((uint32_t)u.w[i] << (n & 31)));
  }
  return r;
}

/* Predicates: one flag per byte; the word compare sets a lane's 4 bytes. */
static inline HVX_VectorPred Q6_Q_vcmp_gt_VwVw(HVX_Vector a, HVX_Vector b) {
  HVX_VectorPred q;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    const uint8_t f = (a.w[i] > b.w[i]) ? 1u : 0u;
    memset(q.q + 4 * i, f, 4);
  }
  return q;
}

/* vsetq2(Rt): bytes 0 .. ((Rt - 1) & 127) set, so 128 (and 0) set all --
   unlike vsetq, whose Rt = 128 wraps to none. The kernels pass 4..128. */
static inline HVX_VectorPred Q6_Q_vsetq2_R(int32_t n) {
  HVX_VectorPred q;
  const int last = (n - 1) & (4 * HVX_EMU_LANES - 1);
  for (int i = 0; i < 4 * HVX_EMU_LANES; ++i) {
    q.q[i] = (i <= last) ? 1u : 0u;
  }
  return q;
}

/* Vd = Qt ? Vu : Vv, per byte. */
static inline HVX_Vector Q6_V_vmux_QVV(HVX_VectorPred q, HVX_Vector a,
                                       HVX_Vector b) {
  HVX_Vector r;
  const uint8_t *pa = (const uint8_t *)a.w, *pb = (const uint8_t *)b.w;
  uint8_t *pr = (uint8_t *)r.w;
  for (int i = 0; i < 4 * HVX_EMU_LANES; ++i) {
    pr[i] = q.q[i] ? pa[i] : pb[i];
  }
  return r;
}

static inline HVX_Vector Q6_V_vror_VR(HVX_Vector a, int32_t bytes) {
  HVX_Vector r;
  const uint8_t *src = (const uint8_t *)a.w;
  uint8_t *dst = (uint8_t *)r.w;
  for (int i = 0; i < 4 * HVX_EMU_LANES; ++i) {
    dst[i] = src[(i + bytes) & (4 * HVX_EMU_LANES - 1)];
  }
  return r;
}

static inline int32_t Q6_R_vextract_VR(HVX_Vector a, int32_t byte_off) {
  int32_t w;
  memcpy(&w, (const uint8_t *)a.w + (byte_off & (4 * HVX_EMU_LANES - 1)),
         sizeof(w));
  return w;
}

/* [#157] The integer ops of the M=1 MoE path's quantizer and GEMV
   (hvx_quant_u8.c, hvx_gemm_u8i4_wh.c), so moe_m1_split_host_check.c runs
   those sources whole. Byte / halfword lanes are the vector's memory
   order, little-endian as on the DSP. */
static inline HVX_Vector Q6_Vw_vmax_VwVw(HVX_Vector a, HVX_Vector b) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    r.w[i] = a.w[i] > b.w[i] ? a.w[i] : b.w[i];
  }
  return r;
}
static inline HVX_Vector Q6_Vw_vmin_VwVw(HVX_Vector a, HVX_Vector b) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    r.w[i] = a.w[i] < b.w[i] ? a.w[i] : b.w[i];
  }
  return r;
}

/* vpack(Vu, Vv):sat -- Vv's narrowed lanes in the low half, Vu's in the
   high half, in order (V79 HVX PRM "Pack"; hvx_quant_u8.c relies on it). */
static inline HVX_Vector Q6_Vh_vpack_VwVw_sat(HVX_Vector u, HVX_Vector v) {
  int16_t h[2 * HVX_EMU_LANES];
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    const int32_t lo = v.w[i], hi = u.w[i];
    h[i] = (int16_t)(lo > 32767 ? 32767 : lo < -32768 ? -32768 : lo);
    h[i + HVX_EMU_LANES] = (int16_t)(hi > 32767    ? 32767
                                     : hi < -32768 ? -32768
                                                   : hi);
  }
  HVX_Vector r;
  memcpy(r.w, h, sizeof(h));
  return r;
}
static inline HVX_Vector Q6_Vub_vpack_VhVh_sat(HVX_Vector u, HVX_Vector v) {
  int16_t hu[2 * HVX_EMU_LANES], hv[2 * HVX_EMU_LANES];
  uint8_t b[4 * HVX_EMU_LANES];
  memcpy(hu, u.w, sizeof(hu));
  memcpy(hv, v.w, sizeof(hv));
  for (int i = 0; i < 2 * HVX_EMU_LANES; ++i) {
    b[i] = (uint8_t)(hv[i] > 255 ? 255 : hv[i] < 0 ? 0 : hv[i]);
    b[i + 2 * HVX_EMU_LANES] = (uint8_t)(hu[i] > 255 ? 255
                                         : hu[i] < 0 ? 0
                                                     : hu[i]);
  }
  HVX_Vector r;
  memcpy(r.w, b, sizeof(b));
  return r;
}

static inline HVX_Vector Q6_V_vand_VV(HVX_Vector a, HVX_Vector b) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    r.w[i] = a.w[i] & b.w[i];
  }
  return r;
}

/* Halfword lanes shifted left, bits crossing the byte boundary inside a
   halfword as on the DSP. */
static inline HVX_Vector Q6_Vh_vasl_VhR(HVX_Vector a, int32_t n) {
  uint16_t h[2 * HVX_EMU_LANES];
  memcpy(h, a.w, sizeof(h));
  for (int i = 0; i < 2 * HVX_EMU_LANES; ++i) {
    h[i] = (uint16_t)(h[i] << (n & 15));
  }
  HVX_Vector r;
  memcpy(r.w, h, sizeof(h));
  return r;
}

static inline HVX_Vector Q6_Vw_vasr_VwR(HVX_Vector a, int32_t n) {
  HVX_Vector r;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    r.w[i] = a.w[i] >> (n & 31);
  }
  return r;
}

/* Vx.w[i] += sum_j Vu.ub[4i + j] * Vv.b[4i + j], wrapping. */
static inline HVX_Vector Q6_Vw_vrmpyacc_VwVubVb(HVX_Vector x, HVX_Vector u,
                                                HVX_Vector v) {
  HVX_Vector r;
  const uint8_t *pu = (const uint8_t *)u.w;
  const int8_t *pv = (const int8_t *)v.w;
  for (int i = 0; i < HVX_EMU_LANES; ++i) {
    int32_t s = 0;
    for (int j = 0; j < 4; ++j) {
      s += (int32_t)pu[4 * i + j] * (int32_t)pv[4 * i + j];
    }
    r.w[i] = (int32_t)((uint32_t)x.w[i] + (uint32_t)s);
  }
  return r;
}

#endif /* __NNTRAINER_HVX_EMU_HVX_HEXAGON_PROTOS_H__ */
