// Seed: 2847909743
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  initial begin : LABEL_0
    id_2 = 1;
  end
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    output wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wire id_10,
    output wire id_11,
    input wand id_12,
    input uwire id_13
    , id_35,
    input wor id_14,
    output supply0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input wor id_18,
    output wor id_19,
    input wor id_20
    , id_36,
    input supply1 id_21,
    output supply1 id_22,
    input wand id_23,
    output uwire id_24,
    output supply0 id_25
    , id_37,
    input supply0 id_26,
    input tri id_27,
    input wor id_28,
    input supply1 id_29,
    input supply0 id_30,
    output wor id_31,
    input wor id_32,
    output wand id_33
);
  wire id_38;
  module_0 modCall_1 (
      id_35,
      id_38,
      id_36,
      id_37,
      id_37
  );
  wire id_39;
  supply0 id_40 = 1'b0;
  nor primCall (
      id_10,
      id_12,
      id_37,
      id_14,
      id_7,
      id_23,
      id_17,
      id_6,
      id_9,
      id_28,
      id_26,
      id_32,
      id_20,
      id_0,
      id_16,
      id_13,
      id_21,
      id_38,
      id_36,
      id_18,
      id_35,
      id_4,
      id_27,
      id_29,
      id_8,
      id_2,
      id_30
  );
  integer id_41 ();
  wire id_42;
endmodule
