 
****************************************
Report : min_pulse_width
Design : Mcu
Version: L-2016.03-SP1
Date   : Fri May  6 12:25:04 2022
****************************************

                       Required      Actual
  Pin                pulse width   pulse width   Slack           Scenario
--------------------------------------------------------------------------------
  cpu/acc_reg[1]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/acc_reg[2]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/acc_reg[3]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/acc_reg[4]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/acc_reg[5]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/acc_reg[6]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/acc_reg[7]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/addr_bus_reg[1]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/addr_bus_reg[3]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/addr_bus_reg[4]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/addr_bus_reg[5]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ins_register_reg[0]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ins_register_reg[1]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ins_register_reg[2]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ins_register_reg[3]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ins_register_reg[4]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ins_register_reg[5]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ins_register_reg[6]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ins_register_reg[7]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/insdecoder/tmp_reg[0]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/insdecoder/tmp_reg[1]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/insdecoder/tmp_reg[2]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/insdecoder/tmp_reg[3]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/insdecoder/tmp_reg[4]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/insdecoder/tmp_reg[6]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[0]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[1]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[2]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[3]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[4]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[5]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[6]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[7]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[8]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[9]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[10]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[11]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[12]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[13]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[14]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/program_counter_reg[15]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ram_data_register_reg[0]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ram_data_register_reg[1]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ram_data_register_reg[2]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ram_data_register_reg[3]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ram_data_register_reg[4]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ram_data_register_reg[5]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ram_data_register_reg[6]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/ram_data_register_reg[7]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/rom_data_register_reg[0]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/rom_data_register_reg[1]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/rom_data_register_reg[2]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/rom_data_register_reg[3]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/rom_data_register_reg[4]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/rom_data_register_reg[5]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/rom_data_register_reg[6]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/rom_data_register_reg[7]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/run_phase_reg[0]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/run_phase_reg[1]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/run_phase_reg[2]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/run_phase_reg[3]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/status_reg[2]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/status_reg[3]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/status_reg[4]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/status_reg[5]/CK(low)
                      0.07          2.50          2.43 (MET)
  cpu/status_reg[6]/CK(low)
                      0.07          2.50          2.43 (MET)
  Timer_ins_0/ini_val_reg[1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Timer_ins_0/ini_val_reg[3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Timer_ins_1/ini_val_reg[1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Timer_ins_1/ini_val_reg[3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][0]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][1]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][2]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][3]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][4]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][5]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][6]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][7]/CK(low)
                      0.06          2.50          2.44 (MET)
  Uart_ins/UartFiFo_ins/w_pt_reg[0]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[0]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[2]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[6]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[7]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[8]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[9]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[10]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[11]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[12]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[13]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[14]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/addr_bus_reg[15]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/b_reg[0]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/b_reg[1]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/b_reg[2]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/b_reg[3]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/b_reg[4]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/b_reg[5]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/b_reg[6]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/clk_1/cnt_p_reg[0]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/clk_1/cnt_p_reg[1]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/clk_1/cnt_p_reg[2]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/clk_1/cnt_p_reg[3]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/clk_1/cnt_p_reg[4]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/clk_6/cnt_p_reg[0]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/clk_6/cnt_p_reg[1]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/clk_6/cnt_p_reg[2]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/clk_6/cnt_p_reg[3]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/clk_6/cnt_p_reg[4]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/data_out_reg[0]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/data_out_reg[1]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/data_out_reg[2]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/data_out_reg[3]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/data_out_reg[4]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/data_out_reg[5]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/data_out_reg[6]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/data_out_reg[7]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/get_ins_done_reg/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/insdecoder/tmp_reg[5]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/insdecoder/tmp_reg[7]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/int_addr_reg[0]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/int_addr_reg[1]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/int_addr_reg[3]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/int_addr_reg[4]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/int_addr_reg[5]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/interupt_en_reg/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/nop_cnt_reg[0]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/psw_reg[0]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/psw_reg[1]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/psw_reg[2]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/psw_reg[3]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/psw_reg[4]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/psw_reg[5]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/psw_reg[6]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/psw_reg[7]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/ram_read_done_reg/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/ram_write_done_reg/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/read_en_reg/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/rom_read_done_reg/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/status_reg[1]/CK(low)
                      0.06          2.50          2.44 (MET)
  cpu/write_en_reg/CK(low)
                      0.06          2.50          2.44 (MET)
  Timer_ins_0/ini_val_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_0/ini_val_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_0/ini_val_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_0/ini_val_reg[5]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_0/ini_val_reg[6]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_0/ini_val_reg[7]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_1/ini_val_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_1/ini_val_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_1/ini_val_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_1/ini_val_reg[5]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_1/ini_val_reg[6]/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_1/ini_val_reg[7]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn1_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn1_reg[1]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn1_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn1_reg[3]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn2_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn2_reg[1]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn2_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn2_reg[3]/CK(low)
                      0.05          2.50          2.45 (MET)
  cnt_rst_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  cnt_rst_reg[1]/CK(low)
                      0.05          2.50          2.45 (MET)
  cnt_rst_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  cnt_rst_reg[3]/CK(low)
                      0.05          2.50          2.45 (MET)
  rst_n_reg/CK(low)   0.05          2.50          2.45 (MET)
  Timer_ins_0/cnt_sig_early_reg/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_0/t_s_early_reg/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_1/cnt_sig_early_reg/CK(low)
                      0.05          2.50          2.45 (MET)
  Timer_ins_1/t_s_early_reg/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn1_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn2_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_wdomain_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_wdomain_reg[1]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_wdomain_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_wdomain_reg[3]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/r_pt_wdomain_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/w_pt_gray_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/w_pt_gray_reg[1]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/w_pt_gray_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/w_pt_gray_reg[3]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/w_pt_gray_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/w_pt_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  cpu/acc_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  cpu/b_reg[7]/CK(low)
                      0.05          2.50          2.45 (MET)
  dph_reg[0]/CK(low)  0.05          2.50          2.45 (MET)
  dph_reg[1]/CK(low)  0.05          2.50          2.45 (MET)
  dph_reg[2]/CK(low)  0.05          2.50          2.45 (MET)
  dph_reg[3]/CK(low)  0.05          2.50          2.45 (MET)
  dph_reg[4]/CK(low)  0.05          2.50          2.45 (MET)
  dph_reg[5]/CK(low)  0.05          2.50          2.45 (MET)
  dph_reg[6]/CK(low)  0.05          2.50          2.45 (MET)
  dph_reg[7]/CK(low)  0.05          2.50          2.45 (MET)
  dpl_reg[0]/CK(low)  0.05          2.50          2.45 (MET)
  dpl_reg[1]/CK(low)  0.05          2.50          2.45 (MET)
  dpl_reg[2]/CK(low)  0.05          2.50          2.45 (MET)
  dpl_reg[3]/CK(low)  0.05          2.50          2.45 (MET)
  dpl_reg[4]/CK(low)  0.05          2.50          2.45 (MET)
  dpl_reg[5]/CK(low)  0.05          2.50          2.45 (MET)
  dpl_reg[6]/CK(low)  0.05          2.50          2.45 (MET)
  dpl_reg[7]/CK(low)  0.05          2.50          2.45 (MET)
  ie_reg[0]/CK(low)   0.05          2.50          2.45 (MET)
  ie_reg[1]/CK(low)   0.05          2.50          2.45 (MET)
  ie_reg[2]/CK(low)   0.05          2.50          2.45 (MET)
  ie_reg[3]/CK(low)   0.05          2.50          2.45 (MET)
  ie_reg[4]/CK(low)   0.05          2.50          2.45 (MET)
  ie_reg[5]/CK(low)   0.05          2.50          2.45 (MET)
  ie_reg[6]/CK(low)   0.05          2.50          2.45 (MET)
  ie_reg[7]/CK(low)   0.05          2.50          2.45 (MET)
  ip_reg[0]/CK(low)   0.05          2.50          2.45 (MET)
  ip_reg[1]/CK(low)   0.05          2.50          2.45 (MET)
  ip_reg[2]/CK(low)   0.05          2.50          2.45 (MET)
  ip_reg[3]/CK(low)   0.05          2.50          2.45 (MET)
  ip_reg[4]/CK(low)   0.05          2.50          2.45 (MET)
  ip_reg[5]/CK(low)   0.05          2.50          2.45 (MET)
  ip_reg[6]/CK(low)   0.05          2.50          2.45 (MET)
  ip_reg[7]/CK(low)   0.05          2.50          2.45 (MET)
  p0_reg[0]/CK(low)   0.05          2.50          2.45 (MET)
  p0_reg[1]/CK(low)   0.05          2.50          2.45 (MET)
  p0_reg[2]/CK(low)   0.05          2.50          2.45 (MET)
  p0_reg[3]/CK(low)   0.05          2.50          2.45 (MET)
  p0_reg[4]/CK(low)   0.05          2.50          2.45 (MET)
  p0_reg[5]/CK(low)   0.05          2.50          2.45 (MET)
  p0_reg[6]/CK(low)   0.05          2.50          2.45 (MET)
  p0_reg[7]/CK(low)   0.05          2.50          2.45 (MET)
  p1_reg[0]/CK(low)   0.05          2.50          2.45 (MET)
  p1_reg[1]/CK(low)   0.05          2.50          2.45 (MET)
  p1_reg[2]/CK(low)   0.05          2.50          2.45 (MET)
  p1_reg[3]/CK(low)   0.05          2.50          2.45 (MET)
  p1_reg[4]/CK(low)   0.05          2.50          2.45 (MET)
  p1_reg[5]/CK(low)   0.05          2.50          2.45 (MET)
  p1_reg[6]/CK(low)   0.05          2.50          2.45 (MET)
  p1_reg[7]/CK(low)   0.05          2.50          2.45 (MET)
  p2_reg[0]/CK(low)   0.05          2.50          2.45 (MET)
  p2_reg[1]/CK(low)   0.05          2.50          2.45 (MET)
  p2_reg[2]/CK(low)   0.05          2.50          2.45 (MET)
  p2_reg[3]/CK(low)   0.05          2.50          2.45 (MET)
  p2_reg[4]/CK(low)   0.05          2.50          2.45 (MET)
  p2_reg[5]/CK(low)   0.05          2.50          2.45 (MET)
  p2_reg[6]/CK(low)   0.05          2.50          2.45 (MET)
  p2_reg[7]/CK(low)   0.05          2.50          2.45 (MET)
  p3_reg[0]/CK(low)   0.05          2.50          2.45 (MET)
  p3_reg[1]/CK(low)   0.05          2.50          2.45 (MET)
  p3_reg[2]/CK(low)   0.05          2.50          2.45 (MET)
  p3_reg[3]/CK(low)   0.05          2.50          2.45 (MET)
  p3_reg[4]/CK(low)   0.05          2.50          2.45 (MET)
  p3_reg[5]/CK(low)   0.05          2.50          2.45 (MET)
  p3_reg[6]/CK(low)   0.05          2.50          2.45 (MET)
  p3_reg[7]/CK(low)   0.05          2.50          2.45 (MET)
  pcon_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  pcon_reg[1]/CK(low)
                      0.05          2.50          2.45 (MET)
  pcon_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  pcon_reg[3]/CK(low)
                      0.05          2.50          2.45 (MET)
  pcon_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  pcon_reg[5]/CK(low)
                      0.05          2.50          2.45 (MET)
  pcon_reg[6]/CK(low)
                      0.05          2.50          2.45 (MET)
  pcon_reg[7]/CK(low)
                      0.05          2.50          2.45 (MET)
  sbuf_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  sbuf_reg[1]/CK(low)
                      0.05          2.50          2.45 (MET)
  sbuf_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  sbuf_reg[3]/CK(low)
                      0.05          2.50          2.45 (MET)
  sbuf_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  sbuf_reg[5]/CK(low)
                      0.05          2.50          2.45 (MET)
  sbuf_reg[6]/CK(low)
                      0.05          2.50          2.45 (MET)
  sbuf_reg[7]/CK(low)
                      0.05          2.50          2.45 (MET)
  scon_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  scon_reg[1]/CK(low)
                      0.05          2.50          2.45 (MET)
  scon_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  scon_reg[3]/CK(low)
                      0.05          2.50          2.45 (MET)
  scon_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  scon_reg[5]/CK(low)
                      0.05          2.50          2.45 (MET)
  scon_reg[6]/CK(low)
                      0.05          2.50          2.45 (MET)
  scon_reg[7]/CK(low)
                      0.05          2.50          2.45 (MET)
  sp_reg[0]/CK(low)   0.05          2.50          2.45 (MET)
  sp_reg[1]/CK(low)   0.05          2.50          2.45 (MET)
  sp_reg[2]/CK(low)   0.05          2.50          2.45 (MET)
  sp_reg[3]/CK(low)   0.05          2.50          2.45 (MET)
  sp_reg[4]/CK(low)   0.05          2.50          2.45 (MET)
  sp_reg[5]/CK(low)   0.05          2.50          2.45 (MET)
  sp_reg[6]/CK(low)   0.05          2.50          2.45 (MET)
  sp_reg[7]/CK(low)   0.05          2.50          2.45 (MET)
  tcon_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  tcon_reg[1]/CK(low)
                      0.05          2.50          2.45 (MET)
  tcon_reg[2]/CK(low)
                      0.05          2.50          2.45 (MET)
  tcon_reg[3]/CK(low)
                      0.05          2.50          2.45 (MET)
  tcon_reg[4]/CK(low)
                      0.05          2.50          2.45 (MET)
  tcon_reg[5]/CK(low)
                      0.05          2.50          2.45 (MET)
  tcon_reg[6]/CK(low)
                      0.05          2.50          2.45 (MET)
  tcon_reg[7]/CK(low)
                      0.05          2.50          2.45 (MET)
  th0_reg[3]/CK(low)  0.05          2.50          2.45 (MET)
  th0_reg[5]/CK(low)  0.05          2.50          2.45 (MET)
  th0_reg[6]/CK(low)  0.05          2.50          2.45 (MET)
  th0_reg[7]/CK(low)  0.05          2.50          2.45 (MET)
  th1_reg[3]/CK(low)  0.05          2.50          2.45 (MET)
  th1_reg[5]/CK(low)  0.05          2.50          2.45 (MET)
  th1_reg[6]/CK(low)  0.05          2.50          2.45 (MET)
  th1_reg[7]/CK(low)  0.05          2.50          2.45 (MET)
  tl0_reg[5]/CK(low)  0.05          2.50          2.45 (MET)
  tl0_reg[7]/CK(low)  0.05          2.50          2.45 (MET)
  tl1_reg[5]/CK(low)  0.05          2.50          2.45 (MET)
  tl1_reg[7]/CK(low)  0.05          2.50          2.45 (MET)
  tmod_reg[0]/CK(low)
                      0.05          2.50          2.45 (MET)
  tmod_reg[3]/CK(low)
                      0.05          2.50          2.45 (MET)
  tmod_reg[5]/CK(low)
                      0.05          2.50          2.45 (MET)
  tmod_reg[6]/CK(low)
                      0.05          2.50          2.45 (MET)
  tmod_reg[7]/CK(low)
                      0.05          2.50          2.45 (MET)
  Uart_ins/UartFiFo_ins/w_pt_reg[1]/CK(low)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_reg[2]/CK(low)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_reg[3]/CK(low)
                      0.04          2.50          2.46 (MET)
  cpu/acc_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/acc_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/acc_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/acc_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/acc_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/acc_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/acc_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/acc_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/b_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_1/clk_o_reg/CK(low)
                      0.04          2.50          2.46 (MET)
  cpu/clk_6/clk_o_reg/CK(low)
                      0.04          2.50          2.46 (MET)
  cpu/insdecoder/tmp_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/insdecoder/tmp_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/insdecoder/tmp_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/insdecoder/tmp_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/insdecoder/tmp_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/insdecoder/tmp_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/memory_select_reg/CK(low)
                      0.04          2.50          2.46 (MET)
  cpu/nop_cnt_reg[1]/CK(low)
                      0.04          2.50          2.46 (MET)
  cpu/nop_cnt_reg[2]/CK(low)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[8]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[9]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[10]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[11]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[12]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[13]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[14]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/program_counter_reg[15]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/ram_data_register_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/ram_data_register_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/ram_data_register_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/ram_data_register_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/rom_data_register_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/rom_data_register_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/rom_data_register_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/rom_data_register_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/rom_data_register_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/rom_data_register_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/run_phase_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/status_reg[0]/CK(low)
                      0.04          2.50          2.46 (MET)
  cpu/status_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/status_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/status_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/status_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  th0_reg[0]/CK(low)  0.04          2.50          2.46 (MET)
  th0_reg[1]/CK(low)  0.04          2.50          2.46 (MET)
  th0_reg[2]/CK(low)  0.04          2.50          2.46 (MET)
  th0_reg[4]/CK(low)  0.04          2.50          2.46 (MET)
  th1_reg[0]/CK(low)  0.04          2.50          2.46 (MET)
  th1_reg[1]/CK(low)  0.04          2.50          2.46 (MET)
  th1_reg[2]/CK(low)  0.04          2.50          2.46 (MET)
  th1_reg[4]/CK(low)  0.04          2.50          2.46 (MET)
  tl0_reg[0]/CK(low)  0.04          2.50          2.46 (MET)
  tl0_reg[1]/CK(low)  0.04          2.50          2.46 (MET)
  tl0_reg[2]/CK(low)  0.04          2.50          2.46 (MET)
  tl0_reg[3]/CK(low)  0.04          2.50          2.46 (MET)
  tl0_reg[4]/CK(low)  0.04          2.50          2.46 (MET)
  tl0_reg[6]/CK(low)  0.04          2.50          2.46 (MET)
  tl1_reg[0]/CK(low)  0.04          2.50          2.46 (MET)
  tl1_reg[1]/CK(low)  0.04          2.50          2.46 (MET)
  tl1_reg[2]/CK(low)  0.04          2.50          2.46 (MET)
  tl1_reg[3]/CK(low)  0.04          2.50          2.46 (MET)
  tl1_reg[4]/CK(low)  0.04          2.50          2.46 (MET)
  tl1_reg[6]/CK(low)  0.04          2.50          2.46 (MET)
  tmod_reg[1]/CK(low)
                      0.04          2.50          2.46 (MET)
  tmod_reg[2]/CK(low)
                      0.04          2.50          2.46 (MET)
  tmod_reg[4]/CK(low)
                      0.04          2.50          2.46 (MET)
  Timer_ins_0/cnt_sig_early_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_0/ini_val_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_0/ini_val_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_0/ini_val_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_0/ini_val_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_0/ini_val_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_0/ini_val_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_0/ini_val_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_0/ini_val_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_0/t_s_early_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_1/cnt_sig_early_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_1/ini_val_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_1/ini_val_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_1/ini_val_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_1/ini_val_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_1/ini_val_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_1/ini_val_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_1/ini_val_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_1/ini_val_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Timer_ins_1/t_s_early_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[0][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[1][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[2][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[3][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[4][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[5][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[6][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[7][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[8][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[9][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[10][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[11][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[12][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[13][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[14][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][5]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][6]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/mem_reg[15][7]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn1_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn1_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn1_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn1_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn1_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn2_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn2_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn2_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn2_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_syn2_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_wdomain_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_wdomain_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_wdomain_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_wdomain_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/r_pt_wdomain_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_gray_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_gray_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_gray_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_gray_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_gray_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  Uart_ins/UartFiFo_ins/w_pt_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cnt_rst_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cnt_rst_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cnt_rst_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cnt_rst_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[8]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[9]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[10]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[11]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[12]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[13]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[14]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[15]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/b_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/b_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/b_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/b_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/b_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/b_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/b_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_1/clk_o_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_1/cnt_p_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_1/cnt_p_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_1/cnt_p_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_1/cnt_p_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_1/cnt_p_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_6/clk_o_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_6/cnt_p_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_6/cnt_p_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_6/cnt_p_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_6/cnt_p_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/clk_6/cnt_p_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/data_out_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/data_out_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/data_out_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/data_out_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/data_out_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/data_out_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/data_out_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/data_out_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/get_ins_done_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/insdecoder/tmp_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/insdecoder/tmp_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/int_addr_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/int_addr_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/int_addr_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/int_addr_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/int_addr_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/interupt_en_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/memory_select_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/nop_cnt_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/nop_cnt_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/nop_cnt_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/psw_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/psw_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/psw_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/psw_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/psw_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/psw_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/psw_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/psw_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/ram_read_done_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/ram_write_done_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/read_en_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/rom_read_done_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/status_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/status_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/write_en_reg/CK(high)
                      0.04          2.50          2.46 (MET)
  dph_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  dph_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  dph_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  dph_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  dph_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  dph_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  dph_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  dph_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  dpl_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  dpl_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  dpl_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  dpl_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  dpl_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  dpl_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  dpl_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  dpl_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  ie_reg[0]/CK(high)  0.04          2.50          2.46 (MET)
  ie_reg[1]/CK(high)  0.04          2.50          2.46 (MET)
  ie_reg[2]/CK(high)  0.04          2.50          2.46 (MET)
  ie_reg[3]/CK(high)  0.04          2.50          2.46 (MET)
  ie_reg[4]/CK(high)  0.04          2.50          2.46 (MET)
  ie_reg[5]/CK(high)  0.04          2.50          2.46 (MET)
  ie_reg[6]/CK(high)  0.04          2.50          2.46 (MET)
  ie_reg[7]/CK(high)  0.04          2.50          2.46 (MET)
  ip_reg[0]/CK(high)  0.04          2.50          2.46 (MET)
  ip_reg[1]/CK(high)  0.04          2.50          2.46 (MET)
  ip_reg[2]/CK(high)  0.04          2.50          2.46 (MET)
  ip_reg[3]/CK(high)  0.04          2.50          2.46 (MET)
  ip_reg[4]/CK(high)  0.04          2.50          2.46 (MET)
  ip_reg[5]/CK(high)  0.04          2.50          2.46 (MET)
  ip_reg[6]/CK(high)  0.04          2.50          2.46 (MET)
  ip_reg[7]/CK(high)  0.04          2.50          2.46 (MET)
  p0_reg[0]/CK(high)  0.04          2.50          2.46 (MET)
  p0_reg[1]/CK(high)  0.04          2.50          2.46 (MET)
  p0_reg[2]/CK(high)  0.04          2.50          2.46 (MET)
  p0_reg[3]/CK(high)  0.04          2.50          2.46 (MET)
  p0_reg[4]/CK(high)  0.04          2.50          2.46 (MET)
  p0_reg[5]/CK(high)  0.04          2.50          2.46 (MET)
  p0_reg[6]/CK(high)  0.04          2.50          2.46 (MET)
  p0_reg[7]/CK(high)  0.04          2.50          2.46 (MET)
  p1_reg[0]/CK(high)  0.04          2.50          2.46 (MET)
  p1_reg[1]/CK(high)  0.04          2.50          2.46 (MET)
  p1_reg[2]/CK(high)  0.04          2.50          2.46 (MET)
  p1_reg[3]/CK(high)  0.04          2.50          2.46 (MET)
  p1_reg[4]/CK(high)  0.04          2.50          2.46 (MET)
  p1_reg[5]/CK(high)  0.04          2.50          2.46 (MET)
  p1_reg[6]/CK(high)  0.04          2.50          2.46 (MET)
  p1_reg[7]/CK(high)  0.04          2.50          2.46 (MET)
  p2_reg[0]/CK(high)  0.04          2.50          2.46 (MET)
  p2_reg[1]/CK(high)  0.04          2.50          2.46 (MET)
  p2_reg[2]/CK(high)  0.04          2.50          2.46 (MET)
  p2_reg[3]/CK(high)  0.04          2.50          2.46 (MET)
  p2_reg[4]/CK(high)  0.04          2.50          2.46 (MET)
  p2_reg[5]/CK(high)  0.04          2.50          2.46 (MET)
  p2_reg[6]/CK(high)  0.04          2.50          2.46 (MET)
  p2_reg[7]/CK(high)  0.04          2.50          2.46 (MET)
  p3_reg[0]/CK(high)  0.04          2.50          2.46 (MET)
  p3_reg[1]/CK(high)  0.04          2.50          2.46 (MET)
  p3_reg[2]/CK(high)  0.04          2.50          2.46 (MET)
  p3_reg[3]/CK(high)  0.04          2.50          2.46 (MET)
  p3_reg[4]/CK(high)  0.04          2.50          2.46 (MET)
  p3_reg[5]/CK(high)  0.04          2.50          2.46 (MET)
  p3_reg[6]/CK(high)  0.04          2.50          2.46 (MET)
  p3_reg[7]/CK(high)  0.04          2.50          2.46 (MET)
  pcon_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  pcon_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  pcon_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  pcon_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  pcon_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  pcon_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  pcon_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  pcon_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  rst_n_reg/CK(high)  0.04          2.50          2.46 (MET)
  sbuf_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  sbuf_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  sbuf_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  sbuf_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  sbuf_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  sbuf_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  sbuf_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  sbuf_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  scon_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  scon_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  scon_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  scon_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  scon_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  scon_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  scon_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  scon_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  sp_reg[0]/CK(high)  0.04          2.50          2.46 (MET)
  sp_reg[1]/CK(high)  0.04          2.50          2.46 (MET)
  sp_reg[2]/CK(high)  0.04          2.50          2.46 (MET)
  sp_reg[3]/CK(high)  0.04          2.50          2.46 (MET)
  sp_reg[4]/CK(high)  0.04          2.50          2.46 (MET)
  sp_reg[5]/CK(high)  0.04          2.50          2.46 (MET)
  sp_reg[6]/CK(high)  0.04          2.50          2.46 (MET)
  sp_reg[7]/CK(high)  0.04          2.50          2.46 (MET)
  tcon_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  tcon_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  tcon_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  tcon_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  tcon_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  tcon_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  tcon_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  tcon_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  th0_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  th0_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  th0_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  th0_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  th0_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  th0_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  th0_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  th0_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  th1_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  th1_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  th1_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  th1_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  th1_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  th1_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  th1_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  th1_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl0_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl0_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl0_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl0_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl0_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl0_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl0_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl0_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl1_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl1_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl1_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl1_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl1_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl1_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl1_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  tl1_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  tmod_reg[0]/CK(high)
                      0.04          2.50          2.46 (MET)
  tmod_reg[1]/CK(high)
                      0.04          2.50          2.46 (MET)
  tmod_reg[2]/CK(high)
                      0.04          2.50          2.46 (MET)
  tmod_reg[3]/CK(high)
                      0.04          2.50          2.46 (MET)
  tmod_reg[4]/CK(high)
                      0.04          2.50          2.46 (MET)
  tmod_reg[5]/CK(high)
                      0.04          2.50          2.46 (MET)
  tmod_reg[6]/CK(high)
                      0.04          2.50          2.46 (MET)
  tmod_reg[7]/CK(high)
                      0.04          2.50          2.46 (MET)
  cpu/addr_bus_reg[4]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/addr_bus_reg[5]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ins_register_reg[0]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ins_register_reg[1]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ins_register_reg[2]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ins_register_reg[3]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ins_register_reg[4]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ins_register_reg[5]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ins_register_reg[6]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ins_register_reg[7]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ram_data_register_reg[0]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ram_data_register_reg[1]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/ram_data_register_reg[7]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/rom_data_register_reg[3]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/rom_data_register_reg[6]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/run_phase_reg[0]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/run_phase_reg[1]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/run_phase_reg[2]/CK(high)
                      0.03          2.50          2.47 (MET)
  cpu/status_reg[2]/CK(high)
                      0.03          2.50          2.47 (MET)
  Uart_ins/UartFiFo_ins/w_pt_reg[0]/CK(high)
                      0.02          2.50          2.48 (MET)
  cpu/ram_data_register_reg[2]/CK(high)
                      0.02          2.50          2.48 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/clk_o_reg/CK(low)
                      0.07         20.00         19.93 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[0]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[1]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[2]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[3]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[4]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[5]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[6]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[7]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/cnt_p_reg[0]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/cnt_p_reg[1]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/cnt_p_reg[2]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/cnt_p_reg[3]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/cnt_p_reg[4]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[0]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[1]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[2]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[3]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[4]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[5]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[6]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[7]/CK(low)
                      0.06         20.00         19.94 (MET)
  Uart_ins/UartFiFo_ins/r_pt_reg[0]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_pt_reg[1]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_pt_reg[2]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_pt_reg[3]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn1_reg[0]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn1_reg[1]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn1_reg[2]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn1_reg[3]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn1_reg[4]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn2_reg[0]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn2_reg[1]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn2_reg[2]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn2_reg[3]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/bit_cnt_reg[1]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/bit_cnt_reg[2]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/bit_cnt_reg[3]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[0]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[1]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[2]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[3]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[4]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[5]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[6]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[7]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[8]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/sample_cnt_reg[0]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/sample_cnt_reg[1]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/sample_cnt_reg[2]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/sample_cnt_reg[3]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/start_cnt_reg[2]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[0]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[1]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[2]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[3]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[4]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[5]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[6]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[7]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_pt_gray_reg[0]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_pt_gray_reg[1]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_pt_gray_reg[2]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_pt_gray_reg[3]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_pt_gray_reg[4]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/r_pt_reg[4]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_rdomain_reg[0]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_rdomain_reg[1]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_rdomain_reg[2]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_rdomain_reg[3]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_rdomain_reg[4]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn2_reg[4]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/bit_cnt_reg[0]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/start_cnt_reg[0]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartIf_ins/start_cnt_reg[1]/CK(low)
                      0.05         20.00         19.95 (MET)
  Uart_ins/UartFiFo_ins/is_empty_reg/CK(low)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/int_hold_reg/CK(low)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_status_reg/CK(low)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rxd_int_out_reg/CK(low)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[4]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[5]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[6]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[7]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/is_empty_reg/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[4]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[5]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[6]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_data_reg[7]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_pt_gray_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_pt_gray_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_pt_gray_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_pt_gray_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_pt_gray_reg[4]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_pt_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_pt_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_pt_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_pt_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/r_pt_reg[4]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_rdomain_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_rdomain_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_rdomain_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_rdomain_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_rdomain_reg[4]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn1_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn1_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn1_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn1_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn1_reg[4]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn2_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn2_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn2_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn2_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartFiFo_ins/w_pt_syn2_reg[4]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/cnt_p_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/cnt_p_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/cnt_p_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/cnt_p_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/cnt_p_reg[4]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/bit_cnt_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/bit_cnt_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/bit_cnt_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/bit_cnt_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/int_hold_reg/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[4]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[5]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[6]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/r_data_out_reg[7]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_status_reg/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[4]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[5]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[6]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[7]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rx_tmp_reg[8]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/rxd_int_out_reg/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/sample_cnt_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/sample_cnt_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/sample_cnt_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/sample_cnt_reg[3]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/start_cnt_reg[0]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/start_cnt_reg[1]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/start_cnt_reg[2]/CK(high)
                      0.04         20.00         19.96 (MET)
  Uart_ins/UartIf_ins/ClkDiv_tx/clk_o_reg/CK(high)
                      0.03         20.00         19.97 (MET)
  Uart_ins/UartIf_ins/tx_status_reg/CK(low)
                      0.05         320.00        319.95 (MET)
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[0]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[1]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[2]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[3]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[0]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[1]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[2]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[3]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[4]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[5]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[6]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[7]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[8]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[9]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[10]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[11]/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/txd_out_reg/CK(low)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[0]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[1]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[2]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_bit_cnt_reg[3]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_status_reg/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[0]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[1]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[2]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[3]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[4]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[5]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[6]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[7]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[8]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[9]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[10]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/tx_tmp_reg[11]/CK(high)
                      0.04         320.00        319.96 (MET)
  Uart_ins/UartIf_ins/txd_out_reg/CK(high)
                      0.04         320.00        319.96 (MET)
1
