
// RW REGISTER LIST

 #define	 reg_a_h_vref1_margsel_reg       		  0x400		,  31		,  23		
 #define	 reg_a_h_dq_odt_zqcali_en        		  0x400		,  22		,  22		
 #define	 reg_a_h_dq_drv_zqcali_en        		  0x400		,  21		,  21		
 #define	 reg_a_h_abutweakpddq_reg        		  0x400		,  20		,  20		
 #define	 reg_a_h_abutweakpubdq_reg       		  0x400		,  19		,  19		
 #define	 reg_a_h_abutdiffampseen_reg     		  0x400		,  18		,  18		
 #define	 reg_a_h_vref1_pd_reg            		  0x400		,  17		,  17		
 #define	 reg_a_h_weakpd_reg              		  0x400		,  16		,  15		
 #define	 reg_a_h_weakpub_reg             		  0x400		,  14		,  13		
 #define	 reg_a_h_abutslewpu_reg          		  0x400		,  12		,  8		
 #define	 reg_a_h_enb_lp4mode_reg         		  0x400		,  7		,  7		
 #define	 reg_a_h_dqsweakpd_reg           		  0x400		,  6		,  6		
 #define	 reg_a_h_dqsbweakpub_reg         		  0x400		,  5		,  5		
 #define	 reg_a_h_abutslewpd_reg          		  0x400		,  4		,  0		
 #define	 reg_a_h_dqfben_reg              		  0x404		,  30		,  30		
 #define	 reg_a_h_dqfbsel_reg             		  0x404		,  29		,  29		
 #define	 reg_a_h_abutnrcompdq4_reg       		  0x404		,  28		,  28		
 #define	 reg_a_h_abutnrcompdq3_reg       		  0x404		,  27		,  27		
 #define	 reg_a_h_abutnrcompdq2_reg       		  0x404		,  26		,  26		
 #define	 reg_a_h_abutnrcompdq1_reg       		  0x404		,  25		,  25		
 #define	 reg_a_h_abutnrcompdq0_reg       		  0x404		,  24		,  24		
 #define	 reg_a_h_abutprcompdq4_reg       		  0x404		,  20		,  20		
 #define	 reg_a_h_abutprcompdq3_reg       		  0x404		,  19		,  19		
 #define	 reg_a_h_abutprcompdq2_reg       		  0x404		,  18		,  18		
 #define	 reg_a_h_abutprcompdq1_reg       		  0x404		,  17		,  17		
 #define	 reg_a_h_abutprcompdq0_reg       		  0x404		,  16		,  16		
 #define	 reg_a_h_abutodtpddq4_reg        		  0x404		,  12		,  12		
 #define	 reg_a_h_abutodtpddq3_reg        		  0x404		,  11		,  11		
 #define	 reg_a_h_abutodtpddq2_reg        		  0x404		,  10		,  10		
 #define	 reg_a_h_abutodtpddq1_reg        		  0x404		,  9		,  9		
 #define	 reg_a_h_abutodtpddq0_reg        		  0x404		,  8		,  8		
 #define	 reg_a_h_abutodtpudq4_reg        		  0x404		,  4		,  4		
 #define	 reg_a_h_abutodtpudq3_reg        		  0x404		,  3		,  3		
 #define	 reg_a_h_abutodtpudq2_reg        		  0x404		,  2		,  2		
 #define	 reg_a_h_abutodtpudq1_reg        		  0x404		,  1		,  1		
 #define	 reg_a_h_abutodtpudq0_reg        		  0x404		,  0		,  0		
 #define	 reg_a_h_rxmen0_delay_bp         		  0x408		,  26		,  24		
 #define	 reg_a_h_rxmen0_ophsel_bp        		  0x408		,  23		,  21		
 #define	 reg_a_h_rxmen0_sdlltap_bp       		  0x408		,  20		,  16		
 #define	 reg_a_h_rxmen1_delay_bp         		  0x408		,  10		,  8		
 #define	 reg_a_h_rxmen1_ophsel_bp        		  0x408		,  7		,  5		
 #define	 reg_a_h_rxmen1_sdlltap_bp       		  0x408		,  4		,  0		
 #define	 reg_a_h_rdodt0_delay            		  0x40c		,  26		,  24		
 #define	 reg_a_h_rdodt0_ophsel           		  0x40c		,  23		,  21		
 #define	 reg_a_h_rdodt0_dllsel           		  0x40c		,  20		,  16		
 #define	 reg_a_h_rdodt1_delay            		  0x40c		,  10		,  8		
 #define	 reg_a_h_rdodt1_ophsel           		  0x40c		,  7		,  5		
 #define	 reg_a_h_rdodt1_dllsel           		  0x40c		,  4		,  0		
 #define	 reg_a_h_dq_invdelay_lp_en       		  0x410		,  29		,  29		
 #define	 reg_a_h_dm_obsdataen            		  0x410		,  28		,  28		
 #define	 reg_a_h_dqobsmuxsel             		  0x410		,  27		,  24		
 #define	 reg_a_h_rxen_lp4                		  0x410		,  23		,  23		
 #define	 reg_a_h_lp4x_en                 		  0x410		,  22		,  22		
 #define	 reg_a_h_pvt_comp_en             		  0x410		,  21		,  21		
 #define	 reg_a_h_dqout_mux               		  0x410		,  20		,  20		
 #define	 reg_a_h_dmout_mux               		  0x410		,  19		,  19		
 #define	 reg_a_h_dq_ph90en_bp            		  0x410		,  18		,  18		
 #define	 reg_a_h_dqs_ph90en_bp           		  0x410		,  17		,  17		
 #define	 reg_a_h_rcvdqsmodsel            		  0x410		,  16		,  16		
 #define	 reg_a_h_selfclren               		  0x410		,  15		,  15		
 #define	 reg_a_h_wrptrclrb               		  0x410		,  14		,  14		
 #define	 reg_a_h_rxm_odiffampen          		  0x410		,  13		,  13		
 #define	 reg_a_h_abutobsmodeen           		  0x410		,  12		,  12		
 #define	 reg_a_h_rxm4p5en                		  0x410		,  10		,  10		
 #define	 reg_a_h_tsm_iobufact_bp         		  0x410		,  9		,  9		
 #define	 reg_a_h_rxpst_bp                		  0x410		,  8		,  8		
 #define	 reg_a_h_rxm4p5en_r2             		  0x410		,  6		,  6		
 #define	 reg_a_h_rrankdly_4x_cs0         		  0x410		,  5		,  3		
 #define	 reg_a_h_rrankdly_4x_cs1         		  0x410		,  2		,  0		
 #define	 reg_a_h_train_dqs_default       		  0x414		,  30		,  19		
 #define	 reg_a_h_rrankdly_1x_cs1         		  0x414		,  18		,  16		
 #define	 reg_a_h_rrankdly_1x_cs0         		  0x414		,  14		,  12		
 #define	 reg_a_h_wrankphsel_0_reg        		  0x414		,  10		,  8		
 #define	 reg_a_h_wrankdlysel             		  0x414		,  7		,  0		
 #define	 reg_a_h_cs0_loop_invdelaysel    		  0x428		,  28		,  24		
 #define	 reg_a_h_cs0_dm_invdelayselrx    		  0x428		,  14		,  8		
 #define	 reg_a_h_cs0_dq0_invdelayselrx   		  0x42c		,  30		,  24		
 #define	 reg_a_h_cs0_dq1_invdelayselrx   		  0x42c		,  22		,  16		
 #define	 reg_a_h_cs0_dq2_invdelayselrx   		  0x42c		,  14		,  8		
 #define	 reg_a_h_cs0_dq3_invdelayselrx   		  0x42c		,  6		,  0		
 #define	 reg_a_h_cs0_dq4_invdelayselrx   		  0x430		,  30		,  24		
 #define	 reg_a_h_cs0_dq5_invdelayselrx   		  0x430		,  22		,  16		
 #define	 reg_a_h_cs0_dq6_invdelayselrx   		  0x430		,  14		,  8		
 #define	 reg_a_h_cs0_dq7_invdelayselrx   		  0x430		,  6		,  0		
 #define	 reg_a_h_cs0_dqs_invdelayselrx   		  0x434		,  30		,  24		
 #define	 reg_a_h_cs0_dqsb_invdelayselrx  		  0x434		,  14		,  8		
 #define	 reg_a_h_cs1_loop_invdelaysel    		  0x448		,  28		,  24		
 #define	 reg_a_h_cs1_dm_invdelayselrx    		  0x448		,  14		,  8		
 #define	 reg_a_h_cs1_dq0_invdelayselrx   		  0x44c		,  30		,  24		
 #define	 reg_a_h_cs1_dq1_invdelayselrx   		  0x44c		,  22		,  16		
 #define	 reg_a_h_cs1_dq2_invdelayselrx   		  0x44c		,  14		,  8		
 #define	 reg_a_h_cs1_dq3_invdelayselrx   		  0x44c		,  6		,  0		
 #define	 reg_a_h_cs1_dq4_invdelayselrx   		  0x450		,  30		,  24		
 #define	 reg_a_h_cs1_dq5_invdelayselrx   		  0x450		,  22		,  16		
 #define	 reg_a_h_cs1_dq6_invdelayselrx   		  0x450		,  14		,  8		
 #define	 reg_a_h_cs1_dq7_invdelayselrx   		  0x450		,  6		,  0		
 #define	 reg_a_h_cs1_dqs_invdelayselrx   		  0x454		,  30		,  24		
 #define	 reg_a_h_cs1_dqsb_invdelayselrx  		  0x454		,  14		,  8		
 #define	 reg_a_h_rd_train_dqs_default    		  0x458		,  30		,  24		
 #define	 reg_a_h_rd_train_dqs_range_max  		  0x458		,  14		,  8		
 #define	 reg_a_h_rd_train_dqs_range_min  		  0x458		,  6		,  0		
 #define	 reg_a_h_rdtrain_check_wrap0     		  0x45c		,  31		,  24		
 #define	 reg_a_h_rdtrain_check_wrap1     		  0x45c		,  23		,  16		
 #define	 reg_a_h_wr_train_dq_range       		  0x4f4		,  23		,  12		
 #define	 reg_a_h_wr_train_dq_start_point 		  0x4f4		,  11		,  0		
 #define	 reg_a_h_cs0_dq1_invdelaysel     		  0x500		,  27		,  16		
 #define	 reg_a_h_cs0_dq0_invdelaysel     		  0x500		,  11		,  0		
 #define	 reg_a_h_cs0_dq3_invdelaysel     		  0x504		,  27		,  16		
 #define	 reg_a_h_cs0_dq2_invdelaysel     		  0x504		,  11		,  0		
 #define	 reg_a_h_cs0_dq5_invdelaysel     		  0x508		,  27		,  16		
 #define	 reg_a_h_cs0_dq4_invdelaysel     		  0x508		,  11		,  0		
 #define	 reg_a_h_cs0_dq7_invdelaysel     		  0x50c		,  27		,  16		
 #define	 reg_a_h_cs0_dq6_invdelaysel     		  0x50c		,  11		,  0		
 #define	 reg_a_h_cs0_dm_invdelaysel      		  0x510		,  11		,  0		
 #define	 reg_a_h_cs0_dqs_invdelaysel     		  0x514		,  27		,  16		
 #define	 reg_a_h_cs0_dqsb_invdelaysel    		  0x514		,  11		,  0		
 #define	 reg_a_h_cs1_dq1_invdelaysel     		  0x518		,  27		,  16		
 #define	 reg_a_h_cs1_dq0_invdelaysel     		  0x518		,  11		,  0		
 #define	 reg_a_h_cs1_dq3_invdelaysel     		  0x51c		,  27		,  16		
 #define	 reg_a_h_cs1_dq2_invdelaysel     		  0x51c		,  11		,  0		
 #define	 reg_a_h_cs1_dq5_invdelaysel     		  0x520		,  27		,  16		
 #define	 reg_a_h_cs1_dq4_invdelaysel     		  0x520		,  11		,  0		
 #define	 reg_a_h_cs1_dq7_invdelaysel     		  0x524		,  27		,  16		
 #define	 reg_a_h_cs1_dq6_invdelaysel     		  0x524		,  11		,  0		
 #define	 reg_a_h_cs1_dm_invdelaysel      		  0x528		,  11		,  0		
 #define	 reg_a_h_cs1_dqs_invdelaysel     		  0x52c		,  27		,  16		
 #define	 reg_a_h_cs1_dqsb_invdelaysel    		  0x52c		,  11		,  0		


// RO REGISTER LIST
 #define	 reg_a_h_dqs_idqshigh            		  0x480		,  30		,  30		
 #define	 reg_a_h_tdqs_invdelaysel0       		  0x480		,  27		,  16		
 #define	 reg_a_h_tdqs_invdelaysel1       		  0x480		,  11		,  0		
 #define	 reg_a_h_cycsel                  		  0x484		,  10		,  8		
 #define	 reg_a_h_ophsel                  		  0x484		,  7		,  5		
 #define	 reg_a_h_dllsel                  		  0x484		,  4		,  0		
 #define	 reg_a_h_calib_result_cs0        		  0x488		,  26		,  16		
 #define	 reg_a_h_calib_result_cs1        		  0x488		,  10		,  0		
 #define	 reg_a_h_cs0_value_dqx_invdelaysel		  0x48c		,  7		,  0		
 #define	 reg_a_h_cs1_value_dqx_invdelaysel		  0x490		,  7		,  0		
 #define	 reg_a_h_train_min_for_rd_dq0    		  0x494		,  30		,  24		
 #define	 reg_a_h_train_min_for_rd_dq1    		  0x494		,  22		,  16		
 #define	 reg_a_h_train_min_for_rd_dq2    		  0x494		,  14		,  8		
 #define	 reg_a_h_train_min_for_rd_dq3    		  0x494		,  6		,  0		
 #define	 reg_a_h_train_min_for_rd_dq4    		  0x498		,  30		,  24		
 #define	 reg_a_h_train_min_for_rd_dq5    		  0x498		,  22		,  16		
 #define	 reg_a_h_train_min_for_rd_dq6    		  0x498		,  14		,  8		
 #define	 reg_a_h_train_min_for_rd_dq7    		  0x498		,  6		,  0		
 #define	 reg_a_h_train_min_for_rd_dqs    		  0x49c		,  14		,  8		
 #define	 reg_a_h_train_max_for_rd_dq0    		  0x4a0		,  30		,  24		
 #define	 reg_a_h_train_max_for_rd_dq1    		  0x4a0		,  22		,  16		
 #define	 reg_a_h_train_max_for_rd_dq2    		  0x4a0		,  14		,  8		
 #define	 reg_a_h_train_max_for_rd_dq3    		  0x4a0		,  6		,  0		
 #define	 reg_a_h_train_max_for_rd_dq4    		  0x4a4		,  30		,  24		
 #define	 reg_a_h_train_max_for_rd_dq5    		  0x4a4		,  22		,  16		
 #define	 reg_a_h_train_max_for_rd_dq6    		  0x4a4		,  14		,  8		
 #define	 reg_a_h_train_max_for_rd_dq7    		  0x4a4		,  6		,  0		
 #define	 reg_a_h_train_max_for_rd_dqs    		  0x4a8		,  14		,  8		
 #define	 reg_a_h_train_result_for_rd_base_dqs		  0x4ac		,  30		,  24		
 #define	 reg_a_h_change_rd_dqs_default   		  0x4ac		,  5		,  5		
 #define	 reg_a_h_left_boundary_overflow_for_rd		  0x4ac		,  3		,  3		
 #define	 reg_a_h_right_boundary_overflow_for_rd		  0x4ac		,  2		,  2		
 #define	 reg_a_h_rd_train_readback_data_dq0		  0x4b0		,  31		,  16		
 #define	 reg_a_h_rd_train_readback_data_dq1		  0x4b0		,  15		,  0		
 #define	 reg_a_h_rd_train_readback_data_dq2		  0x4b4		,  31		,  16		
 #define	 reg_a_h_rd_train_readback_data_dq3		  0x4b4		,  15		,  0		
 #define	 reg_a_h_rd_train_readback_data_dq4		  0x4b8		,  31		,  16		
 #define	 reg_a_h_rd_train_readback_data_dq5		  0x4b8		,  15		,  0		
 #define	 reg_a_h_rd_train_readback_data_dq6		  0x4bc		,  31		,  16		
 #define	 reg_a_h_rd_train_readback_data_dq7		  0x4bc		,  15		,  0		
 #define	 reg_a_h_change_dqs_default      		  0x4c0		,  17		,  17		
 #define	 reg_a_h_rdtrain_vref_max        		  0x4e8		,  24		,  16		
 #define	 reg_a_h_rdtrain_vref_min        		  0x4e8		,  8		,  0		
 #define	 reg_a_h_train_min_for_rd_dm     		  0x4ec		,  14		,  8		
 #define	 reg_a_h_train_max_for_rd_dm     		  0x4ec		,  6		,  0		
 #define	 reg_a_h_wl2_rd_check_error      		  0x4f0		,  14		,  14		
 #define	 reg_a_h_wl2_have_error_dqs      		  0x4f0		,  13		,  13		
 #define	 reg_a_h_wl2_out_tx_delaylane_range		  0x4f0		,  12		,  12		
 #define	 reg_a_h_wr_train_dqs_adjust_result		  0x4f0		,  11		,  0		
 #define	 reg_a_h_train_min_for_dq0       		  0x550		,  27		,  16		
 #define	 reg_a_h_train_min_for_dq1       		  0x550		,  11		,  0		
 #define	 reg_a_h_train_min_for_dq2       		  0x554		,  27		,  16		
 #define	 reg_a_h_train_min_for_dq3       		  0x554		,  11		,  0		
 #define	 reg_a_h_train_min_for_dq4       		  0x558		,  27		,  16		
 #define	 reg_a_h_train_min_for_dq5       		  0x558		,  11		,  0		
 #define	 reg_a_h_train_min_for_dq6       		  0x55c		,  27		,  16		
 #define	 reg_a_h_train_min_for_dq7       		  0x55c		,  11		,  0		
 #define	 reg_a_h_train_min_for_dqs       		  0x560		,  27		,  16		
 #define	 reg_a_h_train_max_for_dqs       		  0x560		,  11		,  0		
 #define	 reg_a_h_train_max_for_dq0       		  0x564		,  27		,  16		
 #define	 reg_a_h_train_max_for_dq1       		  0x564		,  11		,  0		
 #define	 reg_a_h_train_max_for_dq2       		  0x568		,  27		,  16		
 #define	 reg_a_h_train_max_for_dq3       		  0x568		,  11		,  0		
 #define	 reg_a_h_train_max_for_dq4       		  0x56c		,  27		,  16		
 #define	 reg_a_h_train_max_for_dq5       		  0x56c		,  11		,  0		
 #define	 reg_a_h_train_max_for_dq6       		  0x570		,  27		,  16		
 #define	 reg_a_h_train_max_for_dq7       		  0x570		,  11		,  0		
 #define	 reg_a_h_train_min_for_dm        		  0x574		,  27		,  16		
 #define	 reg_a_h_train_max_for_dm        		  0x574		,  11		,  0		


