

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Mon Aug 12 18:57:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.695 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.328 ms|  0.328 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_24_1  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|      54|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      54|     92|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_94_p2   |         +|   0|  0|  24|          17|           1|
    |icmp_ln24_fu_88_p2  |      icmp|   0|  0|  25|          17|          18|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  51|          35|          21|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |  14|          3|   17|         51|
    |i_fu_34                  |   9|          2|   17|         34|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  41|          9|   36|         89|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln24_reg_125         |  17|   0|   17|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_reg_117              |  17|   0|   17|          0|
    |i_fu_34                  |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  54|   0|   54|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_24_1|  return value|
|array_r_address0  |  out|   16|   ap_memory|                        array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|                        array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|                        array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|                        array_r|         array|
|result_address0   |  out|   16|   ap_memory|                         result|         array|
|result_ce0        |  out|    1|   ap_memory|                         result|         array|
|result_we0        |  out|    1|   ap_memory|                         result|         array|
|result_d0         |  out|   32|   ap_memory|                         result|         array|
|gold_address0     |  out|   16|   ap_memory|                           gold|         array|
|gold_ce0          |  out|    1|   ap_memory|                           gold|         array|
|gold_we0          |  out|    1|   ap_memory|                           gold|         array|
|gold_d0           |  out|   32|   ap_memory|                           gold|         array|
+------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln24 = store i17 0, i17 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 6 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i17 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.10ns)   --->   "%icmp_ln24 = icmp_eq  i17 %i_2, i17 65536" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 9 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (2.10ns)   --->   "%add_ln24 = add i17 %i_2, i17 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 10 'add' 'add_ln24' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %loop_1.preheader.exitStub" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 11 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i17 %i_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 12 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 13 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 15 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln24" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:25]   --->   Operation 16 'getelementptr' 'array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (3.25ns)   --->   "%store_ln25 = store i32 1, i16 %array_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:25]   --->   Operation 17 'store' 'store_ln25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32 %result, i64 0, i64 %zext_ln24" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:26]   --->   Operation 18 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.25ns)   --->   "%store_ln26 = store i32 1, i16 %result_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:26]   --->   Operation 19 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln24" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:27]   --->   Operation 20 'getelementptr' 'gold_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.25ns)   --->   "%store_ln27 = store i32 1, i16 %gold_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:27]   --->   Operation 21 'store' 'store_ln27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln24 = store i17 %add_ln24, i17 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 22 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24]   --->   Operation 23 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ gold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011]
store_ln24             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_2                    (load             ) [ 011]
icmp_ln24              (icmp             ) [ 010]
add_ln24               (add              ) [ 011]
br_ln24                (br               ) [ 000]
zext_ln24              (zext             ) [ 000]
specpipeline_ln24      (specpipeline     ) [ 000]
speclooptripcount_ln24 (speclooptripcount) [ 000]
specloopname_ln24      (specloopname     ) [ 000]
array_addr             (getelementptr    ) [ 000]
store_ln25             (store            ) [ 000]
result_addr            (getelementptr    ) [ 000]
store_ln26             (store            ) [ 000]
gold_addr              (getelementptr    ) [ 000]
store_ln27             (store            ) [ 000]
store_ln24             (store            ) [ 000]
br_ln24                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gold"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="array_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="17" slack="0"/>
<pin id="42" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="store_ln25_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="16" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="result_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="17" slack="0"/>
<pin id="56" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln26_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="gold_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="17" slack="0"/>
<pin id="70" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gold_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln27_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln24_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="17" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_2_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="17" slack="0"/>
<pin id="87" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln24_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="17" slack="0"/>
<pin id="90" dir="0" index="1" bw="17" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln24_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="17" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln24_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="17" slack="1"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln24_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="17" slack="1"/>
<pin id="108" dir="0" index="1" bw="17" slack="1"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="17" slack="0"/>
<pin id="112" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_2_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="17" slack="1"/>
<pin id="119" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="add_ln24_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="17" slack="1"/>
<pin id="127" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="30" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="32" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="51"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="100" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="113"><net_src comp="34" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="120"><net_src comp="85" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="128"><net_src comp="94" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="106" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {2 }
	Port: result | {2 }
	Port: gold | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln24 : 1
		i_2 : 1
		icmp_ln24 : 2
		add_ln24 : 2
		br_ln24 : 3
	State 2
		array_addr : 1
		store_ln25 : 2
		result_addr : 1
		store_ln26 : 2
		gold_addr : 1
		store_ln27 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln24_fu_88 |    0    |    24   |
|----------|------------------|---------|---------|
|    add   |  add_ln24_fu_94  |    0    |    24   |
|----------|------------------|---------|---------|
|   zext   | zext_ln24_fu_100 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    48   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|add_ln24_reg_125|   17   |
|   i_2_reg_117  |   17   |
|    i_reg_110   |   17   |
+----------------+--------+
|      Total     |   51   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   51   |    -   |
+-----------+--------+--------+
|   Total   |   51   |   48   |
+-----------+--------+--------+
