{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717697322093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717697322094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  7 02:08:42 2024 " "Processing started: Fri Jun  7 02:08:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717697322094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697322094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697322094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717697322595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717697322595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lv3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LV3 " "Found entity 1: LV3" {  } { { "LV3.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lv2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LV2 " "Found entity 1: LV2" {  } { { "LV2.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tripsw.sv 1 1 " "Found 1 design units, including 1 entities, in source file tripsw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tripSW " "Found entity 1: tripSW" {  } { { "tripSW.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/tripSW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdis.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdis.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdis " "Found entity 1: hdis" {  } { { "hdis.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/hdis.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countcircle.sv 1 1 " "Found 1 design units, including 1 entities, in source file countcircle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countCircle " "Found entity 1: countCircle" {  } { { "countCircle.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/countCircle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thefloor.sv 1 1 " "Found 1 design units, including 1 entities, in source file thefloor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 theFloor " "Found entity 1: theFloor" {  } { { "theFloor.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/theFloor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lv1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LV1 " "Found entity 1: LV1" {  } { { "LV1.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.sv 1 1 " "Found 1 design units, including 1 entities, in source file player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file setcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 setCounter " "Found entity 1: setCounter" {  } { { "setCounter.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/setCounter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgactl.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgactl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaCtl " "Found entity 1: vgaCtl" {  } { { "vgaCtl.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/vgaCtl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "my_dff.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/my_dff.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box.sv 1 1 " "Found 1 design units, including 1 entities, in source file box.sv" { { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "box.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/box.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717697328096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697328096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "playerX player.sv(28) " "Verilog HDL Implicit Net warning at player.sv(28): created implicit net for \"playerX\"" {  } { { "player.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/player.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "playerY player.sv(29) " "Verilog HDL Implicit Net warning at player.sv(29): created implicit net for \"playerY\"" {  } { { "player.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/player.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717697328142 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 lab5.sv(10) " "Output port \"hex0\" at lab5.sv(10) has no driver" {  } { { "lab5.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717697328149 "|lab5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaCtl vgaCtl:vgaDriver " "Elaborating entity \"vgaCtl\" for hierarchy \"vgaCtl:vgaDriver\"" {  } { { "lab5.sv" "vgaDriver" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vgaCtl.sv(52) " "Verilog HDL assignment warning at vgaCtl.sv(52): truncated value with size 32 to match size of target (12)" {  } { { "vgaCtl.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/vgaCtl.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328186 "|lab5|vgaCtl:vgaDriver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vgaCtl.sv(53) " "Verilog HDL assignment warning at vgaCtl.sv(53): truncated value with size 32 to match size of target (12)" {  } { { "vgaCtl.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/vgaCtl.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328186 "|lab5|vgaCtl:vgaDriver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vgaCtl:vgaDriver\|counter:ctrX " "Elaborating entity \"counter\" for hierarchy \"vgaCtl:vgaDriver\|counter:ctrX\"" {  } { { "vgaCtl.sv" "ctrX" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/vgaCtl.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 counter.sv(25) " "Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (12)" {  } { { "counter.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/counter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328192 "|lab5|vgaCtl:vgaDriver|counter:ctrX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 counter.sv(26) " "Verilog HDL assignment warning at counter.sv(26): truncated value with size 32 to match size of target (12)" {  } { { "counter.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/counter.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328192 "|lab5|vgaCtl:vgaDriver|counter:ctrX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff vgaCtl:vgaDriver\|counter:ctrX\|my_dff:myDff " "Elaborating entity \"my_dff\" for hierarchy \"vgaCtl:vgaDriver\|counter:ctrX\|my_dff:myDff\"" {  } { { "counter.sv" "myDff" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/counter.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vgaCtl:vgaDriver\|counter:ctrY " "Elaborating entity \"counter\" for hierarchy \"vgaCtl:vgaDriver\|counter:ctrY\"" {  } { { "vgaCtl.sv" "ctrY" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/vgaCtl.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 counter.sv(25) " "Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (12)" {  } { { "counter.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/counter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328204 "|lab5|vgaCtl:vgaDriver|counter:ctrY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 counter.sv(26) " "Verilog HDL assignment warning at counter.sv(26): truncated value with size 32 to match size of target (12)" {  } { { "counter.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/counter.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328204 "|lab5|vgaCtl:vgaDriver|counter:ctrY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vgaCtl:vgaDriver\|counter:ctrF " "Elaborating entity \"counter\" for hierarchy \"vgaCtl:vgaDriver\|counter:ctrF\"" {  } { { "vgaCtl.sv" "ctrF" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/vgaCtl.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff vgaCtl:vgaDriver\|counter:ctrF\|my_dff:myDff " "Elaborating entity \"my_dff\" for hierarchy \"vgaCtl:vgaDriver\|counter:ctrF\|my_dff:myDff\"" {  } { { "counter.sv" "myDff" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/counter.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV1 LV1:LV01 " "Elaborating entity \"LV1\" for hierarchy \"LV1:LV01\"" {  } { { "lab5.sv" "LV01" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setCounter LV1:LV01\|setCounter:moveX " "Elaborating entity \"setCounter\" for hierarchy \"LV1:LV01\|setCounter:moveX\"" {  } { { "LV1.sv" "moveX" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV1.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 setCounter.sv(30) " "Verilog HDL assignment warning at setCounter.sv(30): truncated value with size 32 to match size of target (12)" {  } { { "setCounter.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/setCounter.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328232 "|lab5|LV1:LV01|setCounter:moveX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 setCounter.sv(31) " "Verilog HDL assignment warning at setCounter.sv(31): truncated value with size 32 to match size of target (12)" {  } { { "setCounter.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/setCounter.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328232 "|lab5|LV1:LV01|setCounter:moveX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff LV1:LV01\|setCounter:moveX\|my_dff:onStartDff " "Elaborating entity \"my_dff\" for hierarchy \"LV1:LV01\|setCounter:moveX\|my_dff:onStartDff\"" {  } { { "setCounter.sv" "onStartDff" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/setCounter.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter LV1:LV01\|counter:subLevleCnt " "Elaborating entity \"counter\" for hierarchy \"LV1:LV01\|counter:subLevleCnt\"" {  } { { "LV1.sv" "subLevleCnt" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV1.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(25) " "Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (2)" {  } { { "counter.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/counter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328241 "|lab5|LV1:LV01|counter:subLevleCnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(26) " "Verilog HDL assignment warning at counter.sv(26): truncated value with size 32 to match size of target (2)" {  } { { "counter.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/counter.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328241 "|lab5|LV1:LV01|counter:subLevleCnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff LV1:LV01\|counter:subLevleCnt\|my_dff:myDff " "Elaborating entity \"my_dff\" for hierarchy \"LV1:LV01\|counter:subLevleCnt\|my_dff:myDff\"" {  } { { "counter.sv" "myDff" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/counter.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdis LV1:LV01\|hdis:hex0DIS " "Elaborating entity \"hdis\" for hierarchy \"LV1:LV01\|hdis:hex0DIS\"" {  } { { "LV1.sv" "hex0DIS" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV1.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tripSW LV1:LV01\|tripSW:tripswitch " "Elaborating entity \"tripSW\" for hierarchy \"LV1:LV01\|tripSW:tripswitch\"" {  } { { "LV1.sv" "tripswitch" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV1.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328254 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "tripSW.sv(14) " "Verilog HDL warning at tripSW.sv(14): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "tripSW.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/tripSW.sv" 14 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1717697328254 "|lab5|LV1:LV01|tripSW:tripswitch"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "tripSW.sv(14) " "SystemVerilog warning at tripSW.sv(14): unique or priority keyword makes case statement complete" {  } { { "tripSW.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/tripSW.sv" 14 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1717697328255 "|lab5|LV1:LV01|tripSW:tripswitch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countCircle LV1:LV01\|countCircle:jumpOffset " "Elaborating entity \"countCircle\" for hierarchy \"LV1:LV01\|countCircle:jumpOffset\"" {  } { { "LV1.sv" "jumpOffset" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV1.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 countCircle.sv(25) " "Verilog HDL assignment warning at countCircle.sv(25): truncated value with size 32 to match size of target (7)" {  } { { "countCircle.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/countCircle.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328258 "|lab5|LV1:LV01|countCircle:jumpOffset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 countCircle.sv(26) " "Verilog HDL assignment warning at countCircle.sv(26): truncated value with size 32 to match size of target (7)" {  } { { "countCircle.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/countCircle.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328259 "|lab5|LV1:LV01|countCircle:jumpOffset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff LV1:LV01\|countCircle:jumpOffset\|my_dff:myDff " "Elaborating entity \"my_dff\" for hierarchy \"LV1:LV01\|countCircle:jumpOffset\|my_dff:myDff\"" {  } { { "countCircle.sv" "myDff" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/countCircle.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "box LV1:LV01\|box:player " "Elaborating entity \"box\" for hierarchy \"LV1:LV01\|box:player\"" {  } { { "LV1.sv" "player" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV1.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theFloor LV1:LV01\|theFloor:theFloor0 " "Elaborating entity \"theFloor\" for hierarchy \"LV1:LV01\|theFloor:theFloor0\"" {  } { { "LV1.sv" "theFloor0" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV1.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV2 LV2:LV02 " "Elaborating entity \"LV2\" for hierarchy \"LV2:LV02\"" {  } { { "lab5.sv" "LV02" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countCircle LV2:LV02\|countCircle:jumpOffset " "Elaborating entity \"countCircle\" for hierarchy \"LV2:LV02\|countCircle:jumpOffset\"" {  } { { "LV2.sv" "jumpOffset" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/LV2.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 countCircle.sv(25) " "Verilog HDL assignment warning at countCircle.sv(25): truncated value with size 32 to match size of target (7)" {  } { { "countCircle.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/countCircle.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328296 "|lab5|LV2:LV02|countCircle:jumpOffset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 countCircle.sv(26) " "Verilog HDL assignment warning at countCircle.sv(26): truncated value with size 32 to match size of target (7)" {  } { { "countCircle.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/countCircle.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717697328296 "|lab5|LV2:LV02|countCircle:jumpOffset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV3 LV3:LV03 " "Elaborating entity \"LV3\" for hierarchy \"LV3:LV03\"" {  } { { "lab5.sv" "LV03" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clk1 " "Elaborating entity \"clock\" for hierarchy \"clock:clk1\"" {  } { { "lab5.sv" "clk1" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697328318 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717697328935 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "lab5.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717697329355 "|lab5|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "lab5.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717697329355 "|lab5|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "lab5.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717697329355 "|lab5|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "lab5.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717697329355 "|lab5|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "lab5.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717697329355 "|lab5|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "lab5.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717697329355 "|lab5|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "lab5.sv" "" { Text "C:/Users/Xaio/Downloads/Space_Is_Key0-main/lab5.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717697329355 "|lab5|hex0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717697329355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717697329416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717697331038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717697331038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "999 " "Implemented 999 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717697331214 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717697331214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "974 " "Implemented 974 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717697331214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717697331214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717697331231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  7 02:08:51 2024 " "Processing ended: Fri Jun  7 02:08:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717697331231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717697331231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717697331231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717697331231 ""}
