<div class="mw-content-ltr mw-parser-output" lang="en" dir="ltr"><style data-mw-deduplicate="TemplateStyles:r1236091366">.mw-parser-output .ambox{border:1px solid #a2a9b1;border-left:10px solid #36c;background-color:#fbfbfb;box-sizing:border-box}.mw-parser-output .ambox+link+.ambox,.mw-parser-output .ambox+link+style+.ambox,.mw-parser-output .ambox+link+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+style+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+link+.ambox{margin-top:-1px}html body.mediawiki .mw-parser-output .ambox.mbox-small-left{margin:4px 1em 4px 0;overflow:hidden;width:238px;border-collapse:collapse;font-size:88%;line-height:1.25em}.mw-parser-output .ambox-speedy{border-left:10px solid #b32424;background-color:#fee7e6}.mw-parser-output .ambox-delete{border-left:10px solid #b32424}.mw-parser-output .ambox-content{border-left:10px solid #f28500}.mw-parser-output .ambox-style{border-left:10px solid #fc3}.mw-parser-output .ambox-move{border-left:10px solid #9932cc}.mw-parser-output .ambox-protection{border-left:10px solid #a2a9b1}.mw-parser-output .ambox .mbox-text{border:none;padding:0.25em 0.5em;width:100%}.mw-parser-output .ambox .mbox-image{border:none;padding:2px 0 2px 0.5em;text-align:center}.mw-parser-output .ambox .mbox-imageright{border:none;padding:2px 0.5em 2px 0;text-align:center}.mw-parser-output .ambox .mbox-empty-cell{border:none;padding:0;width:1px}.mw-parser-output .ambox .mbox-image-div{width:52px}html.client-js body.skin-minerva .mw-parser-output .mbox-text-span{margin-left:23px!important}@media(min-width:720px){.mw-parser-output .ambox{margin:0 10%}}@media print{body.ns-0 .mw-parser-output .ambox{display:none!important}}</style><table class="box-Merge_to plainlinks metadata ambox ambox-move" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span class="mw-default-size" typeof="mw:File"><span><img alt="" src="https://upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Merge-arrow.svg/50px-Merge-arrow.svg.png" decoding="async" width="50" height="20" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Merge-arrow.svg/75px-Merge-arrow.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Merge-arrow.svg/100px-Merge-arrow.svg.png 2x" data-file-width="50" data-file-height="20" /></span></span></div></td><td class="mbox-text"><div class="mbox-text-span">It has been suggested that this article be <a href="https://en.wikipedia.org/wiki/Wikipedia:Merging" title="Wikipedia:Merging">merged</a> into <i><a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">Reduced instruction set computer</a></i>. (<a href="https://en.wikipedia.org/wiki/Talk:Reduced_instruction_set_computer#Merge_proposal" title="Talk:Reduced instruction set computer">Discuss</a>)<small><i> Proposed since December 2023.</i></small></div></td></tr></tbody></table>
<div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Processor with instructions capable of multi-step operations</div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236091366"><table class="box-More_citations_needed plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><a href="https://en.wikipedia.org/wiki/File:Question_book-new.svg" class="mw-file-description"><img alt="" src="https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></span></div></td><td class="mbox-text"><div class="mbox-text-span">This article <b>needs additional citations for <a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a href="https://en.wikipedia.org/wiki/Special:EditPage/Complex_instruction_set_computer" title="Special:EditPage/Complex instruction set computer">improve this article</a> by <a href="https://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="https://www.google.com/search?as_eq=wikipedia&amp;q=%22Complex+instruction+set+computer%22">"Complex instruction set computer"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="https://www.google.com/search?tbm=nws&amp;q=%22Complex+instruction+set+computer%22+-wikipedia&amp;tbs=ar:1">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.google.com/search?&amp;q=%22Complex+instruction+set+computer%22&amp;tbs=bkt:s&amp;tbm=bks">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.google.com/search?tbs=bks:1&amp;q=%22Complex+instruction+set+computer%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://scholar.google.com/scholar?q=%22Complex+instruction+set+computer%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22Complex+instruction+set+computer%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <span class="date-container"><i>(<span class="date">November 2020</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="https://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a></small>)</i></span></div></td></tr></tbody></table>
<p>A <b>complex instruction set computer</b> (<b>CISC</b> <span class="rt-commentedText nowrap"><span class="IPA nopopups noexcerpt" lang="en-fonipa"><a href="https://en.wikipedia.org/wiki/Help:IPA/English" title="Help:IPA/English">/<span style="border-bottom:1px dotted"><span title="/ˈ/: primary stress follows">ˈ</span><span title="&#39;s&#39; in &#39;sigh&#39;">s</span><span title="/ɪ/: &#39;i&#39; in &#39;kit&#39;">ɪ</span><span title="&#39;s&#39; in &#39;sigh&#39;">s</span><span title="&#39;k&#39; in &#39;kind&#39;">k</span></span>/</a></span></span>) is a <a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">computer architecture</a> in which single <a href="https://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">instructions</a> can execute several low-level operations (such as a load from <a href="https://en.wikipedia.org/wiki/Memory_(computers)" class="mw-redirect" title="Memory (computers)">memory</a>, an <a href="https://en.wikipedia.org/wiki/Arithmetic" title="Arithmetic">arithmetic</a> <a href="https://en.wikipedia.org/wiki/Operator_(programming)" class="mw-redirect" title="Operator (programming)">operation</a>, and a memory store) or are capable of multi-step operations or <a href="https://en.wikipedia.org/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> within single instructions.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (November 2023)">citation needed</span></a></i>&#93;</sup> The term was retroactively coined in contrast to <a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">reduced instruction set computer</a> (RISC)<sup id="cite_ref-1" class="reference"><a href="#cite_note-1"><span class="cite-bracket">&#91;</span>1<span class="cite-bracket">&#93;</span></a></sup> and has therefore become something of an <a href="https://en.wikipedia.org/wiki/Umbrella_term" class="mw-redirect" title="Umbrella term">umbrella term</a> for everything that is not RISC,<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (November 2023)">citation needed</span></a></i>&#93;</sup> where the typical differentiating characteristic<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Accuracy_dispute#Disputed_statement" title="Wikipedia:Accuracy dispute"><span title="It would be nice to have one characteristic to differentiate RISC and CISC but most sources give a handful of factors. (April 2023)">dubious</span></a>&#32;&#8211; <a href="https://en.wikipedia.org/wiki/Talk:Complex_instruction_set_computer#Dubious" title="Talk:Complex instruction set computer">discuss</a></i>&#93;</sup> is that most RISC designs use uniform instruction length for almost all instructions, and employ strictly separate load and store instructions.
</p><p>Examples of CISC architectures include complex <a href="https://en.wikipedia.org/wiki/Mainframe_computer" title="Mainframe computer">mainframe computers</a> to simplistic microcontrollers where memory load and store operations are not separated from arithmetic instructions.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (November 2023)">citation needed</span></a></i>&#93;</sup> Specific instruction set architectures that have been retroactively labeled CISC are <a href="https://en.wikipedia.org/wiki/System/360" class="mw-redirect" title="System/360">System/360</a> through <a href="https://en.wikipedia.org/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a>, the <a href="https://en.wikipedia.org/wiki/PDP-11" title="PDP-11">PDP-11</a> and <a href="https://en.wikipedia.org/wiki/VAX" title="VAX">VAX</a> architectures, and many others. Well known microprocessors and microcontrollers that have also been labeled CISC in many academic publications<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="which publications? (April 2023)">citation needed</span></a></i>&#93;</sup> include the <a href="https://en.wikipedia.org/wiki/Motorola_6800" title="Motorola 6800">Motorola 6800</a>, <a href="https://en.wikipedia.org/wiki/6809" class="mw-redirect" title="6809">6809</a> and <a href="https://en.wikipedia.org/wiki/Motorola_68000_series" title="Motorola 68000 series">68000</a> families; the Intel <a href="https://en.wikipedia.org/wiki/8080" class="mw-redirect" title="8080">8080</a>, <a href="https://en.wikipedia.org/wiki/IAPX_432" class="mw-redirect" title="IAPX 432">iAPX 432</a>, <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a> and <a href="https://en.wikipedia.org/wiki/8051" class="mw-redirect" title="8051">8051</a> family; the Zilog <a href="https://en.wikipedia.org/wiki/Z80" class="mw-redirect" title="Z80">Z80</a>, <a href="https://en.wikipedia.org/wiki/Zilog_Z8" title="Zilog Z8">Z8</a> and <a href="https://en.wikipedia.org/wiki/Z8000" class="mw-redirect" title="Z8000">Z8000</a> families; the <a href="https://en.wikipedia.org/wiki/National_Semiconductor" title="National Semiconductor">National Semiconductor</a> <a href="https://en.wikipedia.org/wiki/NS32000" title="NS32000">NS320xx</a> family; the MOS Technology <a href="https://en.wikipedia.org/wiki/6502" class="mw-redirect" title="6502">6502</a> family; and others.
</p><p>Some designs have been regarded as borderline cases by some writers.<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Manual_of_Style/Words_to_watch#Unsupported_attributions" title="Wikipedia:Manual of Style/Words to watch"><span title="The material near this tag possibly uses too-vague attribution or weasel words. (November 2023)">who?</span></a></i>&#93;</sup> For instance, the <a href="https://en.wikipedia.org/wiki/Microchip_Technology" title="Microchip Technology">Microchip Technology</a> <a href="https://en.wikipedia.org/wiki/PIC_microcontroller" class="mw-redirect" title="PIC microcontroller">PIC</a> has been labeled RISC in some circles and CISC in others.
</p>
<meta property="mw:PageProp/toc" />
<div class="mw-heading mw-heading2"><h2 id="Incitements_and_benefits">Incitements and benefits</h2></span></div>
<p>Before the RISC philosophy became prominent, many computer architects tried to bridge the so-called <a href="https://en.wikipedia.org/wiki/Semantic_gap" title="Semantic gap">semantic gap</a>, i.e., to design instruction sets that directly support high-level programming constructs such as procedure calls, loop control, and complex <a href="https://en.wikipedia.org/wiki/Addressing_mode" title="Addressing mode">addressing modes</a>, allowing data structure and array accesses to be combined into single instructions. Instructions are also typically highly encoded in order to further enhance the code density. The compact nature of such instruction sets results in smaller <a href="https://en.wikipedia.org/wiki/Computer_program" title="Computer program">program</a> sizes and fewer main memory accesses (which were often slow), which at the time (early 1960s and onwards) resulted in a tremendous saving on the cost of computer memory and disc storage, as well as faster execution. It also meant good <a href="https://en.wikipedia.org/wiki/Programming_productivity" title="Programming productivity">programming productivity</a> even in <a href="https://en.wikipedia.org/wiki/Assembly_language" title="Assembly language">assembly language</a>, as <a href="https://en.wikipedia.org/wiki/High_level_language" class="mw-redirect" title="High level language">high level languages</a> such as <a href="https://en.wikipedia.org/wiki/Fortran" title="Fortran">Fortran</a> or <a href="https://en.wikipedia.org/wiki/ALGOL" title="ALGOL">Algol</a> were not always available or appropriate. Indeed, microprocessors in this category are sometimes still programmed in assembly language for certain types of critical applications.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (October 2011)">citation needed</span></a></i>&#93;</sup>
</p>
<div class="mw-heading mw-heading3"><h3 id="New_instructions">New instructions</h3></span></div>
<p>In the 1970s, analysis of high-level languages indicated compilers produced some complex corresponding machine language. It was determined that new instructions could improve performance. Some instructions were added that were never intended to be used in assembly language but fit well with compiled high-level languages. Compilers were updated to take advantage of these instructions. The benefits of semantically rich instructions with compact encodings can be seen in modern processors as well, particularly in the high-performance segment where caches are a central component (as opposed to most <a href="https://en.wikipedia.org/wiki/Embedded_system" title="Embedded system">embedded systems</a>). This is because these fast, but complex and expensive, memories are inherently limited in size, making compact code beneficial. Of course, the fundamental reason they are needed is that main memories (i.e., <a href="https://en.wikipedia.org/wiki/Dynamic_RAM" class="mw-redirect" title="Dynamic RAM">dynamic RAM</a> today) remain slow compared to a (high-performance) CPU core.
</p>
<div class="mw-heading mw-heading2"><h2 id="Design_issues">Design issues</h2></span></div>
<p>While many designs achieved the aim of higher throughput at lower cost and also allowed high-level language constructs to be expressed by fewer instructions, it was observed that this was not <i>always</i> the case. For instance, low-end versions of complex architectures (i.e. using less hardware) could lead to situations where it was possible to improve performance by <i>not</i> using a complex instruction (such as a procedure call or enter instruction) but instead using a sequence of simpler instructions.
</p><p>One reason for this was that architects (<a href="https://en.wikipedia.org/wiki/Microcode" title="Microcode">microcode</a> writers) sometimes "over-designed" assembly language instructions, including features that could not be implemented efficiently on the basic hardware available. There could, for instance, be "side effects" (above conventional flags), such as the setting of a register or memory location that was perhaps seldom used; if this was done via ordinary (non duplicated) internal buses, or even the external bus, it would demand extra cycles every time, and thus be quite inefficient.
</p><p>Even in balanced high-performance designs, highly encoded and (relatively) high-level instructions could be complicated to decode and execute efficiently within a limited transistor budget. Such architectures therefore required a great deal of work on the part of the processor designer in cases where a simpler, but (typically) slower, solution based on decode tables and/or microcode sequencing is not appropriate. At a time when transistors and other components were a limited resource, this also left fewer components and less opportunity for other types of performance optimizations.
</p>
<div class="mw-heading mw-heading3"><h3 id="The_RISC_idea">The RISC idea</h3></span></div>
<p>The circuitry that performs the actions defined by the microcode in many (but not all) CISC processors is, in itself, a processor which in many ways is reminiscent in structure to very early CPU designs. In the early 1970s, this gave rise to ideas to return to simpler processor designs in order to make it more feasible to cope without (<i>then</i> relatively large and expensive) ROM tables and/or <a href="https://en.wikipedia.org/wiki/Programmable_logic_array" title="Programmable logic array">PLA</a> structures for sequencing and/or decoding.
</p><p>An early (retroactively) RISC-<i>labeled</i> processor (<a href="https://en.wikipedia.org/wiki/IBM_801" title="IBM 801">IBM 801</a>&#160;&#8211;&#32; <a href="https://en.wikipedia.org/wiki/IBM" title="IBM">IBM</a>'s Watson Research Center, mid-1970s) was a tightly pipelined simple machine originally intended to be used as an internal microcode kernel, or engine, in CISC designs,<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2021)">citation needed</span></a></i>&#93;</sup> but also became the processor that introduced the RISC idea to a somewhat larger audience. Simplicity and regularity also in the visible instruction set would make it easier to implement overlapping processor stages (<a href="https://en.wikipedia.org/wiki/Pipeline_(computing)" title="Pipeline (computing)">pipelining</a>) at the machine code level (i.e. the level seen by compilers). However, pipelining at that level was already used in some high-performance CISC "supercomputers" in order to reduce the instruction cycle time (despite the complications of implementing within the limited component count and wiring complexity feasible at the time). Internal microcode execution in CISC processors, on the other hand, could be more or less pipelined depending on the particular design, and therefore more or less akin to the basic structure of RISC processors.
</p><p>The <a href="https://en.wikipedia.org/wiki/CDC_6600" title="CDC 6600">CDC 6600</a> supercomputer, first delivered in 1965, has also been retroactively described as RISC.<sup id="cite_ref-Museum_Waalsdorp_2023_c985_2-0" class="reference"><a href="#cite_note-Museum_Waalsdorp_2023_c985-2"><span class="cite-bracket">&#91;</span>2<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Anthony_2012_g816_3-0" class="reference"><a href="#cite_note-Anthony_2012_g816-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup>  It had a load–store architecture which allowed up to five loads and two stores to be in progress simultaneously under programmer control.  It also had multiple function units which could operate at the same time.
</p>
<div class="mw-heading mw-heading3"><h3 id="Superscalar">Superscalar</h3></span></div>
<p>In a more modern context, the complex variable-length encoding used by some of the typical CISC architectures makes it complicated, but still feasible, to build a <a href="https://en.wikipedia.org/wiki/Superscalar" class="mw-redirect" title="Superscalar">superscalar</a> implementation of a CISC programming model <i>directly</i>; the in-order superscalar original <a href="https://en.wikipedia.org/wiki/Intel_P5" class="mw-redirect" title="Intel P5">Pentium</a> and the out-of-order superscalar <a href="https://en.wikipedia.org/wiki/Cyrix_6x86" title="Cyrix 6x86">Cyrix 6x86</a> are well-known examples of this. The frequent memory accesses for operands of a typical CISC machine may limit the instruction-level parallelism that can be extracted from the code, although this is strongly mediated by the fast cache structures used in modern designs, as well as by other measures. Due to inherently compact and semantically rich instructions, the average amount of work performed per machine code unit (i.e. per byte or bit) is higher for a CISC than a RISC processor, which may give it a significant advantage in a modern cache-based implementation.
</p><p>Transistors for logic, PLAs, and microcode are no longer scarce resources; only large high-speed cache memories are limited by the maximum number of transistors today. Although complex, the transistor count of CISC decoders do not grow exponentially like the total number of transistors per processor (the majority typically used for caches). Together with better tools and enhanced technologies, this has led to new implementations of highly encoded and variable-length designs without load–store limitations (i.e. non-RISC). This governs re-implementations of older architectures such as the ubiquitous x86 (see below) as well as new designs for <a href="https://en.wikipedia.org/wiki/Microcontroller" title="Microcontroller">microcontrollers</a> for <a href="https://en.wikipedia.org/wiki/Embedded_system" title="Embedded system">embedded systems</a>, and similar uses. The superscalar complexity in the case of modern x86 was solved by converting instructions into one or more <a href="https://en.wikipedia.org/wiki/Micro-operations" class="mw-redirect" title="Micro-operations">micro-operations</a> and dynamically issuing those micro-operations, i.e. indirect and dynamic superscalar execution; the <a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a> and <a href="https://en.wikipedia.org/wiki/AMD_K5" title="AMD K5">AMD K5</a> are early examples of this. It allows a fairly simple superscalar design to be located after the (fairly complex) decoders (and buffers), giving, so to speak, the best of both worlds in many respects.  This technique is also used in <a href="https://en.wikipedia.org/wiki/IBM_z196" title="IBM z196">IBM z196</a> and later <a href="https://en.wikipedia.org/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a> microprocessors.
</p>
<div class="mw-heading mw-heading3"><h3 id="CISC_and_RISC_terms">CISC and RISC terms</h3></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236091366"><table class="box-Original_research plainlinks metadata ambox ambox-content ambox-Original_research" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><span><img alt="" src="https://upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/40px-Ambox_important.svg.png" decoding="async" width="40" height="40" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/60px-Ambox_important.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/en/thumb/b/b4/Ambox_important.svg/80px-Ambox_important.svg.png 2x" data-file-width="40" data-file-height="40" /></span></span></div></td><td class="mbox-text"><div class="mbox-text-span">This article <b>possibly contains <a href="https://en.wikipedia.org/wiki/Wikipedia:No_original_research" title="Wikipedia:No original research">original research</a></b>.<span class="hide-when-compact"> Please <a class="external text" href="https://en.wikipedia.org/w/index.php?title=Complex_instruction_set_computer&amp;action=edit">improve it</a> by <a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verifying</a> the claims made and adding <a href="https://en.wikipedia.org/wiki/Wikipedia:Citing_sources#Inline_citations" title="Wikipedia:Citing sources">inline citations</a>. Statements consisting only of original research should be removed.</span>  <span class="date-container"><i>(<span class="date">November 2023</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="https://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a></small>)</i></span></div></td></tr></tbody></table>
<p>The terms CISC and RISC have become less meaningful with the continued evolution of both CISC and RISC designs and implementations. The first highly (or tightly) pipelined x86 implementations, the 486 designs from <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a>, <a href="https://en.wikipedia.org/wiki/AMD" title="AMD">AMD</a>, <a href="https://en.wikipedia.org/wiki/Cyrix" title="Cyrix">Cyrix</a>, and <a href="https://en.wikipedia.org/wiki/IBM" title="IBM">IBM</a>, supported every instruction that their predecessors did, but achieved <i>maximum efficiency</i> only on a fairly simple x86 subset that was only a little more than a typical RISC instruction set (i.e., without typical RISC <i><a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">load–store</a></i> limits).<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (November 2023)">citation needed</span></a></i>&#93;</sup> The Intel <a href="https://en.wikipedia.org/wiki/P5_(microarchitecture)" class="mw-redirect" title="P5 (microarchitecture)">P5</a> <a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a> generation was a superscalar version of these principles. However, modern x86 processors also (typically) decode and split instructions into dynamic sequences of internally buffered <a href="https://en.wikipedia.org/wiki/Micro-operation" title="Micro-operation">micro-operations</a>, which helps execute a larger subset of instructions in a pipelined (overlapping) fashion, and facilitates more advanced extraction of parallelism out of the code stream, for even higher performance.
</p><p>Contrary to popular simplifications (present also in some academic texts,) not all CISCs are microcoded or have "complex" instructions.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (November 2023)">citation needed</span></a></i>&#93;</sup> As CISC became a catch-all term meaning anything that's not a load–store (RISC) architecture, it's not the number of instructions, nor the complexity of the implementation or of the instructions, that define CISC, but that arithmetic instructions also perform memory accesses.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (October 2011)">citation needed</span></a></i>&#93;</sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4"><span class="cite-bracket">&#91;</span>4<span class="cite-bracket">&#93;</span></a></sup><sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability"><span title="The book doesn&#39;t mention CISC. (June 2023)">failed verification</span></a></i>&#93;</sup> Compared to a small 8-bit CISC processor, a RISC floating-point instruction is complex. CISC does not even need to have complex addressing modes; 32- or 64-bit RISC processors may well have more complex addressing modes than small 8-bit CISC processors.
</p><p>A <a href="https://en.wikipedia.org/wiki/PDP-10" title="PDP-10">PDP-10</a>, a <a href="https://en.wikipedia.org/wiki/PDP-8" title="PDP-8">PDP-8</a>, an <a href="https://en.wikipedia.org/wiki/Intel_80386" class="mw-redirect" title="Intel 80386">Intel 80386</a>, an <a href="https://en.wikipedia.org/wiki/Intel_4004" title="Intel 4004">Intel 4004</a>, a <a href="https://en.wikipedia.org/wiki/Motorola_68000" title="Motorola 68000">Motorola 68000</a>, a <a href="https://en.wikipedia.org/wiki/System_z" class="mw-redirect" title="System z">System z</a> mainframe, a <a href="https://en.wikipedia.org/wiki/Burroughs_B5000" class="mw-redirect" title="Burroughs B5000">Burroughs B5000</a>, a <a href="https://en.wikipedia.org/wiki/VAX" title="VAX">VAX</a>, a <a href="https://en.wikipedia.org/wiki/Zilog_Z80000" title="Zilog Z80000">Zilog Z80000</a>, and a <a href="https://en.wikipedia.org/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS Technology 6502</a> all vary widely in the number, sizes, and formats of instructions, the number, types, and sizes of registers, and the available data types. Some have hardware support for operations like scanning for a substring, arbitrary-precision BCD arithmetic, or <a href="https://en.wikipedia.org/wiki/Transcendental_function" title="Transcendental function">transcendental functions</a>, while others have only 8-bit addition and subtraction. But they are all in the CISC category<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This is a controversial and ahistorical claim (March 2023)">citation needed</span></a></i>&#93;</sup>. because they have "load-operate" instructions that load and/or store memory contents within the same instructions that perform the actual calculations. For instance, the PDP-8, having only 8 fixed-length instructions and no microcode at all, is a CISC because of <i>how</i> the instructions work, PowerPC, which has over 230 instructions (more than some VAXes), and complex internals like register renaming and a reorder buffer, is a RISC, while <a href="/w/index.php?title=Minimal_CISC&amp;action=edit&amp;redlink=1" class="new" title="Minimal CISC (page does not exist)">Minimal CISC</a> has 8 instructions, but is clearly a CISC because it combines memory access and computation in the same instructions.
</p>
<div class="mw-heading mw-heading2"><h2 id="See_also">See also</h2></span></div>
<ul><li><a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">Reduced instruction set computer</a></li>
<li><a href="https://en.wikipedia.org/wiki/One-instruction_set_computer" title="One-instruction set computer">One-instruction set computer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Zero_instruction_set_computer" class="mw-redirect" title="Zero instruction set computer">Zero instruction set computer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microcode" title="Microcode">Microcode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison of instruction set architectures</a></li></ul>
<div class="mw-heading mw-heading2"><h2 id="References">References</h2></span></div>
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1238218222">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free.id-lock-free a{background:url("https://upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited.id-lock-limited a,.mw-parser-output .id-lock-registration.id-lock-registration a{background:url("https://upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription.id-lock-subscription a{background:url("https://upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url("https://upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-free a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-limited a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-registration a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-subscription a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .cs1-ws-icon a{background-size:contain;padding:0 1em 0 0}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:var(--color-error,#d33)}.mw-parser-output .cs1-visible-error{color:var(--color-error,#d33)}.mw-parser-output .cs1-maint{display:none;color:#085;margin-left:0.3em}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}@media screen{.mw-parser-output .cs1-format{font-size:95%}html.skin-theme-clientpref-night .mw-parser-output .cs1-maint{color:#18911f}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .cs1-maint{color:#18911f}}</style><cite id="CITEREFPattersonDitzel1980" class="citation journal cs1"><a href="https://en.wikipedia.org/wiki/David_A._Patterson_(scientist)" class="mw-redirect" title="David A. Patterson (scientist)">Patterson, D. A.</a>; Ditzel, D. R. (October 1980). "The case for the reduced instruction set computer". <i>ACM SIGARCH Computer Architecture News</i>. <b>8</b> (6). <a href="https://en.wikipedia.org/wiki/Association_for_Computing_Machinery" title="Association for Computing Machinery">ACM</a>: 25–33. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F641914.641917">10.1145/641914.641917</a>. <a href="https://en.wikipedia.org/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:12034303">12034303</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=ACM+SIGARCH+Computer+Architecture+News&amp;rft.atitle=The+case+for+the+reduced+instruction+set+computer&amp;rft.volume=8&amp;rft.issue=6&amp;rft.pages=25-33&amp;rft.date=1980-10&amp;rft_id=info%3Adoi%2F10.1145%2F641914.641917&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A12034303%23id-name%3DS2CID&amp;rft.aulast=Patterson&amp;rft.aufirst=D.+A.&amp;rft.au=Ditzel%2C+D.+R.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AComplex+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-Museum_Waalsdorp_2023_c985-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-Museum_Waalsdorp_2023_c985_2-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.museumwaalsdorp.nl/en/museum-waalsdorp-2/history/comphistory/computerhistory-background-information/6400hwac/">"Computer history: CDC 6000 series Hardware Architecture"</a>. <i>Museum Waalsdorp</i>. July 23, 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">January 19,</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Museum+Waalsdorp&amp;rft.atitle=Computer+history%3A+CDC+6000+series+Hardware+Architecture&amp;rft.date=2023-07-23&amp;rft_id=https%3A%2F%2Fwww.museumwaalsdorp.nl%2Fen%2Fmuseum-waalsdorp-2%2Fhistory%2Fcomphistory%2Fcomputerhistory-background-information%2F6400hwac%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AComplex+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-Anthony_2012_g816-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-Anthony_2012_g816_3-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFAnthony2012" class="citation web cs1">Anthony, Sebastian (April 10, 2012). <a rel="nofollow" class="external text" href="https://www.extremetech.com/extreme/125271-the-history-of-supercomputers">"The history of supercomputers"</a>. <i>ExtremeTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 19,</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ExtremeTech&amp;rft.atitle=The+history+of+supercomputers&amp;rft.date=2012-04-10&amp;rft.aulast=Anthony&amp;rft.aufirst=Sebastian&amp;rft_id=https%3A%2F%2Fwww.extremetech.com%2Fextreme%2F125271-the-history-of-supercomputers&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AComplex+instruction+set+computer" class="Z3988"></span></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFHennessyPatterson" class="citation book cs1"><a href="https://en.wikipedia.org/wiki/John_L._Hennessy" title="John L. Hennessy">Hennessy, John</a>; <a href="https://en.wikipedia.org/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">Patterson, David</a>. <a rel="nofollow" class="external text" href="http://acs.pub.ro/~cpop/SMPA/Computer%20Architecture,%20Sixth%20Edition_%20A%20Quantitative%20Approach%20(%20PDFDrive%20).pdf"><i>Computer Architecture: A Quantitative Approach</i></a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230614014543/http://acs.pub.ro/~cpop/SMPA/Computer%20Architecture,%20Sixth%20Edition_%20A%20Quantitative%20Approach%20%28%20PDFDrive%20%29.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on June 14, 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">June 13,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+Architecture%3A+A+Quantitative+Approach&amp;rft.aulast=Hennessy&amp;rft.aufirst=John&amp;rft.au=Patterson%2C+David&amp;rft_id=http%3A%2F%2Facs.pub.ro%2F~cpop%2FSMPA%2FComputer%2520Architecture%2C%2520Sixth%2520Edition_%2520A%2520Quantitative%2520Approach%2520%28%2520PDFDrive%2520%29.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AComplex+instruction+set+computer" class="Z3988"></span></span>
</li>
</ol></div>
<div class="mw-heading mw-heading3"><h3 id="General_references">General references</h3></span></div>
<style data-mw-deduplicate="TemplateStyles:r1239549316">.mw-parser-output .refbegin{margin-bottom:0.5em}.mw-parser-output .refbegin-hanging-indents>ul{margin-left:0}.mw-parser-output .refbegin-hanging-indents>ul>li{margin-left:0;padding-left:3.2em;text-indent:-3.2em}.mw-parser-output .refbegin-hanging-indents ul,.mw-parser-output .refbegin-hanging-indents ul li{list-style:none}@media(max-width:720px){.mw-parser-output .refbegin-hanging-indents>ul>li{padding-left:1.6em;text-indent:-1.6em}}.mw-parser-output .refbegin-columns{margin-top:0.3em}.mw-parser-output .refbegin-columns ul{margin-top:0}.mw-parser-output .refbegin-columns li{page-break-inside:avoid;break-inside:avoid-column}@media screen{.mw-parser-output .refbegin{font-size:90%}}</style><div class="refbegin" style=""> 
<ul><li>Tanenbaum, Andrew S. (2006) <i>Structured Computer Organization, Fifth Edition</i>, Pearson Education, Inc. Upper Saddle River, NJ.</li></ul>
</div>
<div class="mw-heading mw-heading2"><h2 id="Further_reading">Further reading</h2></span></div>
<ul><li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFMano" class="citation book cs1">Mano, M. Morris. <i>Computer System Architecture</i> (3rd&#160;ed.). <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-0131755635" title="Special:BookSources/978-0131755635"><bdi>978-0131755635</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+System+Architecture&amp;rft.edition=3rd&amp;rft.isbn=978-0131755635&amp;rft.aulast=Mano&amp;rft.aufirst=M.+Morris&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AComplex+instruction+set+computer" class="Z3988"></span></li></ul>
<div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1236075235">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}body.skin--responsive .mw-parser-output .navbox-image img{max-width:none!important}@media print{body.ns-0 .mw-parser-output .navbox{display:none!important}}</style></div><div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1239400231">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}html.skin-theme-clientpref-night .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}}@media print{.mw-parser-output .navbar{display:none!important}}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="https://en.wikipedia.org/wiki/Special:EditPage/Template:Processor_technologies" title="Special:EditPage/Template:Processor technologies"><abbr title="Edit this template">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Abstract_machine" title="Abstract machine">Abstract machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stored-program_computer" title="Stored-program computer">Stored-program computer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Finite-state_machine_with_datapath" class="mw-redirect" title="Finite-state machine with datapath">with datapath</a></li>
<li><a href="https://en.wikipedia.org/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="https://en.wikipedia.org/wiki/Deterministic_finite_automaton" title="Deterministic finite automaton">Deterministic finite automaton</a></li>
<li><a href="https://en.wikipedia.org/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cellular_automaton" title="Cellular automaton">Cellular automaton</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_cellular_automaton" title="Quantum cellular automaton">Quantum cellular automaton</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Alternating_Turing_machine" title="Alternating Turing machine">Alternating Turing machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="https://en.wikipedia.org/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li>
<li><a href="https://en.wikipedia.org/wiki/Nondeterministic_Turing_machine" title="Nondeterministic Turing machine">Nondeterministic Turing machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Probabilistic_Turing_machine" title="Probabilistic Turing machine">Probabilistic Turing machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Hypercomputation" title="Hypercomputation">Hypercomputation</a></li>
<li><a href="https://en.wikipedia.org/wiki/Zeno_machine" title="Zeno machine">Zeno machine</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/History_of_general-purpose_CPUs#Belt_machine_architecture" title="History of general-purpose CPUs">Belt machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="https://en.wikipedia.org/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="https://en.wikipedia.org/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="https://en.wikipedia.org/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="https://en.wikipedia.org/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="https://en.wikipedia.org/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Uniform_memory_access" title="Uniform memory access">HUMA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">Load–store</a></li>
<li><a href="https://en.wikipedia.org/wiki/Register%E2%80%93memory_architecture" title="Register–memory architecture">Register/memory</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="https://en.wikipedia.org/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="https://en.wikipedia.org/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Neuromorphic_engineering" class="mw-redirect" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Orthogonal_instruction_set" title="Orthogonal instruction set">Orthogonal instruction set</a></li>
<li><a class="mw-selflink selflink">CISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="https://en.wikipedia.org/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="https://en.wikipedia.org/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/One-instruction_set_computer" title="One-instruction set computer">OISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Zero_instruction_set_computer" class="mw-redirect" title="Zero instruction set computer">ZISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_computing" title="Quantum computing">Quantum computing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction<br />sets</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Motorola_68000_series" title="Motorola 68000 series">Motorola 68000 series</a></li>
<li><a href="https://en.wikipedia.org/wiki/VAX" title="VAX">VAX</a></li>
<li><a href="https://en.wikipedia.org/wiki/PDP-11_architecture" title="PDP-11 architecture">PDP-11</a></li>
<li><a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></li>
<li><a href="https://en.wikipedia.org/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li>Power
<ul><li><a href="https://en.wikipedia.org/wiki/IBM_POWER_architecture" title="IBM POWER architecture">POWER</a></li>
<li><a href="https://en.wikipedia.org/wiki/PowerPC" title="PowerPC">PowerPC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power ISA</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Clipper_architecture" title="Clipper architecture">Clipper architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="https://en.wikipedia.org/wiki/SuperH" title="SuperH">SuperH</a></li>
<li><a href="https://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="https://en.wikipedia.org/wiki/ETRAX_CRIS" title="ETRAX CRIS">ETRAX CRIS</a></li>
<li><a href="https://en.wikipedia.org/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="https://en.wikipedia.org/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="https://en.wikipedia.org/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="https://en.wikipedia.org/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="https://en.wikipedia.org/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="https://en.wikipedia.org/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li>System/3x0
<ul><li><a href="https://en.wikipedia.org/wiki/IBM_System/360_architecture" title="IBM System/360 architecture">S/360</a></li>
<li><a href="https://en.wikipedia.org/wiki/IBM_System/370" title="IBM System/370">S/370</a></li>
<li><a href="https://en.wikipedia.org/wiki/IBM_System/390" title="IBM System/390">S/390</a></li>
<li><a href="https://en.wikipedia.org/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a></li></ul></li>
<li>Tilera ISA</li>
<li><a href="https://en.wikipedia.org/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Adapteva#Products" class="mw-redirect" title="Adapteva">Epiphany architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="https://en.wikipedia.org/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="https://en.wikipedia.org/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="https://en.wikipedia.org/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="https://en.wikipedia.org/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="https://en.wikipedia.org/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Scoreboarding" title="Scoreboarding">Scoreboarding</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tomasulo%27s_algorithm" title="Tomasulo&#39;s algorithm">Tomasulo's algorithm</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="https://en.wikipedia.org/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>
<li><a href="https://en.wikipedia.org/wiki/Wide-issue" title="Wide-issue">Wide-issue</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="https://en.wikipedia.org/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="https://en.wikipedia.org/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="https://en.wikipedia.org/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="https://en.wikipedia.org/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li>
<li><a href="https://en.wikipedia.org/wiki/Simultaneous_and_heterogeneous_multithreading" title="Simultaneous and heterogeneous multithreading">Simultaneous and heterogenous</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="https://en.wikipedia.org/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cooperative_multitasking" title="Cooperative multitasking">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Single_instruction,_single_data" title="Single instruction, single data">SISD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">Array processing (SIMT)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#Pipelined_processor" title="Flynn&#39;s taxonomy">Pipelined processing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#Associative_processor" title="Flynn&#39;s taxonomy">Associative processing</a></li>
<li><a href="https://en.wikipedia.org/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Multiple_instruction,_single_data" title="Multiple instruction, single data">MISD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multiple_instruction,_multiple_data" title="Multiple instruction, multiple data">MIMD</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Single_program,_multiple_data" title="Single program, multiple data">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="https://en.wikipedia.org/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="https://en.wikipedia.org/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="https://en.wikipedia.org/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="https://en.wikipedia.org/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="https://en.wikipedia.org/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="https://en.wikipedia.org/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="https://en.wikipedia.org/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="https://en.wikipedia.org/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tile_processor" title="Tile processor">Tile processor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Field-programmable_object_array" title="Field-programmable object array">FPOA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="https://en.wikipedia.org/wiki/System_in_a_package" title="System in a package">System in a package</a> (SiP)</li>
<li><a href="https://en.wikipedia.org/wiki/Package_on_a_package" title="Package on a package">Package on a package</a> (PoP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="https://en.wikipedia.org/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="https://en.wikipedia.org/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li>
<li><a href="https://en.wikipedia.org/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="https://en.wikipedia.org/wiki/Multiprocessor_system_on_a_chip" class="mw-redirect" title="Multiprocessor system on a chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="https://en.wikipedia.org/wiki/Cypress_PSoC" title="Cypress PSoC">Cypress PSoC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="https://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Image_processor" title="Image processor">Image processor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="https://en.wikipedia.org/wiki/Tensor_Processing_Unit" title="Tensor Processing Unit">Tensor Processing Unit</a> (TPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/24-bit_computing" title="24-bit computing">24-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)#Variable-word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="https://en.wikipedia.org/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="https://en.wikipedia.org/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">Core</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="https://en.wikipedia.org/wiki/Scratchpad_memory" title="Scratchpad memory">Scratchpad memory</a></li>
<li><a href="https://en.wikipedia.org/wiki/Data_cache" class="mw-redirect" title="Data cache">Data cache</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_cache" class="mw-redirect" title="Instruction cache">Instruction cache</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="https://en.wikipedia.org/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="https://en.wikipedia.org/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Execution_unit" title="Execution unit">Functional<br />units</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="https://en.wikipedia.org/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="https://en.wikipedia.org/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="https://en.wikipedia.org/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Branch_target_predictor" title="Branch target predictor">Branch target predictor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)
<ul><li><a href="https://en.wikipedia.org/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_decoder" class="mw-redirect" title="Instruction decoder">Instruction decoder</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Logic_gate" title="Logic gate">Logic</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="https://en.wikipedia.org/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="https://en.wikipedia.org/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="https://en.wikipedia.org/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_address_register" title="Memory address register">Memory address register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Control_unit" title="Control unit">Control unit</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Hardwired_control_unit" class="mw-redirect" title="Hardwired control unit">Hardwired control unit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microcode" title="Microcode">Microcode</a> <a href="https://en.wikipedia.org/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="https://en.wikipedia.org/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="https://en.wikipedia.org/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="https://en.wikipedia.org/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sum-addressed_decoder" title="Sum-addressed decoder">Sum-addressed decoder</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="https://en.wikipedia.org/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="https://en.wikipedia.org/wiki/Circuit_(computer_science)" title="Circuit (computer science)">Digital</a></li>
<li><a href="https://en.wikipedia.org/wiki/Analogue_electronics" title="Analogue electronics">Analog</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="https://en.wikipedia.org/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="https://en.wikipedia.org/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="https://en.wikipedia.org/wiki/ACPI" title="ACPI">ACPI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="https://en.wikipedia.org/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="https://en.wikipedia.org/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="https://en.wikipedia.org/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="https://en.wikipedia.org/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="https://en.wikipedia.org/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pin_grid_array" title="Pin grid array">Pin grid array</a></li>
<li><a href="https://en.wikipedia.org/wiki/Chip_carrier" title="Chip carrier">Chip carrier</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236075235"></div><div role="navigation" class="navbox authority-control" aria-label="Navbox" style="padding:3px"><table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Help:Authority_control" title="Help:Authority control">Authority control databases</a>: National <span class="mw-valign-text-top noprint" typeof="mw:File/Frameless"><a href="https://www.wikidata.org/wiki/Q189120#identifiers" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="https://upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></span></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"><ul><li><span class="uid"><a rel="nofollow" class="external text" href="https://id.loc.gov/authorities/sh90005949">United States</a></span></li><li><span class="uid"><a rel="nofollow" class="external text" href="http://olduli.nli.org.il/F/?func=find-b&amp;local_base=NLX10&amp;find_code=UID&amp;request=987007541833805171">Israel</a></span></li></ul></div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw‐web.codfw.main‐5f5c4f7cdc‐9pfjw
Cached time: 20240916132533
Cache expiry: 2592000
Reduced expiry: false
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 0.549 seconds
Real time usage: 0.697 seconds
Preprocessor visited node count: 3458/1000000
Post‐expand include size: 134128/2097152 bytes
Template argument size: 9002/2097152 bytes
Highest expansion depth: 12/100
Expensive parser function count: 12/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 35536/5000000 bytes
Lua time usage: 0.326/10.000 seconds
Lua memory usage: 6481752/52428800 bytes
Number of Wikibase entities loaded: 1/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  555.193      1 -total
 18.70%  103.828      6 Template:Navbox
 17.96%   99.687      1 Template:CPU_technologies
 17.94%   99.598     13 Template:Fix
 15.01%   83.338      9 Template:Citation_needed
 14.91%   82.754      1 Template:Cite_journal
 12.22%   67.847      1 Template:Merge_to
  9.25%   51.362      1 Template:Short_description
  8.19%   45.474     14 Template:Delink
  7.18%   39.886      1 Template:Mbox
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:7622-0!canonical and timestamp 20240916132533 and revision id 1246023292. Rendering was triggered because: page-view
 -->
</div>