<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>C55XX CSL 3.06.00 Examples: C:/c55_lp/git/c55_csl/c55xx_csl/ccs_v6.x_examples/programmer/include/nand.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">C55XX CSL 3.06.00 Examples
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9bec7083027963d9f9ceae2cc7474de5.html">git</a></li><li class="navelem"><a class="el" href="dir_b939d78dbffbfe7544f76cce0512290d.html">c55_csl</a></li><li class="navelem"><a class="el" href="dir_0b9cbc4d9ead0ca0e71abd729070d16d.html">c55xx_csl</a></li><li class="navelem"><a class="el" href="dir_e9ea15cd39a126421ac4b41739582c90.html">ccs_v6.x_examples</a></li><li class="navelem"><a class="el" href="dir_be5b3017573808eb239db7489fd3f2fb.html">programmer</a></li><li class="navelem"><a class="el" href="dir_da2b30ea719ec7d2488b6962f23d63e5.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">nand.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ============================================================================</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2008-2012 Texas Instruments Incorporated.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without </span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions </span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the   </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS </span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT </span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT </span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, </span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT </span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT </span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">*    nand.h</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef NAND_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define NAND_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;ata_nand.h&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Definitions for the ChipSelect used by the NAND device */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define NAND_FLASH_CS2   0x0001</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define NAND_FLASH_CS3   0x0002</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define NAND_FLASH_CS4   0x0004</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define NAND_FLASH_CS5   0x0008</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* NAND-Flash base addresses for each chip-select (16-bit word address) */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define NAND_FLASH_BASE_ADDRESS_CS2   0x400000</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define NAND_FLASH_BASE_ADDRESS_CS3   0x600000</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define NAND_FLASH_BASE_ADDRESS_CS4   0x700000</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define NAND_FLASH_BASE_ADDRESS_CS5   0x780000</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_nand_struct__definition.html">   55</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_nand_struct__definition.html">NandStruct_definition</a></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;   <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> data;       <span class="comment">/* word offset 0x0000 */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;   <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> gap1[0xFFF];</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;   <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> ale;        <span class="comment">/* word offset 0x1000 */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;   <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> gap2[0xFFF];</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;   <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> cmd;        <span class="comment">/* word offset 0x2000 */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;} <a class="code" href="struct_nand_struct__definition.html">NandStruct</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> NandReadID();  <span class="comment">/* returns Maker Code in upper byte, Device Code in lowever byte */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> xNandReadID();  <span class="comment">/* returns Maker Code in upper byte, Device Code in lowever byte */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keywordtype">int</span> NandConfig(Uint16 ChipSelect);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keywordtype">void</span> NandSelect();</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keywordtype">void</span> NandDeselect();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keywordtype">void</span> NandIssueReadCommand(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> page_address, <a class="code" href="struct_ata_n_a_n_d_state_struct.html">AtaNANDState</a> *pNAND);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> NandWriteData(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> page_address, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> *data, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> size);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keywordtype">void</span> NandSetAddress(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> start_address, <span class="keywordtype">int</span> page_only, <a class="code" href="struct_ata_n_a_n_d_state_struct.html">AtaNANDState</a> *pNAND);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keywordtype">int</span> NandTimeoutCheck(<span class="keywordtype">int</span> (fpStatusCheck)(<span class="keywordtype">void</span> *ptr), <span class="keywordtype">void</span> *ptr);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keywordtype">int</span> xNandTimeoutCheck(<span class="keywordtype">int</span> (fpStatusCheck)(<span class="keywordtype">void</span> *ptr), <span class="keywordtype">void</span> *ptr);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keywordtype">int</span> Nand_widthDetect(<span class="keywordtype">void</span> *pNAND);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">Parameter                        Symbol      Min      Max      Unit  Note</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">Program Time                     tPROG    -     500      ms</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">Number of Partial Program Cycles</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">in the Same Page</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">         Main Array              Nop         -     2     cycles</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">         Spare Array                      -     3     cycles</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">Block Erase Time                 tBERS       -     3     ms</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">CLE setup Time                   tCLS     0     -     ns</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">CLE Hold Time                    tCLH     10       -     ns</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">CE setup Time                    tCS         0     -     ns</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">CE Hold Time                     tCH      10    -     ns</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">WE Pulse Width                   tWP      25 NOTE  -     ns    NOTE: 35 ns min. if tCS &lt; 10 ns</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">ALE setup Time                   tALS     0     -     ns</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">ALE Hold Time                    tALH     10    -     ns</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">Data setup Time                     tDS         20    -     ns</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">Data Hold Time                   tDH         15    -     ns</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">Write Cycle Time                 tWC         60    -     ns</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">WE High Hold Time                tWH         25    -     ns</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">Data Transfer from Cell to Register    tR       -     10    ms</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">ALE to RE Delay( ID read )             tAR1     100      -     ns</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">ALE to RE Delay(Read cycle)         tAR2     50       -     ns</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">CE to RE Delay( ID read)            tCR         100      -     ns</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">Ready to RE Low                     tRR         20       -     ns</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">RE Pulse Width                   tRP         30       -     ns</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">WE High to Busy                     tWB         -     100      ns</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">Read Cycle Time                     tRC         60       -     ns</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">RE Access Time tREA - 35 ns</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">RE High to Output Hi-Z              tRHZ     15    30    ns</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">CE High to Output Hi-Z              tCHZ     -     20    ns</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">RE High Hold Time                tREH     25       -     ns</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">Output Hi-Z to RE Low               tIR         0     -     ns</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">Last RE High to Busy(at sequential read)tRB        -     100      ns</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">CE High to Ready(in case of interception by CE at read)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">                              tCRY     -     50 +tr(R/B) (1) ns</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">CE High Hold Time(at the last serial read)(2)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">                              tCEH     100   -     ns</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">CE Low to RE if CE don&#39;t care used     tCEA     45    -     ns</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">RE Low to Status Output             tRSTO    -     35    ns</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">CE Low to Status Output             tCSTO    -     45    ns</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">WE High to RE Low                tWHR     60    -     ns</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">RE access time(Read ID)             tREADID     -     35    ns</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">Device Resetting Time(Read/Program/Erase)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">                              tRST     -     5/10/500ms</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define NAND_tRSU   1  </span><span class="comment">/* read address set up          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define NAND_tREA   7  </span><span class="comment">/* 7 cycles = &gt;49nsec @ 12 MHz. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define NAND_tREH   3  </span><span class="comment">/* 3 cycles = 25nsec @ 12 MHz. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define NAND_tRHZ   1  </span><span class="comment">/* tREH + tRHZ = &gt;35nsec @ 12 MHz. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define NAND_tWSU   1  </span><span class="comment">/* write address setup          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define NAND_tWP    5  </span><span class="comment">/* 5 cycles = &gt;35nsec @ 12 MHz. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define NAND_tWH    3  </span><span class="comment">/* 3 cycles = 25nsec @ 12 MHz.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* NAND FLASH COMMANDS */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define NAND_CMD_READ                  0x00</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define NAND_CMD_READ_CONFIRM          0x30</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define NAND_CMD_READ_LOW              0x00</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define NAND_CMD_READ_HIGH             0x01</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define NAND_CMD_READ_ID               0x90</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define NAND_READ_ID_ADDR              0x00</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define NAND_CMD_PAGE_PROGRAM          0x80</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define NAND_CMD_PAGE_PROGRAM_CONFIRM  0x10</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define NAND_CMD_BLOCK_ERASE           0x60</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define NAND_CMD_BLOCK_ERASE_CONFIRM   0xD0</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define NAND_CMD_STATUS                0x70</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define NAND_CMD_RESET                 0xFF</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/*STATUS OUTPUT*/</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define NAND_STATUS_FAIL           0x01  </span><span class="comment">/* used for program/erase */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define NAND_STATUS_READY          0x40</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define NAND_STATUS_NOT_PROTECTED  0x80</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/*Bad Block Marking */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define FREE_BLOCK 0xFFEE</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define BAD_BLOCK 0xBADB</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define MAX_LOG_BLOCKS_PER_ZONE 1000</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define MAX_PHY_BLOCKS_PER_ZONE 1024</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#endif // NAND_H</span></div><div class="ttc" id="struct_ata_n_a_n_d_state_struct_html"><div class="ttname"><a href="struct_ata_n_a_n_d_state_struct.html">AtaNANDStateStruct</a></div><div class="ttdef"><b>Definition:</b> ata_nand.h:153</div></div>
<div class="ttc" id="struct_nand_struct__definition_html"><div class="ttname"><a href="struct_nand_struct__definition.html">NandStruct_definition</a></div><div class="ttdef"><b>Definition:</b> nand.h:55</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
