xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../DSED_LAB.srcs/sources_1/ip/clk_12MHz"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../DSED_LAB.srcs/sources_1/ip/clk_12MHz"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../DSED_LAB.srcs/sources_1/ip/clk_12MHz"
clk_12MHz_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../DSED_LAB.srcs/sources_1/ip/clk_12MHz/clk_12MHz_sim_netlist.vhdl,incdir="../../../../DSED_LAB.srcs/sources_1/ip/clk_12MHz"
glbl.v,Verilog,xil_defaultlib,glbl.v
