# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/434f/hdl" --include "../../../../ax4_stream_debugging.gen/sources_1/bd/design_2/ipshared/c2c6" \
"../../../../ax4_stream_debugging.ip_user_files/bd/design_2/ip/design_2_axis_data_fifo_0_0/sim/design_2_axis_data_fifo_0_0.v" \
"../../../../ax4_stream_debugging.ip_user_files/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v" \
"../../../../ax4_stream_debugging.ip_user_files/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
