#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5612aaa24c10 .scope module, "double_top_tb" "double_top_tb" 2 3;
 .timescale -9 -9;
v0x5612aaa49dc0_0 .net "data_out", 0 0, v0x5612aaa46e60_0;  1 drivers
v0x5612aaa49e80_0 .var "f_layer_0", 0 0;
v0x5612aaa49f40_0 .var "f_layer_1", 0 0;
v0x5612aaa49fe0_0 .var "rst_n", 0 0;
v0x5612aaa4a080_0 .net "sort_finish_0", 0 0, L_0x5612aaa5a840;  1 drivers
v0x5612aaa4a170_0 .net "sort_finish_1", 0 0, L_0x5612aaa5af90;  1 drivers
v0x5612aaa4a210_0 .var "t_clk", 0 0;
S_0x5612aa9c3500 .scope module, "dut" "double_top" 2 12, 3 1 0, S_0x5612aaa24c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer_0";
    .port_info 3 /INPUT 1 "f_layer_1";
    .port_info 4 /OUTPUT 1 "sort_finish_0";
    .port_info 5 /OUTPUT 1 "sort_finish_1";
    .port_info 6 /OUTPUT 1 "data_out";
v0x5612aaa494d0_0 .net "data_out", 0 0, v0x5612aaa46e60_0;  alias, 1 drivers
v0x5612aaa49620_0 .net "data_out_dut0", 0 0, v0x5612aaa40e20_0;  1 drivers
v0x5612aaa49770_0 .net "f_layer_0", 0 0, v0x5612aaa49e80_0;  1 drivers
v0x5612aaa49810_0 .net "f_layer_1", 0 0, v0x5612aaa49f40_0;  1 drivers
v0x5612aaa498b0_0 .net "rst_n", 0 0, v0x5612aaa49fe0_0;  1 drivers
v0x5612aaa49950_0 .net "sort_finish_0", 0 0, L_0x5612aaa5a840;  alias, 1 drivers
v0x5612aaa49a40_0 .net "sort_finish_1", 0 0, L_0x5612aaa5af90;  alias, 1 drivers
v0x5612aaa49b30_0 .net "t_clk", 0 0, v0x5612aaa4a210_0;  1 drivers
S_0x5612aa9c3740 .scope module, "dut0" "top" 3 13, 4 1 0, S_0x5612aa9c3500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value";
    .port_info 7 /OUTPUT 1 "data_out";
v0x5612aaa426b0_0 .net "chip_id", 3 0, v0x5612aaa3ff40_0;  1 drivers
v0x5612aaa42790_0 .net "data_in", 0 0, v0x5612aaa46e60_0;  alias, 1 drivers
v0x5612aaa42860_0 .net "data_out", 0 0, v0x5612aaa40e20_0;  alias, 1 drivers
v0x5612aaa42960_0 .net "des_data_out", 7 0, v0x5612aa9ffd40_0;  1 drivers
v0x5612aaa42a50_0 .net "div_8_clk", 0 0, L_0x5612aaa4a2b0;  1 drivers
v0x5612aaa42b40_0 .net "ettt_data_out", 31 0, v0x5612aaa3ebb0_0;  1 drivers
v0x5612aaa42c30_0 .net "f_layer", 0 0, v0x5612aaa49e80_0;  alias, 1 drivers
v0x5612aaa42cd0_0 .net "power_value", 3 0, v0x5612aaa404c0_0;  1 drivers
v0x5612aaa42d70_0 .net "rst_n", 0 0, v0x5612aaa49fe0_0;  alias, 1 drivers
v0x5612aaa42ea0_0 .net "rst_sync_o", 0 0, L_0x5612aa9ffb40;  1 drivers
v0x5612aaa42f40_0 .net "sort_finish", 0 0, L_0x5612aaa5a840;  alias, 1 drivers
v0x5612aaa42fe0_0 .net "st_data_out", 31 0, v0x5612aaa401c0_0;  1 drivers
v0x5612aaa430d0_0 .net "t_clk", 0 0, v0x5612aaa4a210_0;  alias, 1 drivers
v0x5612aaa43170_0 .net "ttte_data_out", 7 0, v0x5612aaa421a0_0;  1 drivers
v0x5612aaa43260_0 .net "tx_out", 0 0, L_0x5612aaa5a450;  1 drivers
S_0x5612aa987ef0 .scope module, "clk_eight_div" "clk_eight_div" 4 32, 5 1 0, S_0x5612aa9c3740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x5612aaa034b0_0 .var "cnt", 2 0;
v0x5612aa9febb0_0 .net "div_8_clk", 0 0, L_0x5612aaa4a2b0;  alias, 1 drivers
v0x5612aa9fec50_0 .net "rst_n", 0 0, v0x5612aaa49fe0_0;  alias, 1 drivers
v0x5612aa9ff3a0_0 .net "t_clk", 0 0, v0x5612aaa4a210_0;  alias, 1 drivers
E_0x5612aa9b13c0/0 .event negedge, v0x5612aa9fec50_0;
E_0x5612aa9b13c0/1 .event posedge, v0x5612aa9ff3a0_0;
E_0x5612aa9b13c0 .event/or E_0x5612aa9b13c0/0, E_0x5612aa9b13c0/1;
L_0x5612aaa4a2b0 .part v0x5612aaa034b0_0, 2, 1;
S_0x5612aaa3e070 .scope module, "deserializer" "deserializer" 4 46, 6 1 0, S_0x5612aa9c3740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x5612aa9ff440_0 .var "cnt", 4 0;
v0x5612aa9ffca0_0 .net "data_in", 0 0, v0x5612aaa46e60_0;  alias, 1 drivers
v0x5612aa9ffd40_0 .var "data_out", 7 0;
v0x5612aaa3e330_0 .var "data_reg", 7 0;
v0x5612aaa3e410_0 .var "next_state", 0 0;
v0x5612aaa3e520_0 .net "rst_n", 0 0, L_0x5612aa9ffb40;  alias, 1 drivers
v0x5612aaa3e5e0_0 .var "state", 0 0;
v0x5612aaa3e6a0_0 .net "t_clk", 0 0, v0x5612aaa4a210_0;  alias, 1 drivers
E_0x5612aa9b1190/0 .event negedge, v0x5612aaa3e520_0;
E_0x5612aa9b1190/1 .event posedge, v0x5612aa9ff3a0_0;
E_0x5612aa9b1190 .event/or E_0x5612aa9b1190/0, E_0x5612aa9b1190/1;
E_0x5612aa9abad0 .event edge, v0x5612aaa3e5e0_0, v0x5612aaa3e330_0, v0x5612aa9ff440_0;
S_0x5612aaa3e7a0 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 55, 7 1 0, S_0x5612aa9c3740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x5612aaa3e9c0_0 .var "cnt", 2 0;
v0x5612aaa3eac0_0 .net "data_in", 7 0, v0x5612aa9ffd40_0;  alias, 1 drivers
v0x5612aaa3ebb0_0 .var "data_out", 31 0;
v0x5612aaa3ec80_0 .var "data_reg", 31 0;
v0x5612aaa3ed60_0 .net "div_8_clk", 0 0, L_0x5612aaa4a2b0;  alias, 1 drivers
v0x5612aaa3ee50_0 .var "next_state", 0 0;
v0x5612aaa3eef0_0 .net "rst_n", 0 0, L_0x5612aa9ffb40;  alias, 1 drivers
v0x5612aaa3efc0_0 .var "state", 0 0;
E_0x5612aaa26550/0 .event negedge, v0x5612aaa3e520_0;
E_0x5612aaa26550/1 .event posedge, v0x5612aa9febb0_0;
E_0x5612aaa26550 .event/or E_0x5612aaa26550/0, E_0x5612aaa26550/1;
E_0x5612aaa26720 .event edge, v0x5612aaa3efc0_0, v0x5612aa9ffd40_0, v0x5612aaa3e9c0_0;
S_0x5612aaa3f110 .scope module, "self_test" "self_test" 4 63, 8 1 0, S_0x5612aa9c3740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value";
P_0x5612aaa3f2f0 .param/l "idle" 0 8 16, +C4<00000000000000000000000000000000>;
P_0x5612aaa3f330 .param/l "rx_0" 0 8 16, +C4<00000000000000000000000000000001>;
P_0x5612aaa3f370 .param/l "rx_1" 0 8 16, +C4<00000000000000000000000000000011>;
P_0x5612aaa3f3b0 .param/l "standby" 0 8 16, +C4<00000000000000000000000000000100>;
P_0x5612aaa3f3f0 .param/l "tx_0" 0 8 16, +C4<00000000000000000000000000000010>;
L_0x5612aaa5a840 .functor OR 1, L_0x5612aaa5a6d0, v0x5612aaa49e80_0, C4<0>, C4<0>;
v0x5612aaa3f8c0_0 .net *"_ivl_0", 31 0, L_0x5612aaa4a350;  1 drivers
L_0x7f4d58a2c0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5612aaa3f9c0_0 .net *"_ivl_11", 28 0, L_0x7f4d58a2c0a8;  1 drivers
L_0x7f4d58a2c0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5612aaa3faa0_0 .net/2u *"_ivl_12", 31 0, L_0x7f4d58a2c0f0;  1 drivers
v0x5612aaa3fb90_0 .net *"_ivl_14", 0 0, L_0x5612aaa5a6d0;  1 drivers
L_0x7f4d58a2c018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5612aaa3fc50_0 .net *"_ivl_3", 28 0, L_0x7f4d58a2c018;  1 drivers
L_0x7f4d58a2c060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5612aaa3fd80_0 .net/2u *"_ivl_4", 31 0, L_0x7f4d58a2c060;  1 drivers
v0x5612aaa3fe60_0 .net *"_ivl_8", 31 0, L_0x5612aaa5a590;  1 drivers
v0x5612aaa3ff40_0 .var "chip_id", 3 0;
v0x5612aaa40020_0 .var "cnt", 4 0;
v0x5612aaa40100_0 .net "data_in", 31 0, v0x5612aaa3ebb0_0;  alias, 1 drivers
v0x5612aaa401c0_0 .var "data_out", 31 0;
v0x5612aaa40280_0 .net "div_8_clk", 0 0, L_0x5612aaa4a2b0;  alias, 1 drivers
v0x5612aaa40320_0 .net "f_layer", 0 0, v0x5612aaa49e80_0;  alias, 1 drivers
v0x5612aaa403e0_0 .var "next_state", 2 0;
v0x5612aaa404c0_0 .var "power_value", 3 0;
v0x5612aaa405a0_0 .net "rst_n", 0 0, L_0x5612aa9ffb40;  alias, 1 drivers
v0x5612aaa40690_0 .net "sort_finish", 0 0, L_0x5612aaa5a840;  alias, 1 drivers
v0x5612aaa40750_0 .var "state", 2 0;
v0x5612aaa40830_0 .net "tx_out", 0 0, L_0x5612aaa5a450;  alias, 1 drivers
E_0x5612aaa3f7c0 .event edge, v0x5612aaa40750_0, v0x5612aaa404c0_0, v0x5612aaa3ff40_0;
E_0x5612aaa3f840/0 .event edge, v0x5612aaa40750_0, v0x5612aaa40320_0, v0x5612aaa3ebb0_0, v0x5612aaa40020_0;
E_0x5612aaa3f840/1 .event edge, v0x5612aaa3ff40_0, v0x5612aaa404c0_0;
E_0x5612aaa3f840 .event/or E_0x5612aaa3f840/0, E_0x5612aaa3f840/1;
L_0x5612aaa4a350 .concat [ 3 29 0 0], v0x5612aaa40750_0, L_0x7f4d58a2c018;
L_0x5612aaa5a450 .cmp/eq 32, L_0x5612aaa4a350, L_0x7f4d58a2c060;
L_0x5612aaa5a590 .concat [ 3 29 0 0], v0x5612aaa40750_0, L_0x7f4d58a2c0a8;
L_0x5612aaa5a6d0 .cmp/eq 32, L_0x5612aaa5a590, L_0x7f4d58a2c0f0;
S_0x5612aaa40a60 .scope module, "serializer" "serializer" 4 87, 9 1 0, S_0x5612aa9c3740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x5612aaa40c40_0 .var "counter", 2 0;
v0x5612aaa40d40_0 .net "data_in", 7 0, v0x5612aaa421a0_0;  alias, 1 drivers
v0x5612aaa40e20_0 .var "data_out", 0 0;
v0x5612aaa40ec0_0 .net "rst_n", 0 0, L_0x5612aa9ffb40;  alias, 1 drivers
v0x5612aaa40f60_0 .var "shift_reg", 7 0;
v0x5612aaa41090_0 .net "t_clk", 0 0, v0x5612aaa4a210_0;  alias, 1 drivers
S_0x5612aaa41200 .scope module, "sync_async_reset" "sync_async_reset" 4 39, 10 1 0, S_0x5612aa9c3740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x5612aa9ffb40 .functor BUFZ 1, v0x5612aaa416f0_0, C4<0>, C4<0>, C4<0>;
v0x5612aaa414d0_0 .net "div_8_clk", 0 0, L_0x5612aaa4a2b0;  alias, 1 drivers
v0x5612aaa41590_0 .net "rst_n", 0 0, v0x5612aaa49fe0_0;  alias, 1 drivers
v0x5612aaa41650_0 .var "rst_s1", 0 0;
v0x5612aaa416f0_0 .var "rst_s2", 0 0;
v0x5612aaa41790_0 .net "rst_sync_o", 0 0, L_0x5612aa9ffb40;  alias, 1 drivers
E_0x5612aaa41450/0 .event negedge, v0x5612aa9fec50_0;
E_0x5612aaa41450/1 .event posedge, v0x5612aa9febb0_0;
E_0x5612aaa41450 .event/or E_0x5612aaa41450/0, E_0x5612aaa41450/1;
S_0x5612aaa418e0 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 77, 11 1 0, S_0x5612aa9c3740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5612aaa41a70 .param/l "S_0" 1 11 12, C4<001>;
P_0x5612aaa41ab0 .param/l "S_1" 1 11 13, C4<010>;
P_0x5612aaa41af0 .param/l "S_2" 1 11 14, C4<011>;
P_0x5612aaa41b30 .param/l "S_3" 1 11 15, C4<100>;
P_0x5612aaa41b70 .param/l "idle" 1 11 11, C4<000>;
P_0x5612aaa41bb0 .param/l "wait_state" 1 11 16, C4<101>;
v0x5612aaa41fe0_0 .var "data_buffer", 31 0;
v0x5612aaa420e0_0 .net "data_in", 31 0, v0x5612aaa401c0_0;  alias, 1 drivers
v0x5612aaa421a0_0 .var "data_out", 7 0;
v0x5612aaa422a0_0 .net "div_8_clk", 0 0, L_0x5612aaa4a2b0;  alias, 1 drivers
v0x5612aaa42340_0 .var "next_state", 2 0;
v0x5612aaa423e0_0 .net "rst_n", 0 0, L_0x5612aa9ffb40;  alias, 1 drivers
v0x5612aaa42480_0 .var "state", 2 0;
v0x5612aaa42560_0 .net "tx_out", 0 0, L_0x5612aaa5a450;  alias, 1 drivers
E_0x5612aaa41f20 .event edge, v0x5612aaa42480_0, v0x5612aaa41fe0_0;
E_0x5612aaa41f80 .event edge, v0x5612aaa42480_0, v0x5612aaa40830_0;
S_0x5612aaa43460 .scope module, "dut1" "top" 3 23, 4 1 0, S_0x5612aa9c3500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value";
    .port_info 7 /OUTPUT 1 "data_out";
v0x5612aaa48790_0 .net "chip_id", 3 0, v0x5612aaa45f80_0;  1 drivers
v0x5612aaa48870_0 .net "data_in", 0 0, v0x5612aaa40e20_0;  alias, 1 drivers
v0x5612aaa48910_0 .net "data_out", 0 0, v0x5612aaa46e60_0;  alias, 1 drivers
v0x5612aaa489e0_0 .net "des_data_out", 7 0, v0x5612aaa441d0_0;  1 drivers
v0x5612aaa48ad0_0 .net "div_8_clk", 0 0, L_0x5612aaa5a940;  1 drivers
v0x5612aaa48bc0_0 .net "ettt_data_out", 31 0, v0x5612aaa44b60_0;  1 drivers
v0x5612aaa48cb0_0 .net "f_layer", 0 0, v0x5612aaa49f40_0;  alias, 1 drivers
v0x5612aaa48d50_0 .net "power_value", 3 0, v0x5612aaa46500_0;  1 drivers
v0x5612aaa48df0_0 .net "rst_n", 0 0, v0x5612aaa49fe0_0;  alias, 1 drivers
v0x5612aaa48f20_0 .net "rst_sync_o", 0 0, L_0x5612aaa5a9e0;  1 drivers
v0x5612aaa48fc0_0 .net "sort_finish", 0 0, L_0x5612aaa5af90;  alias, 1 drivers
v0x5612aaa49060_0 .net "st_data_out", 31 0, v0x5612aaa46200_0;  1 drivers
v0x5612aaa49100_0 .net "t_clk", 0 0, v0x5612aaa4a210_0;  alias, 1 drivers
v0x5612aaa491a0_0 .net "ttte_data_out", 7 0, v0x5612aaa48220_0;  1 drivers
v0x5612aaa49290_0 .net "tx_out", 0 0, L_0x5612aaa5aba0;  1 drivers
S_0x5612aaa43730 .scope module, "clk_eight_div" "clk_eight_div" 4 32, 5 1 0, S_0x5612aaa43460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x5612aaa43980_0 .var "cnt", 2 0;
v0x5612aaa43a80_0 .net "div_8_clk", 0 0, L_0x5612aaa5a940;  alias, 1 drivers
v0x5612aaa43b40_0 .net "rst_n", 0 0, v0x5612aaa49fe0_0;  alias, 1 drivers
v0x5612aaa43be0_0 .net "t_clk", 0 0, v0x5612aaa4a210_0;  alias, 1 drivers
L_0x5612aaa5a940 .part v0x5612aaa43980_0, 2, 1;
S_0x5612aaa43d70 .scope module, "deserializer" "deserializer" 4 46, 6 1 0, S_0x5612aaa43460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x5612aaa43fc0_0 .var "cnt", 4 0;
v0x5612aaa440c0_0 .net "data_in", 0 0, v0x5612aaa40e20_0;  alias, 1 drivers
v0x5612aaa441d0_0 .var "data_out", 7 0;
v0x5612aaa44270_0 .var "data_reg", 7 0;
v0x5612aaa44350_0 .var "next_state", 0 0;
v0x5612aaa44460_0 .net "rst_n", 0 0, L_0x5612aaa5a9e0;  alias, 1 drivers
v0x5612aaa44520_0 .var "state", 0 0;
v0x5612aaa445e0_0 .net "t_clk", 0 0, v0x5612aaa4a210_0;  alias, 1 drivers
E_0x5612aaa43f00/0 .event negedge, v0x5612aaa44460_0;
E_0x5612aaa43f00/1 .event posedge, v0x5612aa9ff3a0_0;
E_0x5612aaa43f00 .event/or E_0x5612aaa43f00/0, E_0x5612aaa43f00/1;
E_0x5612aaa43f60 .event edge, v0x5612aaa44520_0, v0x5612aaa44270_0, v0x5612aaa43fc0_0;
S_0x5612aaa44700 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 55, 7 1 0, S_0x5612aaa43460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x5612aaa449a0_0 .var "cnt", 2 0;
v0x5612aaa44aa0_0 .net "data_in", 7 0, v0x5612aaa441d0_0;  alias, 1 drivers
v0x5612aaa44b60_0 .var "data_out", 31 0;
v0x5612aaa44c30_0 .var "data_reg", 31 0;
v0x5612aaa44d10_0 .net "div_8_clk", 0 0, L_0x5612aaa5a940;  alias, 1 drivers
v0x5612aaa44e00_0 .var "next_state", 0 0;
v0x5612aaa44ea0_0 .net "rst_n", 0 0, L_0x5612aaa5a9e0;  alias, 1 drivers
v0x5612aaa44f70_0 .var "state", 0 0;
E_0x5612aaa448e0/0 .event negedge, v0x5612aaa44460_0;
E_0x5612aaa448e0/1 .event posedge, v0x5612aaa43a80_0;
E_0x5612aaa448e0 .event/or E_0x5612aaa448e0/0, E_0x5612aaa448e0/1;
E_0x5612aaa44940 .event edge, v0x5612aaa44f70_0, v0x5612aaa441d0_0, v0x5612aaa449a0_0;
S_0x5612aaa450c0 .scope module, "self_test" "self_test" 4 63, 8 1 0, S_0x5612aaa43460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value";
P_0x5612aaa452a0 .param/l "idle" 0 8 16, +C4<00000000000000000000000000000000>;
P_0x5612aaa452e0 .param/l "rx_0" 0 8 16, +C4<00000000000000000000000000000001>;
P_0x5612aaa45320 .param/l "rx_1" 0 8 16, +C4<00000000000000000000000000000011>;
P_0x5612aaa45360 .param/l "standby" 0 8 16, +C4<00000000000000000000000000000100>;
P_0x5612aaa453a0 .param/l "tx_0" 0 8 16, +C4<00000000000000000000000000000010>;
L_0x5612aaa5af90 .functor OR 1, L_0x5612aaa5ae20, v0x5612aaa49f40_0, C4<0>, C4<0>;
v0x5612aaa45900_0 .net *"_ivl_0", 31 0, L_0x5612aaa5aa50;  1 drivers
L_0x7f4d58a2c1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5612aaa45a00_0 .net *"_ivl_11", 28 0, L_0x7f4d58a2c1c8;  1 drivers
L_0x7f4d58a2c210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5612aaa45ae0_0 .net/2u *"_ivl_12", 31 0, L_0x7f4d58a2c210;  1 drivers
v0x5612aaa45bd0_0 .net *"_ivl_14", 0 0, L_0x5612aaa5ae20;  1 drivers
L_0x7f4d58a2c138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5612aaa45c90_0 .net *"_ivl_3", 28 0, L_0x7f4d58a2c138;  1 drivers
L_0x7f4d58a2c180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5612aaa45dc0_0 .net/2u *"_ivl_4", 31 0, L_0x7f4d58a2c180;  1 drivers
v0x5612aaa45ea0_0 .net *"_ivl_8", 31 0, L_0x5612aaa5ace0;  1 drivers
v0x5612aaa45f80_0 .var "chip_id", 3 0;
v0x5612aaa46060_0 .var "cnt", 4 0;
v0x5612aaa46140_0 .net "data_in", 31 0, v0x5612aaa44b60_0;  alias, 1 drivers
v0x5612aaa46200_0 .var "data_out", 31 0;
v0x5612aaa462c0_0 .net "div_8_clk", 0 0, L_0x5612aaa5a940;  alias, 1 drivers
v0x5612aaa46360_0 .net "f_layer", 0 0, v0x5612aaa49f40_0;  alias, 1 drivers
v0x5612aaa46420_0 .var "next_state", 2 0;
v0x5612aaa46500_0 .var "power_value", 3 0;
v0x5612aaa465e0_0 .net "rst_n", 0 0, L_0x5612aaa5a9e0;  alias, 1 drivers
v0x5612aaa466d0_0 .net "sort_finish", 0 0, L_0x5612aaa5af90;  alias, 1 drivers
v0x5612aaa46790_0 .var "state", 2 0;
v0x5612aaa46870_0 .net "tx_out", 0 0, L_0x5612aaa5aba0;  alias, 1 drivers
E_0x5612aaa45800 .event edge, v0x5612aaa46790_0, v0x5612aaa46500_0, v0x5612aaa45f80_0;
E_0x5612aaa45880/0 .event edge, v0x5612aaa46790_0, v0x5612aaa46360_0, v0x5612aaa44b60_0, v0x5612aaa46060_0;
E_0x5612aaa45880/1 .event edge, v0x5612aaa45f80_0, v0x5612aaa46500_0;
E_0x5612aaa45880 .event/or E_0x5612aaa45880/0, E_0x5612aaa45880/1;
L_0x5612aaa5aa50 .concat [ 3 29 0 0], v0x5612aaa46790_0, L_0x7f4d58a2c138;
L_0x5612aaa5aba0 .cmp/eq 32, L_0x5612aaa5aa50, L_0x7f4d58a2c180;
L_0x5612aaa5ace0 .concat [ 3 29 0 0], v0x5612aaa46790_0, L_0x7f4d58a2c1c8;
L_0x5612aaa5ae20 .cmp/eq 32, L_0x5612aaa5ace0, L_0x7f4d58a2c210;
S_0x5612aaa46aa0 .scope module, "serializer" "serializer" 4 87, 9 1 0, S_0x5612aaa43460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x5612aaa46c80_0 .var "counter", 2 0;
v0x5612aaa46d80_0 .net "data_in", 7 0, v0x5612aaa48220_0;  alias, 1 drivers
v0x5612aaa46e60_0 .var "data_out", 0 0;
v0x5612aaa46f50_0 .net "rst_n", 0 0, L_0x5612aaa5a9e0;  alias, 1 drivers
v0x5612aaa46ff0_0 .var "shift_reg", 7 0;
v0x5612aaa47100_0 .net "t_clk", 0 0, v0x5612aaa4a210_0;  alias, 1 drivers
S_0x5612aaa47220 .scope module, "sync_async_reset" "sync_async_reset" 4 39, 10 1 0, S_0x5612aaa43460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x5612aaa5a9e0 .functor BUFZ 1, v0x5612aaa47710_0, C4<0>, C4<0>, C4<0>;
v0x5612aaa474f0_0 .net "div_8_clk", 0 0, L_0x5612aaa5a940;  alias, 1 drivers
v0x5612aaa475b0_0 .net "rst_n", 0 0, v0x5612aaa49fe0_0;  alias, 1 drivers
v0x5612aaa47670_0 .var "rst_s1", 0 0;
v0x5612aaa47710_0 .var "rst_s2", 0 0;
v0x5612aaa477b0_0 .net "rst_sync_o", 0 0, L_0x5612aaa5a9e0;  alias, 1 drivers
E_0x5612aaa47470/0 .event negedge, v0x5612aa9fec50_0;
E_0x5612aaa47470/1 .event posedge, v0x5612aaa43a80_0;
E_0x5612aaa47470 .event/or E_0x5612aaa47470/0, E_0x5612aaa47470/1;
S_0x5612aaa47960 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 77, 11 1 0, S_0x5612aaa43460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5612aaa47af0 .param/l "S_0" 1 11 12, C4<001>;
P_0x5612aaa47b30 .param/l "S_1" 1 11 13, C4<010>;
P_0x5612aaa47b70 .param/l "S_2" 1 11 14, C4<011>;
P_0x5612aaa47bb0 .param/l "S_3" 1 11 15, C4<100>;
P_0x5612aaa47bf0 .param/l "idle" 1 11 11, C4<000>;
P_0x5612aaa47c30 .param/l "wait_state" 1 11 16, C4<101>;
v0x5612aaa48060_0 .var "data_buffer", 31 0;
v0x5612aaa48160_0 .net "data_in", 31 0, v0x5612aaa46200_0;  alias, 1 drivers
v0x5612aaa48220_0 .var "data_out", 7 0;
v0x5612aaa482f0_0 .net "div_8_clk", 0 0, L_0x5612aaa5a940;  alias, 1 drivers
v0x5612aaa48420_0 .var "next_state", 2 0;
v0x5612aaa484c0_0 .net "rst_n", 0 0, L_0x5612aaa5a9e0;  alias, 1 drivers
v0x5612aaa48560_0 .var "state", 2 0;
v0x5612aaa48640_0 .net "tx_out", 0 0, L_0x5612aaa5aba0;  alias, 1 drivers
E_0x5612aaa47fa0 .event edge, v0x5612aaa48560_0, v0x5612aaa48060_0;
E_0x5612aaa48000 .event edge, v0x5612aaa48560_0, v0x5612aaa46870_0;
    .scope S_0x5612aa987ef0;
T_0 ;
    %wait E_0x5612aa9b13c0;
    %load/vec4 v0x5612aa9fec50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5612aaa034b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5612aaa034b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5612aaa034b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5612aaa41200;
T_1 ;
    %wait E_0x5612aaa41450;
    %load/vec4 v0x5612aaa41590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612aaa41650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612aaa416f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5612aaa41650_0, 0;
    %load/vec4 v0x5612aaa41650_0;
    %assign/vec4 v0x5612aaa416f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5612aaa3e070;
T_2 ;
    %wait E_0x5612aa9abad0;
    %load/vec4 v0x5612aaa3e5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa3e410_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x5612aaa3e330_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %store/vec4 v0x5612aaa3e410_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x5612aa9ff440_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0x5612aaa3e410_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5612aaa3e070;
T_3 ;
    %wait E_0x5612aa9b1190;
    %load/vec4 v0x5612aaa3e520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612aaa3e5e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5612aaa3e410_0;
    %assign/vec4 v0x5612aaa3e5e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5612aaa3e070;
T_4 ;
    %wait E_0x5612aa9b1190;
    %load/vec4 v0x5612aaa3e520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5612aaa3e330_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5612aaa3e330_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5612aa9ffca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5612aaa3e330_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5612aaa3e070;
T_5 ;
    %wait E_0x5612aa9b1190;
    %load/vec4 v0x5612aaa3e520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5612aa9ff440_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5612aaa3e410_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5612aa9ff440_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5612aa9ff440_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5612aa9ff440_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5612aaa3e070;
T_6 ;
    %wait E_0x5612aa9b1190;
    %load/vec4 v0x5612aaa3e520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5612aa9ffd40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5612aa9ff440_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5612aa9ff440_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5612aa9ff440_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5612aa9ff440_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5612aaa3e330_0;
    %assign/vec4 v0x5612aa9ffd40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5612aa9ffd40_0;
    %assign/vec4 v0x5612aa9ffd40_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5612aaa3e7a0;
T_7 ;
    %wait E_0x5612aaa26720;
    %load/vec4 v0x5612aaa3efc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x5612aaa3eac0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612aaa3ee50_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa3ee50_0, 0, 1;
T_7.4 ;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x5612aaa3e9c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa3ee50_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612aaa3ee50_0, 0, 1;
T_7.6 ;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5612aaa3e7a0;
T_8 ;
    %wait E_0x5612aaa26550;
    %load/vec4 v0x5612aaa3eef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612aaa3efc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5612aaa3ee50_0;
    %assign/vec4 v0x5612aaa3efc0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5612aaa3e7a0;
T_9 ;
    %wait E_0x5612aaa26550;
    %load/vec4 v0x5612aaa3eef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5612aaa3ec80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5612aaa3ee50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x5612aaa3ec80_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x5612aaa3eac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5612aaa3ec80_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5612aaa3ec80_0;
    %assign/vec4 v0x5612aaa3ec80_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5612aaa3e7a0;
T_10 ;
    %wait E_0x5612aaa26550;
    %load/vec4 v0x5612aaa3eef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5612aaa3ebb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5612aaa3ec80_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5612aaa3ec80_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5612aaa3ec80_0;
    %assign/vec4 v0x5612aaa3ebb0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5612aaa3ebb0_0;
    %assign/vec4 v0x5612aaa3ebb0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5612aaa3e7a0;
T_11 ;
    %wait E_0x5612aaa26550;
    %load/vec4 v0x5612aaa3eef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa3e9c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5612aaa3e9c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa3e9c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5612aaa3ee50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x5612aaa3e9c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5612aaa3e9c0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa3e9c0_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5612aaa3f110;
T_12 ;
    %wait E_0x5612aaa3f840;
    %load/vec4 v0x5612aaa40750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5612aaa403e0_0, 0, 3;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x5612aaa40320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5612aaa403e0_0, 0, 3;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5612aaa403e0_0, 0, 3;
T_12.8 ;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x5612aaa40100_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_12.9, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5612aaa403e0_0, 0, 3;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5612aaa403e0_0, 0, 3;
T_12.10 ;
    %jmp T_12.6;
T_12.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5612aaa403e0_0, 0, 3;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x5612aaa40020_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5612aaa40100_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5612aaa40100_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x5612aaa3ff40_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x5612aaa40020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5612aaa404c0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.11, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5612aaa403e0_0, 0, 3;
    %jmp T_12.12;
T_12.11 ;
    %load/vec4 v0x5612aaa40020_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.13, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5612aaa403e0_0, 0, 3;
    %jmp T_12.14;
T_12.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5612aaa403e0_0, 0, 3;
T_12.14 ;
T_12.12 ;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5612aaa403e0_0, 0, 3;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5612aaa3f110;
T_13 ;
    %wait E_0x5612aaa26550;
    %load/vec4 v0x5612aaa405a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa40750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5612aaa40020_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5612aaa40750_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5612aaa40020_0, 0;
    %load/vec4 v0x5612aaa403e0_0;
    %assign/vec4 v0x5612aaa40750_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5612aaa40750_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x5612aaa40020_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5612aaa40020_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x5612aaa40020_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5612aaa40020_0, 0;
    %load/vec4 v0x5612aaa403e0_0;
    %assign/vec4 v0x5612aaa40750_0, 0;
T_13.7 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5612aaa403e0_0;
    %assign/vec4 v0x5612aaa40750_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5612aaa3f110;
T_14 ;
    %wait E_0x5612aaa26550;
    %load/vec4 v0x5612aaa405a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612aaa404c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5612aaa403e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5612aaa404c0_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5612aaa404c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5612aaa404c0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5612aaa404c0_0;
    %assign/vec4 v0x5612aaa404c0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5612aaa3f110;
T_15 ;
    %wait E_0x5612aaa26550;
    %load/vec4 v0x5612aaa405a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612aaa3ff40_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5612aaa40750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v0x5612aaa3ff40_0;
    %assign/vec4 v0x5612aaa3ff40_0, 0;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x5612aaa40320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5612aaa3ff40_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612aaa3ff40_0, 0;
T_15.7 ;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x5612aaa40100_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x5612aaa40100_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x5612aaa3ff40_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x5612aaa3ff40_0;
    %assign/vec4 v0x5612aaa3ff40_0, 0;
T_15.9 ;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5612aaa3f110;
T_16 ;
    %wait E_0x5612aaa3f7c0;
    %load/vec4 v0x5612aaa40750_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5612aaa401c0_0, 0, 32;
    %jmp T_16.2;
T_16.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x5612aaa404c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5612aaa3ff40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5612aaa3ff40_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x5612aaa401c0_0, 0, 32;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5612aaa418e0;
T_17 ;
    %wait E_0x5612aaa26550;
    %load/vec4 v0x5612aaa423e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5612aaa41fe0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5612aaa42560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5612aaa420e0_0;
    %assign/vec4 v0x5612aaa41fe0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5612aaa41fe0_0;
    %assign/vec4 v0x5612aaa41fe0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5612aaa418e0;
T_18 ;
    %wait E_0x5612aaa41f80;
    %load/vec4 v0x5612aaa42480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5612aaa42340_0, 0, 3;
    %jmp T_18.7;
T_18.0 ;
    %load/vec4 v0x5612aaa42560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5612aaa42340_0, 0, 3;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5612aaa42340_0, 0, 3;
T_18.9 ;
    %jmp T_18.7;
T_18.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5612aaa42340_0, 0, 3;
    %jmp T_18.7;
T_18.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5612aaa42340_0, 0, 3;
    %jmp T_18.7;
T_18.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5612aaa42340_0, 0, 3;
    %jmp T_18.7;
T_18.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5612aaa42340_0, 0, 3;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x5612aaa42560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5612aaa42340_0, 0, 3;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5612aaa42340_0, 0, 3;
T_18.11 ;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5612aaa418e0;
T_19 ;
    %wait E_0x5612aaa26550;
    %load/vec4 v0x5612aaa423e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa42480_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5612aaa42340_0;
    %assign/vec4 v0x5612aaa42480_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5612aaa418e0;
T_20 ;
    %wait E_0x5612aaa41f20;
    %load/vec4 v0x5612aaa42480_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5612aaa421a0_0, 0;
    %jmp T_20.5;
T_20.0 ;
    %load/vec4 v0x5612aaa41fe0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x5612aaa421a0_0, 0;
    %jmp T_20.5;
T_20.1 ;
    %load/vec4 v0x5612aaa41fe0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5612aaa421a0_0, 0;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v0x5612aaa41fe0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5612aaa421a0_0, 0;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v0x5612aaa41fe0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5612aaa421a0_0, 0;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5612aaa40a60;
T_21 ;
    %wait E_0x5612aa9b1190;
    %load/vec4 v0x5612aaa40ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5612aaa40f60_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5612aaa40c40_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x5612aaa40d40_0;
    %assign/vec4 v0x5612aaa40f60_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x5612aaa40f60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5612aaa40f60_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5612aaa40a60;
T_22 ;
    %wait E_0x5612aa9b1190;
    %load/vec4 v0x5612aaa40ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa40c40_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5612aaa40c40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5612aaa40c40_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5612aaa40a60;
T_23 ;
    %wait E_0x5612aa9b1190;
    %load/vec4 v0x5612aaa40ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa40e20_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5612aaa40f60_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5612aaa40e20_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5612aaa43730;
T_24 ;
    %wait E_0x5612aa9b13c0;
    %load/vec4 v0x5612aaa43b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5612aaa43980_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5612aaa43980_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5612aaa43980_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5612aaa47220;
T_25 ;
    %wait E_0x5612aaa47470;
    %load/vec4 v0x5612aaa475b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612aaa47670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612aaa47710_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5612aaa47670_0, 0;
    %load/vec4 v0x5612aaa47670_0;
    %assign/vec4 v0x5612aaa47710_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5612aaa43d70;
T_26 ;
    %wait E_0x5612aaa43f60;
    %load/vec4 v0x5612aaa44520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa44350_0, 0, 1;
    %jmp T_26.3;
T_26.0 ;
    %load/vec4 v0x5612aaa44270_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_26.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.5, 8;
T_26.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_26.5, 8;
 ; End of false expr.
    %blend;
T_26.5;
    %store/vec4 v0x5612aaa44350_0, 0, 1;
    %jmp T_26.3;
T_26.1 ;
    %load/vec4 v0x5612aaa43fc0_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_26.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.7, 8;
T_26.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_26.7, 8;
 ; End of false expr.
    %blend;
T_26.7;
    %store/vec4 v0x5612aaa44350_0, 0, 1;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5612aaa43d70;
T_27 ;
    %wait E_0x5612aaa43f00;
    %load/vec4 v0x5612aaa44460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612aaa44520_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5612aaa44350_0;
    %assign/vec4 v0x5612aaa44520_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5612aaa43d70;
T_28 ;
    %wait E_0x5612aaa43f00;
    %load/vec4 v0x5612aaa44460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5612aaa44270_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5612aaa44270_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5612aaa440c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5612aaa44270_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5612aaa43d70;
T_29 ;
    %wait E_0x5612aaa43f00;
    %load/vec4 v0x5612aaa44460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5612aaa43fc0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5612aaa44350_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.2, 4;
    %load/vec4 v0x5612aaa43fc0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5612aaa43fc0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5612aaa43fc0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5612aaa43d70;
T_30 ;
    %wait E_0x5612aaa43f00;
    %load/vec4 v0x5612aaa44460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5612aaa441d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5612aaa43fc0_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5612aaa43fc0_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5612aaa43fc0_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5612aaa43fc0_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x5612aaa44270_0;
    %assign/vec4 v0x5612aaa441d0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x5612aaa441d0_0;
    %assign/vec4 v0x5612aaa441d0_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5612aaa44700;
T_31 ;
    %wait E_0x5612aaa44940;
    %load/vec4 v0x5612aaa44f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %jmp T_31.2;
T_31.0 ;
    %load/vec4 v0x5612aaa44aa0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_31.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612aaa44e00_0, 0, 1;
    %jmp T_31.4;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa44e00_0, 0, 1;
T_31.4 ;
    %jmp T_31.2;
T_31.1 ;
    %load/vec4 v0x5612aaa449a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa44e00_0, 0, 1;
    %jmp T_31.6;
T_31.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612aaa44e00_0, 0, 1;
T_31.6 ;
    %jmp T_31.2;
T_31.2 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5612aaa44700;
T_32 ;
    %wait E_0x5612aaa448e0;
    %load/vec4 v0x5612aaa44ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612aaa44f70_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5612aaa44e00_0;
    %assign/vec4 v0x5612aaa44f70_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5612aaa44700;
T_33 ;
    %wait E_0x5612aaa448e0;
    %load/vec4 v0x5612aaa44ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5612aaa44c30_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5612aaa44e00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v0x5612aaa44c30_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x5612aaa44aa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5612aaa44c30_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x5612aaa44c30_0;
    %assign/vec4 v0x5612aaa44c30_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5612aaa44700;
T_34 ;
    %wait E_0x5612aaa448e0;
    %load/vec4 v0x5612aaa44ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5612aaa44b60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5612aaa44c30_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5612aaa44c30_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x5612aaa44c30_0;
    %assign/vec4 v0x5612aaa44b60_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x5612aaa44b60_0;
    %assign/vec4 v0x5612aaa44b60_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5612aaa44700;
T_35 ;
    %wait E_0x5612aaa448e0;
    %load/vec4 v0x5612aaa44ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa449a0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5612aaa449a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa449a0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x5612aaa44e00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.4, 4;
    %load/vec4 v0x5612aaa449a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5612aaa449a0_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa449a0_0, 0;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5612aaa450c0;
T_36 ;
    %wait E_0x5612aaa45880;
    %load/vec4 v0x5612aaa46790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5612aaa46420_0, 0, 3;
    %jmp T_36.6;
T_36.0 ;
    %load/vec4 v0x5612aaa46360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5612aaa46420_0, 0, 3;
    %jmp T_36.8;
T_36.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5612aaa46420_0, 0, 3;
T_36.8 ;
    %jmp T_36.6;
T_36.1 ;
    %load/vec4 v0x5612aaa46140_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_36.9, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5612aaa46420_0, 0, 3;
    %jmp T_36.10;
T_36.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5612aaa46420_0, 0, 3;
T_36.10 ;
    %jmp T_36.6;
T_36.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5612aaa46420_0, 0, 3;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v0x5612aaa46060_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5612aaa46140_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5612aaa46140_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x5612aaa45f80_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x5612aaa46060_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5612aaa46500_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_36.11, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5612aaa46420_0, 0, 3;
    %jmp T_36.12;
T_36.11 ;
    %load/vec4 v0x5612aaa46060_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.13, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5612aaa46420_0, 0, 3;
    %jmp T_36.14;
T_36.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5612aaa46420_0, 0, 3;
T_36.14 ;
T_36.12 ;
    %jmp T_36.6;
T_36.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5612aaa46420_0, 0, 3;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x5612aaa450c0;
T_37 ;
    %wait E_0x5612aaa448e0;
    %load/vec4 v0x5612aaa465e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa46790_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5612aaa46060_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5612aaa46790_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_37.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5612aaa46060_0, 0;
    %load/vec4 v0x5612aaa46420_0;
    %assign/vec4 v0x5612aaa46790_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x5612aaa46790_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_37.4, 4;
    %load/vec4 v0x5612aaa46060_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_37.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5612aaa46060_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x5612aaa46060_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5612aaa46060_0, 0;
    %load/vec4 v0x5612aaa46420_0;
    %assign/vec4 v0x5612aaa46790_0, 0;
T_37.7 ;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x5612aaa46420_0;
    %assign/vec4 v0x5612aaa46790_0, 0;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5612aaa450c0;
T_38 ;
    %wait E_0x5612aaa448e0;
    %load/vec4 v0x5612aaa465e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612aaa46500_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5612aaa46420_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5612aaa46500_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x5612aaa46500_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5612aaa46500_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x5612aaa46500_0;
    %assign/vec4 v0x5612aaa46500_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5612aaa450c0;
T_39 ;
    %wait E_0x5612aaa448e0;
    %load/vec4 v0x5612aaa465e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612aaa45f80_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5612aaa46790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %load/vec4 v0x5612aaa45f80_0;
    %assign/vec4 v0x5612aaa45f80_0, 0;
    %jmp T_39.5;
T_39.2 ;
    %load/vec4 v0x5612aaa46360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5612aaa45f80_0, 0;
    %jmp T_39.7;
T_39.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5612aaa45f80_0, 0;
T_39.7 ;
    %jmp T_39.5;
T_39.3 ;
    %load/vec4 v0x5612aaa46140_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_39.8, 4;
    %load/vec4 v0x5612aaa46140_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x5612aaa45f80_0, 0;
    %jmp T_39.9;
T_39.8 ;
    %load/vec4 v0x5612aaa45f80_0;
    %assign/vec4 v0x5612aaa45f80_0, 0;
T_39.9 ;
    %jmp T_39.5;
T_39.5 ;
    %pop/vec4 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5612aaa450c0;
T_40 ;
    %wait E_0x5612aaa45800;
    %load/vec4 v0x5612aaa46790_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5612aaa46200_0, 0, 32;
    %jmp T_40.2;
T_40.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x5612aaa46500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5612aaa45f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5612aaa45f80_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x5612aaa46200_0, 0, 32;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x5612aaa47960;
T_41 ;
    %wait E_0x5612aaa448e0;
    %load/vec4 v0x5612aaa484c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5612aaa48060_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5612aaa48640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x5612aaa48160_0;
    %assign/vec4 v0x5612aaa48060_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x5612aaa48060_0;
    %assign/vec4 v0x5612aaa48060_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5612aaa47960;
T_42 ;
    %wait E_0x5612aaa48000;
    %load/vec4 v0x5612aaa48560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5612aaa48420_0, 0, 3;
    %jmp T_42.7;
T_42.0 ;
    %load/vec4 v0x5612aaa48640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5612aaa48420_0, 0, 3;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5612aaa48420_0, 0, 3;
T_42.9 ;
    %jmp T_42.7;
T_42.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5612aaa48420_0, 0, 3;
    %jmp T_42.7;
T_42.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5612aaa48420_0, 0, 3;
    %jmp T_42.7;
T_42.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5612aaa48420_0, 0, 3;
    %jmp T_42.7;
T_42.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5612aaa48420_0, 0, 3;
    %jmp T_42.7;
T_42.5 ;
    %load/vec4 v0x5612aaa48640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5612aaa48420_0, 0, 3;
    %jmp T_42.11;
T_42.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5612aaa48420_0, 0, 3;
T_42.11 ;
    %jmp T_42.7;
T_42.7 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x5612aaa47960;
T_43 ;
    %wait E_0x5612aaa448e0;
    %load/vec4 v0x5612aaa484c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa48560_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5612aaa48420_0;
    %assign/vec4 v0x5612aaa48560_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5612aaa47960;
T_44 ;
    %wait E_0x5612aaa47fa0;
    %load/vec4 v0x5612aaa48560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5612aaa48220_0, 0;
    %jmp T_44.5;
T_44.0 ;
    %load/vec4 v0x5612aaa48060_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x5612aaa48220_0, 0;
    %jmp T_44.5;
T_44.1 ;
    %load/vec4 v0x5612aaa48060_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5612aaa48220_0, 0;
    %jmp T_44.5;
T_44.2 ;
    %load/vec4 v0x5612aaa48060_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5612aaa48220_0, 0;
    %jmp T_44.5;
T_44.3 ;
    %load/vec4 v0x5612aaa48060_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5612aaa48220_0, 0;
    %jmp T_44.5;
T_44.5 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x5612aaa46aa0;
T_45 ;
    %wait E_0x5612aaa43f00;
    %load/vec4 v0x5612aaa46f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5612aaa46ff0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5612aaa46c80_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_45.2, 4;
    %load/vec4 v0x5612aaa46d80_0;
    %assign/vec4 v0x5612aaa46ff0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x5612aaa46ff0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5612aaa46ff0_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5612aaa46aa0;
T_46 ;
    %wait E_0x5612aaa43f00;
    %load/vec4 v0x5612aaa46f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5612aaa46c80_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5612aaa46c80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5612aaa46c80_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5612aaa46aa0;
T_47 ;
    %wait E_0x5612aaa43f00;
    %load/vec4 v0x5612aaa46f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa46e60_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5612aaa46ff0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5612aaa46e60_0, 0, 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5612aaa24c10;
T_48 ;
    %vpi_call 2 8 "$dumpfile", "wave_double_top.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5612aaa24c10 {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x5612aaa24c10;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa4a210_0, 0, 1;
T_49.0 ;
    %delay 5, 0;
    %load/vec4 v0x5612aaa4a210_0;
    %inv;
    %store/vec4 v0x5612aaa4a210_0, 0, 1;
    %jmp T_49.0;
    %end;
    .thread T_49;
    .scope S_0x5612aaa24c10;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa49fe0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612aaa49fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612aaa49e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612aaa49f40_0, 0, 1;
    %delay 8000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "double_top_tb.v";
    "double_top.v";
    "../..//top.v";
    "../../self_test/clk_eight_div.v";
    "../../self_test/deserializer.v";
    "../../self_test/eight_to_thirty_two.v";
    "../../self_test/self_test.v";
    "../../self_test/serializer.v";
    "../../self_test/sync_async_reset.v";
    "../../self_test/thirty_two_to_eight.v";
