<profile>

<section name = "Vivado HLS Report for 'Loop_1_proc10'" level="0">
<item name = "Date">Mon Jun  1 11:35:24 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">matvec</item>
<item name = "Solution">solution4</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1157-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.932 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.110 us, 0.110 us, 11, 11, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">10, 10, 5, -, -, 2, no</column>
<column name=" + tiled_matvec_loadA">2, 2, 1, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 89, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 77, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln11_fu_150_p2">+, 0, 0, 13, 4, 4</column>
<column name="i_fu_97_p2">+, 0, 0, 10, 2, 1</column>
<column name="j_fu_129_p2">+, 0, 0, 10, 2, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op13">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln10_fu_123_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln8_fu_91_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="A_d0">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Atile_V_vec_0_blk_n">9, 2, 1, 2</column>
<column name="Atile_V_vec_1_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i_0_i_i_i_reg_69">9, 2, 2, 4</column>
<column name="j_0_i_i_i_reg_80">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_0_i_i_i_reg_69">2, 0, 2, 0</column>
<column name="i_reg_164">2, 0, 2, 0</column>
<column name="j_0_i_i_i_reg_80">2, 0, 2, 0</column>
<column name="tmp_vec_0_reg_169">32, 0, 32, 0</column>
<column name="tmp_vec_1_reg_174">32, 0, 32, 0</column>
<column name="zext_ln11_reg_179">2, 0, 4, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_1_proc10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_1_proc10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_1_proc10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_1_proc10, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_1_proc10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_1_proc10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_1_proc10, return value</column>
<column name="Atile_V_vec_0_dout">in, 32, ap_fifo, Atile_V_vec_0, pointer</column>
<column name="Atile_V_vec_0_empty_n">in, 1, ap_fifo, Atile_V_vec_0, pointer</column>
<column name="Atile_V_vec_0_read">out, 1, ap_fifo, Atile_V_vec_0, pointer</column>
<column name="Atile_V_vec_1_dout">in, 32, ap_fifo, Atile_V_vec_1, pointer</column>
<column name="Atile_V_vec_1_empty_n">in, 1, ap_fifo, Atile_V_vec_1, pointer</column>
<column name="Atile_V_vec_1_read">out, 1, ap_fifo, Atile_V_vec_1, pointer</column>
<column name="A_address0">out, 2, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 32, ap_memory, A, array</column>
</table>
</item>
</section>
</profile>
