Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 16:32:51 2019
| Host         : AK317A-12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 35 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.240        0.000                      0                   78        0.093        0.000                      0                   78        2.898        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_147MHz    {0.000 3.398}        6.796           147.138         
  clkfbout_clk_147MHz    {0.000 45.000}       90.000          11.111          
sys_clk_pin              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_147MHz_1  {0.000 3.398}        6.796           147.138         
  clkfbout_clk_147MHz_1  {0.000 45.000}       90.000          11.111          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_147MHz          2.240        0.000                      0                   78        0.365        0.000                      0                   78        2.898        0.000                       0                    37  
  clkfbout_clk_147MHz                                                                                                                                                     10.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_147MHz_1        2.242        0.000                      0                   78        0.365        0.000                      0                   78        2.898        0.000                       0                    37  
  clkfbout_clk_147MHz_1                                                                                                                                                   10.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_147MHz_1  clk_out1_clk_147MHz          2.240        0.000                      0                   78        0.093        0.000                      0                   78  
clk_out1_clk_147MHz    clk_out1_clk_147MHz_1        2.240        0.000                      0                   78        0.093        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_147MHz
  To Clock:  clk_out1_clk_147MHz

Setup :            0  Failing Endpoints,  Worst Slack        2.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[6]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[7]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[8]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.800%)  route 0.155ns (42.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           0.096    -0.329    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.048    -0.281 r  hvsync/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.059    -0.222    hvsync/CounterY[4]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.002    -0.586    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.247ns (49.006%)  route 0.257ns (50.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.257    -0.183    hvsync/CounterY_reg_n_0_[3]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.099    -0.084 r  hvsync/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    hvsync/p_0_in[3]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131    -0.457    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.247ns (48.693%)  route 0.260ns (51.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.260    -0.180    hvsync/CounterY_reg_n_0_[9]
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.099    -0.081 r  hvsync/CounterY[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    hvsync/p_0_in[9]
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.131    -0.457    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.975%)  route 0.227ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.227    -0.199    p_0_in
    SLICE_X1Y37          FDRE                                         r  pixelB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X1Y37          FDRE                                         r  pixelB_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X1Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[0]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelB_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[2]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[0]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[2]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelR_reg[0]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_147MHz
Waveform(ns):       { 0.000 3.398 }
Period(ns):         6.796
Sources:            { clk_video/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.796       4.641      BUFGCTRL_X0Y0    clk_video/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.796       5.547      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y35      hvsync/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y35      hvsync/CounterX_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.796       206.564    MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y39      hvsync/CounterY_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y39      hvsync/CounterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y39      hvsync/CounterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y39      hvsync/CounterY_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_147MHz
  To Clock:  clkfbout_clk_147MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_147MHz
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { clk_video/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y1    clk_video/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_147MHz_1
  To Clock:  clk_out1_clk_147MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.269     5.626    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.102    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          5.102    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[6]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.269     5.626    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.102    hvsync/CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                          5.102    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[7]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.269     5.626    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.102    hvsync/CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                          5.102    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[8]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.269     5.626    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.102    hvsync/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          5.102    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.269     5.626    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.102    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          5.102    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.269     5.650    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.126    hvsync/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                          5.126    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.269     5.650    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.126    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          5.126    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.269     5.650    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.126    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          5.126    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.269     5.650    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.126    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          5.126    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.534ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.269     5.650    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.126    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          5.126    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.800%)  route 0.155ns (42.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           0.096    -0.329    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.048    -0.281 r  hvsync/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.059    -0.222    hvsync/CounterY[4]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.002    -0.586    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.247ns (49.006%)  route 0.257ns (50.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.257    -0.183    hvsync/CounterY_reg_n_0_[3]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.099    -0.084 r  hvsync/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    hvsync/p_0_in[3]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131    -0.457    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.247ns (48.693%)  route 0.260ns (51.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.260    -0.180    hvsync/CounterY_reg_n_0_[9]
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.099    -0.081 r  hvsync/CounterY[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    hvsync/p_0_in[9]
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.131    -0.457    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.975%)  route 0.227ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.227    -0.199    p_0_in
    SLICE_X1Y37          FDRE                                         r  pixelB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X1Y37          FDRE                                         r  pixelB_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X1Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[0]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelB_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[2]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[0]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[2]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelR_reg[0]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.592    pixelR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_147MHz_1
Waveform(ns):       { 0.000 3.398 }
Period(ns):         6.796
Sources:            { clk_video/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.796       4.641      BUFGCTRL_X0Y0    clk_video/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.796       5.547      MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y34      hvsync/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y35      hvsync/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X1Y35      hvsync/CounterX_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.796       206.564    MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y39      hvsync/CounterY_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y38      hvsync/CounterY_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y39      hvsync/CounterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y39      hvsync/CounterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X2Y39      hvsync/CounterY_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y36      hvsync/CounterX_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X1Y34      hvsync/CounterX_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_147MHz_1
  To Clock:  clkfbout_clk_147MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_147MHz_1
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { clk_video/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y1    clk_video/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X1Y0  clk_video/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_147MHz_1
  To Clock:  clk_out1_clk_147MHz

Setup :            0  Failing Endpoints,  Worst Slack        2.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[6]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[7]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[8]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz rise@6.796ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.800%)  route 0.155ns (42.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           0.096    -0.329    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.048    -0.281 r  hvsync/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.059    -0.222    hvsync/CounterY[4]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.271    -0.317    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.002    -0.315    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.247ns (49.006%)  route 0.257ns (50.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.257    -0.183    hvsync/CounterY_reg_n_0_[3]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.099    -0.084 r  hvsync/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    hvsync/p_0_in[3]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.271    -0.317    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131    -0.186    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.247ns (48.693%)  route 0.260ns (51.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.260    -0.180    hvsync/CounterY_reg_n_0_[9]
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.099    -0.081 r  hvsync/CounterY[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    hvsync/p_0_in[9]
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.271    -0.317    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.131    -0.186    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.975%)  route 0.227ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.227    -0.199    p_0_in
    SLICE_X1Y37          FDRE                                         r  pixelB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X1Y37          FDRE                                         r  pixelB_reg[1]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X1Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[0]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelB_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[2]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[0]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[1]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[2]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz rise@0.000ns - clk_out1_clk_147MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelR_reg[0]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_147MHz
  To Clock:  clk_out1_clk_147MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[10]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[6]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[7]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[8]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.766ns (20.497%)  route 2.971ns (79.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 5.318 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.488     2.861    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.517     5.318    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.578     5.896    
                         clock uncertainty           -0.271     5.624    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524     5.100    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[1]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[2]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_147MHz_1 rise@6.796ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.766ns (21.286%)  route 2.833ns (78.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.317 - 6.796 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.877    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           1.675     1.316    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.124     1.440 f  hvsync/CounterY[10]_i_3/O
                         net (fo=6, routed)           0.809     2.249    hvsync/CounterY[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.373 r  hvsync/CounterY[10]_i_1/O
                         net (fo=11, routed)          0.349     2.722    hvsync/CounterY[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      6.796     6.796 r  
    W5                                                0.000     6.796 r  clk (IN)
                         net (fo=0)                   0.000     6.796    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.184 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.346    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.129 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.710    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.801 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     5.317    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.603     5.920    
                         clock uncertainty           -0.271     5.648    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524     5.124    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  2.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.800%)  route 0.155ns (42.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  hvsync/CounterY_reg[0]/Q
                         net (fo=7, routed)           0.096    -0.329    hvsync/CounterY_reg_n_0_[0]
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.048    -0.281 r  hvsync/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.059    -0.222    hvsync/CounterY[4]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[4]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.271    -0.317    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.002    -0.315    hvsync/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.247ns (49.006%)  route 0.257ns (50.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.257    -0.183    hvsync/CounterY_reg_n_0_[3]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.099    -0.084 r  hvsync/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    hvsync/p_0_in[3]
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y38          FDRE                                         r  hvsync/CounterY_reg[3]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.271    -0.317    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131    -0.186    hvsync/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 hvsync/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            hvsync/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.247ns (48.693%)  route 0.260ns (51.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.593    -0.588    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  hvsync/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.260    -0.180    hvsync/CounterY_reg_n_0_[9]
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.099    -0.081 r  hvsync/CounterY[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    hvsync/p_0_in[9]
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.826    hvsync/CLK
    SLICE_X2Y39          FDRE                                         r  hvsync/CounterY_reg[9]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.271    -0.317    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.131    -0.186    hvsync/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.975%)  route 0.227ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.227    -0.199    p_0_in
    SLICE_X1Y37          FDRE                                         r  pixelB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X1Y37          FDRE                                         r  pixelB_reg[1]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X1Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[0]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelB_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelB_reg[2]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[0]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[1]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelG_reg[2]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelG_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hvsync/inDisplayArea_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            pixelR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_147MHz_1  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_147MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_147MHz_1 rise@0.000ns - clk_out1_clk_147MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.512%)  route 0.231ns (58.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_147MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.589    hvsync/CLK
    SLICE_X2Y37          FDRE                                         r  hvsync/inDisplayArea_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  hvsync/inDisplayArea_reg_inv/Q
                         net (fo=9, routed)           0.231    -0.194    p_0_in
    SLICE_X0Y37          FDRE                                         r  pixelR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_147MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_video/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_video/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_video/inst/clk_in1_clk_147MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_video/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_video/inst/clk_out1_clk_147MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_video/inst/clkout1_buf/O
                         net (fo=35, routed)          0.862    -0.828    clk_147
    SLICE_X0Y37          FDRE                                         r  pixelR_reg[0]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.271    -0.303    
    SLICE_X0Y37          FDRE (Hold_fdre_C_R)        -0.018    -0.321    pixelR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    





