{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604832828976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604832828988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 13:53:48 2020 " "Processing started: Sun Nov 08 13:53:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604832828988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832828988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frequency_meter_Nios_display -c frequency_meter_Nios_display " "Command: quartus_sta frequency_meter_Nios_display -c frequency_meter_Nios_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832828989 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1604832829251 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Nios 16 " "Ignored 16 assignments for entity \"PLL_Nios\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Nios -sip PLL_Nios.sip -library lib_PLL_Nios " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Nios -sip PLL_Nios.sip -library lib_PLL_Nios was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1604832831098 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity PLL_Nios -sip PLL_Nios.sip -library lib_PLL_Nios " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity PLL_Nios -sip PLL_Nios.sip -library lib_PLL_Nios was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1604832831098 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Nios -sip PLL_Nios.sip -library lib_PLL_Nios " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Nios -sip PLL_Nios.sip -library lib_PLL_Nios was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1604832831098 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832831098 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Nios_0002 317 " "Ignored 317 assignments for entity \"PLL_Nios_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832831098 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_base 16 " "Ignored 16 assignments for entity \"PLL_base\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_base -sip PLL_base.sip -library lib_PLL_base " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_base -sip PLL_base.sip -library lib_PLL_base was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1604832831098 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity PLL_base -sip PLL_base.sip -library lib_PLL_base " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity PLL_base -sip PLL_base.sip -library lib_PLL_base was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1604832831098 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_base -sip PLL_base.sip -library lib_PLL_base " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_base -sip PLL_base.sip -library lib_PLL_base was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1604832831098 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832831098 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_base_0002 317 " "Ignored 317 assignments for entity \"PLL_base_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832831099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832831469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832831470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832831541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832831541 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604832832808 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832832808 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_display_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Nios_display_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832832901 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832832958 ""}
{ "Info" "ISTA_SDC_FOUND" "frequency_meter_Nios_display.SDC " "Reading SDC File: 'frequency_meter_Nios_display.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832832992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 9 CLOCK2_50 port " "Ignored filter at frequency_meter_Nios_display.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832832997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock frequency_meter_Nios_display.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at frequency_meter_Nios_display.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833003 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 10 CLOCK3_50 port " "Ignored filter at frequency_meter_Nios_display.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock frequency_meter_Nios_display.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at frequency_meter_Nios_display.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833004 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 11 CLOCK4_50 port " "Ignored filter at frequency_meter_Nios_display.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock frequency_meter_Nios_display.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at frequency_meter_Nios_display.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833004 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 12 CLOCK_50 port " "Ignored filter at frequency_meter_Nios_display.sdc(12): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock frequency_meter_Nios_display.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at frequency_meter_Nios_display.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833005 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 14 DRAM_CLK port " "Ignored filter at frequency_meter_Nios_display.sdc(14): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock frequency_meter_Nios_display.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at frequency_meter_Nios_display.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833006 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833006 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833008 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 64 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 64 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1604832833015 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1604832833015 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1604832833015 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1604832833015 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 46 DRAM_DQ* port " "Ignored filter at frequency_meter_Nios_display.sdc(46): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 46 clk_dram clock " "Ignored filter at frequency_meter_Nios_display.sdc(46): clk_dram could not be matched with a clock" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay frequency_meter_Nios_display.sdc 46 Argument <targets> is an empty collection " "Ignored set_input_delay at frequency_meter_Nios_display.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833020 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay frequency_meter_Nios_display.sdc 46 Argument -clock is not an object ID " "Ignored set_input_delay at frequency_meter_Nios_display.sdc(46): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay frequency_meter_Nios_display.sdc 47 Argument <targets> is an empty collection " "Ignored set_input_delay at frequency_meter_Nios_display.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833020 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay frequency_meter_Nios_display.sdc 47 Argument -clock is not an object ID " "Ignored set_input_delay at frequency_meter_Nios_display.sdc(47): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 57 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833021 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 57 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 58 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833021 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 58 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 59 DRAM_ADDR* port " "Ignored filter at frequency_meter_Nios_display.sdc(59): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 59 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833022 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 59 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 60 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833022 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 60 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 61 DRAM_*DQM port " "Ignored filter at frequency_meter_Nios_display.sdc(61): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 61 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833023 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 61 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 62 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833023 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 62 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 63 DRAM_BA* port " "Ignored filter at frequency_meter_Nios_display.sdc(63): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833024 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833025 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 65 DRAM_RAS_N port " "Ignored filter at frequency_meter_Nios_display.sdc(65): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833026 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833026 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 67 DRAM_CAS_N port " "Ignored filter at frequency_meter_Nios_display.sdc(67): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833027 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(67): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833028 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 69 DRAM_WE_N port " "Ignored filter at frequency_meter_Nios_display.sdc(69): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833029 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833029 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 71 DRAM_CKE port " "Ignored filter at frequency_meter_Nios_display.sdc(71): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833030 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833030 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 73 DRAM_CS_N port " "Ignored filter at frequency_meter_Nios_display.sdc(73): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833031 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604832833031 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833031 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1604832833084 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833084 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833085 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833085 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833085 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated\|counter_reg_bit\[0\] FPGA_CLK1_50 " "Register freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated\|counter_reg_bit\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832833091 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833091 "|frequency_meter_Nios_display|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] " "Node: freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[26\] freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] " "Register freq_m_module:freq_meter\|freq_mem\[26\] is being clocked by freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832833091 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833091 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b_gen:cout_gen_base|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] " "Node: freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_out freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] " "Register led_out is being clocked by freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832833091 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833091 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b_gen:cout_gen0|state[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833199 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604832833259 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833259 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1604832833264 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604832833298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.243 " "Worst-case setup slack is 7.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.243               0.000 altera_reserved_tck  " "    7.243               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 altera_reserved_tck  " "    0.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.649 " "Worst-case recovery slack is 17.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.649               0.000 altera_reserved_tck  " "   17.649               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.996 " "Worst-case removal slack is 0.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 altera_reserved_tck  " "    0.996               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 18.868 " "Worst-case minimum pulse width slack is 18.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.868               0.000 altera_reserved_tck  " "   18.868               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832833540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833540 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.086 ns " "Worst Case Available Settling Time: 76.086 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832833696 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833696 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604832833723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832833847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842201 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1604832842756 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842756 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842756 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842756 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842756 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated\|counter_reg_bit\[0\] FPGA_CLK1_50 " "Register freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated\|counter_reg_bit\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832842759 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842759 "|frequency_meter_Nios_display|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] " "Node: freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[26\] freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] " "Register freq_m_module:freq_meter\|freq_mem\[26\] is being clocked by freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832842759 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842759 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b_gen:cout_gen_base|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] " "Node: freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_out freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] " "Register led_out is being clocked by freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832842759 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842759 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b_gen:cout_gen0|state[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842762 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604832842799 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.614 " "Worst-case setup slack is 7.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.614               0.000 altera_reserved_tck  " "    7.614               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 altera_reserved_tck  " "    0.237               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.717 " "Worst-case recovery slack is 17.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.717               0.000 altera_reserved_tck  " "   17.717               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.958 " "Worst-case removal slack is 0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958               0.000 altera_reserved_tck  " "    0.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 18.924 " "Worst-case minimum pulse width slack is 18.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.924               0.000 altera_reserved_tck  " "   18.924               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832842943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832842943 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.160 ns " "Worst Case Available Settling Time: 76.160 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832843017 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832843017 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604832843040 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832843335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832851955 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1604832852542 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852542 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852542 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852542 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852542 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated\|counter_reg_bit\[0\] FPGA_CLK1_50 " "Register freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated\|counter_reg_bit\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832852545 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852545 "|frequency_meter_Nios_display|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] " "Node: freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[26\] freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] " "Register freq_m_module:freq_meter\|freq_mem\[26\] is being clocked by freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832852546 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852546 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b_gen:cout_gen_base|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] " "Node: freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_out freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] " "Register led_out is being clocked by freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832852546 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852546 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b_gen:cout_gen0|state[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852548 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604832852576 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.180 " "Worst-case setup slack is 10.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.180               0.000 altera_reserved_tck  " "   10.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 altera_reserved_tck  " "    0.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.803 " "Worst-case recovery slack is 18.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.803               0.000 altera_reserved_tck  " "   18.803               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.533 " "Worst-case removal slack is 0.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 altera_reserved_tck  " "    0.533               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 18.558 " "Worst-case minimum pulse width slack is 18.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.558               0.000 altera_reserved_tck  " "   18.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832852664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852664 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.436 ns " "Worst Case Available Settling Time: 77.436 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832852731 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832852731 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604832852760 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1604832853305 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853305 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853305 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853305 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853305 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated\|counter_reg_bit\[0\] FPGA_CLK1_50 " "Register freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated\|counter_reg_bit\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832853308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853308 "|frequency_meter_Nios_display|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] " "Node: freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[26\] freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\] " "Register freq_m_module:freq_meter\|freq_mem\[26\] is being clocked by freq_m_module:freq_meter\|cout_b_gen:cout_gen_base\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832853308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853308 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b_gen:cout_gen_base|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] " "Node: freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register led_out freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\] " "Register led_out is being clocked by freq_m_module:freq_meter\|cout_b_gen:cout_gen0\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604832853309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853309 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b_gen:cout_gen0|state[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853311 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604832853338 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.098 " "Worst-case setup slack is 11.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.098               0.000 altera_reserved_tck  " "   11.098               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.978 " "Worst-case recovery slack is 18.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.978               0.000 altera_reserved_tck  " "   18.978               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.482 " "Worst-case removal slack is 0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 altera_reserved_tck  " "    0.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 18.572 " "Worst-case minimum pulse width slack is 18.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.572               0.000 altera_reserved_tck  " "   18.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604832853506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853506 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.658 ns " "Worst Case Available Settling Time: 77.658 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604832853583 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832853583 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832856001 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832856003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 112 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5435 " "Peak virtual memory: 5435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604832856294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 13:54:16 2020 " "Processing ended: Sun Nov 08 13:54:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604832856294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604832856294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604832856294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604832856294 ""}
