# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/PC.v" \
"../../../../../RV32I-Single-Cycle/single_cycle/rtl/PC.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/Type_decoder.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/alu.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/branch.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/control_unit.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/data.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/imm.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/instruction_memo.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/mux1_2.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/mux2_4.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/register_file.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/top.v" \
"../../../../../RV32I-Single-Cycle/Verilog/single_cycle/memo_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
