plane	,	V_3
DC_COM_HSPI_CS_DC	,	V_310
parent	,	V_407
tegra_dc_destroy	,	F_81
of_match_node	,	F_173
supports_block_linear	,	V_100
tiling	,	V_102
"failed to unregister host1x client: %d\n"	,	L_30
stride	,	V_94
WIN_B_UF_INT	,	V_250
DC_DISP_H_PULSE0_POSITION_A	,	V_319
DC_DISP_CURSOR_START_ADDR_NS	,	V_365
host1x_syncpt_id	,	F_111
tegra_dc_enable_vblank	,	F_74
DC_DISP_ACTIVE	,	V_227
dev	,	V_204
time_before	,	F_103
DC_DISP_DISP_MISC_CONTROL	,	V_378
DC_WIN_BUFFER_ADDR_MODE_LINEAR	,	V_112
has_powergate	,	V_432
DC_COM_CRC_CHECKSUM	,	V_300
dfixed_div	,	F_19
ARRAY_SIZE	,	F_59
dfixed_frac	,	F_22
debugfs_files	,	V_404
frames	,	V_12
planar	,	V_45
DC_DISP_DISP_SIGNAL_OPTIONS1	,	V_317
CURSOR_ALPHA	,	V_190
DC_DISP_DISP_SIGNAL_OPTIONS0	,	V_316
tegra_dc_state_setup_clock	,	F_90
active	,	V_279
drm_plane_state	,	V_9
host1x_client_register	,	F_186
DC_DISP_LCD_SPI_OPTIONS	,	V_358
"dc"	,	L_25
DC_DISP_CURSOR_FOREGROUND	,	V_363
PM0_ENABLE	,	V_242
domain	,	V_412
reset_control_deassert	,	F_197
WIN_COLOR_DEPTH_YUV422R	,	V_50
of_node	,	V_422
DC_WIN_BUFFER_ADDR_MODE_TILE_UV	,	V_113
drm_plane	,	V_2
WIN_COLOR_DEPTH_YUV422P	,	V_48
DRM_FORMAT_UYVY	,	V_36
"failed to power partition: %d\n"	,	L_33
tegra_fb_get_plane	,	F_55
hdisplay	,	V_225
bottom_up	,	V_96
tegra_dc_rgb_exit	,	F_165
usleep_range	,	F_104
DC_DISP_CURSOR_POSITION	,	V_191
DC_WIN_BUFFER_CONTROL	,	V_386
bo	,	V_160
of_property_read_u32	,	F_168
DC_DISP_DI_CONTROL	,	V_347
WIN_COLOR_DEPTH_R8G8B8A8	,	V_31
DC_DISP_V_PULSE3_CONTROL	,	V_343
EBUSY	,	V_280
DC_DISP_COLOR_KEY1_UPPER	,	V_362
drm_crtc	,	V_205
tegra_dc_rgb_init	,	F_158
DC_CMD_STATE_CONTROL	,	V_25
DC_WIN_WIN_OPTIONS	,	V_128
COLOR_EXPAND	,	V_126
__drm_atomic_helper_plane_destroy_state	,	F_38
SYNCPT_VSYNC_ENABLE	,	V_247
DC_DISP_V_PULSE0_CONTROL	,	V_333
fourcc	,	V_26
h	,	V_81
compute_initial_dda	,	F_21
i	,	V_150
irq	,	V_267
tegra_dc_state	,	V_5
h_offset	,	V_65
vblank	,	V_13
WIN_COLOR_DEPTH_B5G6R5	,	V_35
DC_WIN_BLEND_2WIN_Y	,	V_132
p	,	V_134
DC_WIN_BLEND_2WIN_X	,	V_131
tegra_plane_reset	,	F_37
s	,	V_274
vsync_end	,	V_216
v	,	V_55
jiffies	,	V_233
w	,	V_82
DC_COM_GPIO_CTRL	,	V_313
supports_cursor	,	V_414
x	,	V_79
tegra_dc_stats	,	V_10
WIN_COLOR_DEPTH_YUV420P	,	V_47
y	,	V_78
CURSOR_THRESHOLD	,	F_112
tegra_plane	,	V_1
tegra_plane_atomic_disable	,	F_56
of_node_put	,	F_170
platform_device	,	V_423
dc	,	V_17
__drm_atomic_helper_plane_duplicate_state	,	F_42
DRM_DEBUG_KMS	,	F_96
drm_crtc_cleanup	,	F_82
dc_client_ops	,	V_439
tegra_dc_suspend	,	F_192
dev_dbg	,	F_105
DC_COM_SPI_START_BYTE	,	V_307
DC_DISP_SPI_INIT_SEQ_DATA_A	,	V_368
DC_DISP_SPI_INIT_SEQ_DATA_B	,	V_369
DC_DISP_SPI_INIT_SEQ_DATA_C	,	V_370
to_tegra_dc	,	F_49
DC_DISP_SPI_INIT_SEQ_DATA_D	,	V_371
tegra_dc_exit	,	F_163
tegra_dc_debugfs_init	,	F_142
DC_DISP_H_PULSE2_POSITION_D	,	V_332
to_dc_state	,	F_3
WIN_C_OF_INT	,	V_254
dda_inc	,	V_59
DC_CMD_DISPLAY_COMMAND	,	V_230
drm_crtc_vblank_put	,	F_80
reset_control_assert	,	F_178
tegra_dc_init	,	F_150
CURSOR_ENABLE	,	V_183
tegra_drm	,	V_409
tegra_dc_debugfs_exit	,	F_148
planes	,	V_140
list	,	V_430
"failed to initialize RGB output: %d\n"	,	L_17
"failed to allocate syncpoint\n"	,	L_15
spin_unlock_irqrestore	,	F_10
DRM_ERROR	,	F_51
DC_WIN_HP_FETCH_CONTROL	,	V_388
tegra_plane_state_add	,	F_44
platform_get_resource	,	F_180
fb	,	V_145
DC_COM_PIN_PM1_CONTROL	,	V_304
DC_WINBUF_ADDR_V_OFFSET	,	V_98
DISP_CTRL_MODE_C_DISPLAY	,	V_265
cursor	,	V_411
private	,	V_277
formats	,	V_169
drm_crtc_vblank_get	,	F_121
DC_DISP_SYNC_WIDTH	,	V_220
tegra_crtc_funcs	,	V_415
tegra_powergate_power_off	,	F_179
DC_CMD_WIN_C_INCR_SYNCPT	,	V_290
DC_DISP_DISP_COLOR_CONTROL	,	V_354
rgb	,	V_235
DC_DISP_PP_SELECT_A	,	V_349
DC_CMD_WIN_A_INCR_SYNCPT	,	V_284
DC_DISP_PP_SELECT_B	,	V_350
debugfs_remove	,	F_147
timeout	,	V_232
DC_DISP_PP_SELECT_C	,	V_351
DC_DISP_PP_SELECT_D	,	V_352
DC_WINBUF_SURFACE_KIND_BLOCK	,	V_109
DC_WINBUF_START_ADDR	,	V_91
WIN_A_ACT_REQ	,	V_141
tegra_primary_plane_helper_funcs	,	V_174
DC_CMD_GENERAL_INCR_SYNCPT_ERROR	,	V_283
debugfs_create_dir	,	F_144
kmalloc	,	F_41
DC_WINBUF_CD_UFLOW_STATUS	,	V_397
DC_DISP_BORDER_COLOR	,	V_261
tegra_cursor_plane_formats	,	V_192
DC_COM_PIN_PM0_DUTY_CYCLE	,	V_303
DC_DISP_PP_CONTROL	,	V_348
client	,	V_406
tegra_dc_commit	,	F_11
tegra_primary_plane_funcs	,	V_172
yuv	,	V_71
tegra_fb_get_tiling	,	F_50
DC_DISP_COLOR_KEY0_LOWER	,	V_359
drm_format_num_planes	,	F_52
WIN_COLOR_DEPTH_YUV422	,	V_46
v_size	,	V_68
DC_DISP_H_PULSE2_CONTROL	,	V_328
DC_DISP_H_PULSE2_POSITION_A	,	V_329
spin_unlock	,	F_78
tegra_dc_wait_idle	,	F_101
DC_DISP_H_PULSE2_POSITION_C	,	V_331
crtc_h	,	V_158
DC_DISP_H_PULSE2_POSITION_B	,	V_330
DC_DISP_V_PULSE2_POSITION_A	,	V_342
DC_WIN_BUF_STRIDE	,	V_90
DC_WIN_COLOR_DEPTH	,	V_75
DC_DISP_H_PULSE0_POSITION_D	,	V_322
"failed to attach to domain: %d\n"	,	L_16
DC_DISP_H_PULSE0_POSITION_B	,	V_320
dev_private	,	V_410
tegra_dc_parse_dt	,	F_167
DC_DISP_H_PULSE0_POSITION_C	,	V_321
crtc_y	,	V_156
DC_WINBUF_BD_UFLOW_STATUS	,	V_396
host1x_client_to_dc	,	F_152
crtc_w	,	V_157
crtc_x	,	V_155
DC_DISP_DISP_CLOCK_CONTROL	,	V_229
ENOMEM	,	V_170
drm_crtc_vblank_count	,	F_73
dev_get_drvdata	,	F_151
PIXEL_CLK_DIVIDER_PCD1	,	V_228
"%08x\n"	,	L_9
WIN_A_UF_INT	,	V_249
DC_WIN_BLEND_NOKEY	,	V_129
bits_per_pixel	,	V_72
WIN_C_UF_INT	,	V_251
WINDOW_A_THRESHOLD	,	F_113
tegra_bo	,	V_159
drm_modeset_lock_crtc	,	F_126
"dc.%d"	,	L_14
event_lock	,	V_206
lock	,	V_21
"failed to register host1x client: %d\n"	,	L_29
"failed to enable clock: %d\n"	,	L_34
DC_DISP_V_PULSE2_CONTROL	,	V_341
id	,	V_426
clk_has_parent	,	F_91
tegra_dc_probe	,	F_171
clk	,	V_209
in	,	V_53
h_ref_to_sync	,	V_212
DC_DISP_SD_LUT	,	F_134
mode_config	,	V_166
index	,	V_62
DC_DISP_REF_TO_SYNC	,	V_215
tegra_plane_state	,	V_8
tegra_dc	,	V_16
IRQ_HANDLED	,	V_272
DC_DISP_SD_BL_TF	,	F_136
DC_COM_CRC_CHECKSUM_LATCHED	,	V_315
host1x_syncpt_free	,	F_166
drm_universal_plane_init	,	F_60
"failed to get reset\n"	,	L_26
WINDOW_C_THRESHOLD	,	F_115
powergate	,	V_433
DC_DISP_INIT_SEQ_CONTROL	,	V_367
status	,	V_269
dfixed_init	,	F_15
tegra_plane_destroy	,	F_33
DRM_PLANE_TYPE_PRIMARY	,	V_173
tegra_crtc_helper_funcs	,	V_416
"failed to probe RGB output: %d\n"	,	L_28
SHIFT_CLK_DIVIDER	,	F_98
tegra_crtc_atomic_flush	,	F_122
DC_WINBUF_ADDR_V_OFFSET_NS	,	V_393
WIN_COLOR_DEPTH_YCbCr422	,	V_37
DC_COM_CRC_CONTROL_ACTIVE_DATA	,	V_398
drm_atomic_get_crtc_state	,	F_45
DC_CMD_GENERAL_INCR_SYNCPT_CNTRL	,	V_246
tegra_crtc_reset	,	F_83
DC_WIN_SIZE	,	V_83
DC_WINBUF_START_ADDR_V	,	V_93
err	,	V_144
max	,	V_60
DC_WINBUF_START_ADDR_U	,	V_92
DC_WINBUF_ADDR_H_OFFSET_NS	,	V_392
for_each_matching_node	,	F_169
DC_DISP_BACK_PORCH	,	V_223
tegra_plane_atomic_destroy_state	,	F_43
DC_DISP_H_PULSE0_CONTROL	,	V_318
tegra_overlay_plane_formats	,	V_197
DC_WIN_CSC_KVR	,	V_120
WINDOW_B_THRESHOLD	,	F_114
tegra_plane_atomic_update	,	F_53
DC_CMD_STATE_ACCESS	,	V_23
DC_DISP_CURSOR_START_ADDR	,	V_180
TEGRA_POWERGATE_DISB	,	V_435
DC_WINBUF_UFLOW_STATUS	,	V_394
DC_WIN_CSC_KVG	,	V_122
DC_DISP_INTERLACE_CONTROL	,	V_263
drm_debugfs_create_files	,	F_146
DC_WIN_CSC_KVB	,	V_124
PW4_ENABLE	,	V_241
CSC_ENABLE	,	V_125
DC_COM_PIN_INPUT_ENABLE	,	F_131
BYTE_SWAP_NOSWAP	,	V_29
hsync_end	,	V_218
minor	,	V_401
debugfs	,	V_402
soc	,	V_99
vsync_start	,	V_217
DC_DISP_SD_CONTROL	,	V_379
H_DDA_INC	,	F_31
drm_crtc_send_vblank_event	,	F_79
DC_CMD_DISPLAY_WINDOW_HEADER	,	V_74
DC_WIN_POSITION	,	V_80
possible_crtcs	,	V_165
DC_WIN_CSC_KUR	,	V_119
mode	,	V_103
pdev	,	V_424
drm_crtc_vblank_reset	,	F_85
u32	,	T_1
DC_CMD_WIN_A_INCR_SYNCPT_ERROR	,	V_286
host1x_client	,	V_405
drm_crtc_index	,	F_119
pitches	,	V_147
DC_WIN_CSC_KUG	,	V_121
pipe	,	V_193
drm_debugfs_remove_files	,	F_149
DC_WIN_CSC_KUB	,	V_123
drm	,	V_164
tegra_crtc_disable	,	F_106
"failed to set clock rate to %lu Hz\n"	,	L_5
swap	,	V_28
DRM_FORMAT_RGB565	,	V_34
H_SIZE	,	F_27
tegra_dc_irq	,	F_123
DC_DISP_MCCIF_DISPLAY1B_HYST	,	V_376
FRAME_END_INT	,	V_271
DC_COM_PIN_OUTPUT_SELECT	,	F_133
tegra_dc_stop	,	F_99
DC_WIN_BLEND_3WIN_XY	,	V_133
DC_DISP_SD_BL_CONTROL	,	V_383
spin_lock_irqsave	,	F_7
DC_WIN_CSC_YOF	,	V_117
cleanup	,	V_413
drm_plane_helper_add	,	F_61
CURSOR_MODE_NORMAL	,	V_187
"unsupported UV-plane configuration\n"	,	L_2
DRM_PLANE_TYPE_CURSOR	,	V_195
tegra_cursor_atomic_update	,	F_63
DC_DISP_SERIAL_INTERFACE_OPTIONS	,	V_357
PW3_ENABLE	,	V_240
"debugfs cleanup failed: %d\n"	,	L_20
platform_set_drvdata	,	F_184
devm_kzalloc	,	F_172
DC_DISP_CURSOR_START_ADDR_HI	,	V_181
drm_crtc_vblank_on	,	F_116
DC_COM_SCRATCH_REGISTER_B	,	V_312
np	,	V_421
DC_COM_SCRATCH_REGISTER_A	,	V_311
platform_get_drvdata	,	F_188
dst	,	V_77
tegra_cursor_atomic_disable	,	F_66
ENXIO	,	V_437
drm_crtc_state	,	V_6
DC_CMD_WIN_B_INCR_SYNCPT	,	V_287
tegra_dc_format_is_yuv	,	F_13
WIN_ENABLE	,	V_116
WARN_ON_ONCE	,	F_16
devm_reset_control_get	,	F_177
drm_framebuffer	,	V_149
DC_COM_GPIO_DEBOUNCE_COUNTER	,	V_314
tegra_dc_show_crc	,	F_138
__drm_atomic_helper_crtc_destroy_state	,	F_84
DC_DISP_MCCIF_DISPLAY0B_HYST	,	V_374
DC_DISP_V_PULSE1_CONTROL	,	V_337
dev_name	,	F_161
bpp	,	V_56
src	,	V_84
DC_DISP_DATA_ENABLE_OPTIONS	,	V_356
"vblank: %lu\n"	,	L_11
dev_warn	,	F_154
tegra_dc_idle	,	F_100
CURSOR_SIZE_256x256	,	V_179
CURSOR_SIZE_128x128	,	V_178
container_of	,	F_2
DC_COM_CRC_CONTROL	,	V_299
DC_DISP_V_PULSE3_POSITION_A	,	V_344
DC_DISP_DISP_MEM_HIGH_PRIORITY	,	V_257
offsets	,	V_162
tegra_dc_cursor_plane_create	,	F_67
"debugfs setup failed: %d\n"	,	L_18
CURSOR_DST_BLEND_NEG_K1_TIMES_SRC	,	V_188
tegra_primary_plane_formats	,	V_171
IS_ERR	,	F_46
devm_request_irq	,	F_160
to_tegra_plane_state	,	F_4
drm_info_node	,	V_275
old_crtc_state	,	V_266
spin_lock_init	,	F_174
H_POSITION	,	F_25
tegra_dc_show_regs	,	F_125
DC_DISP_DC_PIXEL_COUNT	,	V_382
DC_CMD_WIN_B_INCR_SYNCPT_CNTRL	,	V_288
v_offset	,	V_66
DC_CMD_DISPLAY_COMMAND_OPTION0	,	V_293
"failed to remove RGB output: %d\n"	,	L_31
pixel_format	,	V_146
DC_CMD_WIN_A_INCR_SYNCPT_CNTRL	,	V_285
CONFIG_DEBUG_FS	,	V_419
stats	,	V_11
"failed to assert reset: %d\n"	,	L_32
DC_COM_HSPI_WRITE_DATA_AB	,	V_308
state	,	V_7
height	,	V_101
"pclk: %lu\n"	,	L_7
"nvidia,head"	,	L_22
DC_WINBUF_SURFACE_KIND_BLOCK_HEIGHT	,	F_32
DC_DISP_H_PULSE1_CONTROL	,	V_323
"underflow: %lu\n"	,	L_12
adjusted_mode	,	V_244
clk_set_parent	,	F_93
DISP_CTRL_MODE_MASK	,	V_231
DC_DISP_DISP_MEM_HIGH_PRIORITY_TIMER	,	V_258
node	,	V_276
DRM_PLANE_TYPE_OVERLAY	,	V_199
v_dda	,	V_70
CURSOR_SIZE_32x32	,	V_176
paddr	,	V_161
DC_CMD_REG_ACT_CONTROL	,	V_298
GFP_KERNEL	,	V_135
DC_DISP_DISP_WIN_OPTIONS	,	V_182
DC_CMD_INT_POLARITY	,	V_256
device	,	V_440
DC_CMD_SIGNAL_RAISE	,	V_294
tegra_dc_writel	,	F_8
tegra_dc_window	,	V_63
drm_minor	,	V_400
src_h	,	V_154
drm_crtc_wait_one_vblank	,	F_139
tegra_plane_atomic_check	,	F_48
DC_WINBUF_START_ADDR_V_NS	,	V_391
DC_WIN_BUFFER_ADDR_MODE_LINEAR_UV	,	V_111
DC_DISP_SD_FLICKER_CONTROL	,	V_381
device_node	,	V_420
tegra_dc_set_timings	,	F_89
seq_printf	,	F_140
DC_DISP_DISP_INTERFACE_CONTROL	,	V_353
rst	,	V_431
src_x	,	V_151
src_w	,	V_153
tegra	,	V_138
src_y	,	V_152
CURSOR_DST_BLEND_MASK	,	V_185
WIN_COLOR_DEPTH_B8G8R8A8	,	V_33
DC_WINBUF_SURFACE_KIND_PITCH	,	V_105
tegra_dc_stats_reset	,	F_5
devm_ioremap_resource	,	F_181
seq_file	,	V_273
V_SIZE	,	F_26
DC_CMD_GENERAL_INCR_SYNCPT	,	V_282
regs	,	V_428
"failed to deassert reset: %d\n"	,	L_35
pm_runtime_get_sync	,	F_110
h_dda	,	V_69
CURSOR_SRC_BLEND_MASK	,	V_186
max_t	,	F_17
host1x_syncpt_read	,	F_72
"failed to request IRQ#%u: %d\n"	,	L_19
__drm_atomic_helper_crtc_duplicate_state	,	F_87
DC_DISP_CURSOR_BACKGROUND	,	V_364
tegra_dc_finish_page_flip	,	F_76
V_DIRECTION	,	V_127
ERR_PTR	,	F_58
DC_DISP_M1_CONTROL	,	V_346
READ_MUX	,	V_22
num_formats	,	V_168
CONFIG_ARCH_DMA_ADDR_T_64BIT	,	F_65
WIN_A_OF_INT	,	V_252
pclk	,	V_210
tegra_dc_primary_plane_create	,	F_57
DC_DISP_SD_CSC_COEFF	,	V_380
DC_CMD_WIN_B_INCR_SYNCPT_ERROR	,	V_289
INIT_LIST_HEAD	,	F_175
DC_DISP_SD_MAN_K_VALUES	,	V_385
hsync_start	,	V_219
DC_DISP_SD_HISTOGRAM	,	F_135
CURSOR_SRC_BLEND_K1_TIMES_SRC	,	V_189
tegra_dc_rgb_remove	,	F_190
kasprintf	,	F_143
tegra_cursor_atomic_check	,	F_62
platform_get_irq	,	F_182
"hardware doesn't support block linear mode\n"	,	L_1
"overflow: %lu\n"	,	L_13
drm_display_mode	,	V_211
unlock	,	V_281
DC_CMD_WIN_C_INCR_SYNCPT_ERROR	,	V_292
DC_WINBUF_START_ADDR_U_NS	,	V_390
crtc_state	,	V_137
WARN	,	F_64
clk_get_rate	,	F_97
drm_crtc_handle_vblank	,	F_124
ETIMEDOUT	,	V_234
tegra_overlay_plane_funcs	,	V_198
ops	,	V_438
DC_WIN_DV_CONTROL	,	V_387
DC_WIN_V_INITIAL_DDA	,	V_88
tegra_dc_get_vblank_counter	,	F_71
DC_DISP_COLOR_KEY1_LOWER	,	V_361
name	,	T_4
host1x_client_unregister	,	F_189
DC_WIN_BLEND_1WIN	,	V_130
TEGRA_POWERGATE_DIS	,	V_434
DC_WIN_CSC_KYRGB	,	V_118
DC_WINBUF_ADDR_H_OFFSET	,	V_97
full	,	V_61
DC_DISP_COLOR_KEY0_UPPER	,	V_360
"failed to get IRQ\n"	,	L_27
underflow	,	V_14
host1x_syncpt_request	,	F_153
to_tegra_plane	,	F_1
tegra_dc_resume	,	F_194
syncpt	,	V_201
tegra_dc_add_planes	,	F_70
DC_COM_PIN_OUTPUT_ENABLE	,	F_128
DC_WINBUF_SURFACE_KIND_TILED	,	V_107
DC_DISP_V_PULSE0_POSITION_C	,	V_336
DC_DISP_V_PULSE0_POSITION_B	,	V_335
iommu_attach_device	,	F_155
tegra_dc_rgb_probe	,	F_183
v_ref_to_sync	,	V_213
DC_DISP_V_PULSE0_POSITION_A	,	V_334
WIN_COLOR_DEPTH_YCbCr420P	,	V_41
dev_err	,	F_94
kzalloc	,	F_39
DC_COM_SPI_CONTROL	,	V_306
WIN_COLOR_DEPTH_YCbCr422RA	,	V_51
DC_WIN_BYTE_SWAP	,	V_76
of_device_id	,	V_425
tegra_dc_readl_active	,	F_6
DC_CMD_INT_STATUS	,	V_270
tegra_cursor_plane_funcs	,	V_194
vdisplay	,	V_224
devm_clk_get	,	F_176
DC_DISP_SD_HW_K_VALUES	,	V_384
clk_disable_unprepare	,	F_193
outf	,	V_57
PW2_ENABLE	,	V_239
tegra_dc_format	,	F_12
tegra_bo_tiling	,	V_143
tegra_dc_show_stats	,	F_141
DRM_FORMAT_XRGB8888	,	V_32
drm_crtc_vblank_off	,	F_107
window	,	V_64
tegra_dc_overlay_plane_create	,	F_69
base	,	V_4
pm_runtime_put_sync	,	F_108
DC_DISP_DC_MCCIF_FIFOCTRL	,	V_372
tegra_plane_atomic_duplicate_state	,	F_40
TEGRA_BO_TILING_MODE_BLOCK	,	V_108
drm_plane_cleanup	,	F_34
tegra_crtc_atomic_destroy_state	,	F_88
WIN_COLOR_DEPTH_YCbCr422P	,	V_43
TEGRA_BO_TILING_MODE_PITCH	,	V_104
WIN_COLOR_DEPTH_YCbCr422R	,	V_49
"timeout waiting for DC to become idle\n"	,	L_8
tegra_dc_commit_state	,	F_92
drm_device	,	V_163
DC_DISP_V_PULSE1_POSITION_B	,	V_339
DC_DISP_V_PULSE1_POSITION_A	,	V_338
DC_DISP_V_PULSE1_POSITION_C	,	V_340
tegra_crtc_atomic_begin	,	F_118
DC_WINBUF_AD_UFLOW_STATUS	,	V_395
WIN_COLOR_DEPTH_YUV422RA	,	V_52
V_DDA_INC	,	F_30
tegra_crtc_enable	,	F_109
DC_WIN_BUFFER_ADDR_MODE	,	V_115
DC_WINBUF_START_ADDR_NS	,	V_389
WINDOW_A_SELECT	,	V_73
CURSOR_CLIP_DISPLAY	,	V_175
"failed to get clock\n"	,	L_24
crtc	,	V_139
"cursor size %ux%u not supported\n"	,	L_3
pitch_align	,	V_417
old_state	,	V_148
primary	,	V_208
ENODEV	,	V_418
kfree	,	F_35
flags	,	V_19
DC_DISP_FRONT_PORCH	,	V_226
supports_interlacing	,	V_262
out	,	V_54
DC_WIN_H_INITIAL_DDA	,	V_87
tegra_dc_of_match	,	V_429
drm_crtc_helper_add	,	F_157
num_crtc	,	V_167
DC_WIN_PRESCALED_SIZE	,	V_85
pm_runtime_disable	,	F_191
tegra_dc_readl	,	F_9
copy	,	V_136
event	,	V_207
tegra_dc_disable_vblank	,	F_75
clk_prepare_enable	,	F_196
DC_WIN_BUFFER_ADDR_MODE_TILE	,	V_114
supports_border_color	,	V_260
debugfs_root	,	V_403
tegra_crtc_atomic_check	,	F_117
DRM_FORMAT_YUYV	,	V_38
EINVAL	,	V_44
"missing \"nvidia,head\" property\n"	,	L_23
DC_DISP_SHIFT_CLOCK_OPTIONS	,	V_355
PM1_ENABLE	,	V_243
GENERAL_ACT_REQ	,	V_24
tegra_overlay_plane_helper_funcs	,	V_200
DC_DISP_DISP_TIMING_OPTIONS	,	V_214
DRM_FORMAT_XBGR8888	,	V_30
DC_CMD_INT_ENABLE	,	V_259
tegra_dc_remove	,	F_187
info_ent	,	V_278
vtotal	,	V_221
PW0_ENABLE	,	V_237
CURSOR_SIZE_64x64	,	V_177
tegra_overlay_plane_destroy	,	F_68
compute_dda_inc	,	F_14
data	,	V_268
HOST1X_SYNCPT_CLIENT_MANAGED	,	V_408
"rate: %lu, div: %u\n"	,	L_6
IS_ENABLED	,	F_159
DRM_FORMAT_YUV422	,	V_42
DC_WINBUF_SURFACE_KIND	,	V_110
WIN_B_OF_INT	,	V_253
DRM_FORMAT_YUV420	,	V_40
DC_COM_PIN_PM1_DUTY_CYCLE	,	V_305
h_size	,	V_67
overflow	,	V_15
DUMP_REG	,	F_127
tegra_primary_plane_destroy	,	F_36
DC_COM_PIN_INPUT_DATA	,	F_132
DC_CMD_INT_MASK	,	V_202
H_PRESCALED_SIZE	,	F_29
"failed to set parent clock: %d\n"	,	L_4
BYTE_SWAP_SWAP2	,	V_39
tegra_crtc_atomic_duplicate_state	,	F_86
iommu_detach_device	,	F_162
DC_COM_CRC_CONTROL_ENABLE	,	V_399
offset	,	V_18
DC_DISP_DAC_CRT_CTRL	,	V_377
resource	,	V_427
format	,	V_27
VBLANK_INT	,	V_203
PTR_ERR	,	F_47
DC_DISP_MCCIF_DISPLAY0A_HYST	,	V_373
dfixed_const	,	F_18
V_POSITION	,	F_24
tegra_powergate_sequence_power_up	,	F_195
clk_set_rate	,	F_95
PW1_ENABLE	,	V_238
DC_DISP_CURSOR_POSITION_NS	,	V_366
DC_COM_PIN_MISC_CONTROL	,	V_301
INTERLACE_ENABLE	,	V_264
DC_DISP_H_PULSE1_POSITION_C	,	V_326
drm_crtc_init_with_planes	,	F_156
DC_DISP_BLEND_CURSOR_CONTROL	,	V_184
DC_COM_PIN_OUTPUT_DATA	,	F_130
DC_DISP_H_PULSE1_POSITION_D	,	V_327
DC_DISP_M0_CONTROL	,	V_345
kmemdup	,	F_145
"frames: %lu\n"	,	L_10
V_PRESCALED_SIZE	,	F_28
msecs_to_jiffies	,	F_102
devm_free_irq	,	F_164
htotal	,	V_222
tegra_cursor_plane_helper_funcs	,	V_196
DC_CMD_SIGNAL_RAISE1	,	V_295
DC_WIN_DDA_INC	,	V_86
DC_CMD_INT_TYPE	,	V_255
DC_CMD_SIGNAL_RAISE2	,	V_296
DC_CMD_SIGNAL_RAISE3	,	V_297
DC_COM_HSPI_WRITE_DATA_CD	,	V_309
spin_lock	,	F_77
DC_CMD_DISPLAY_POWER_CONTROL	,	V_236
SYNCPT_CNTRL_NO_STALL	,	V_245
plane_state	,	V_142
"failed to shutdown RGB output: %d\n"	,	L_21
IORESOURCE_MEM	,	V_436
value	,	V_20
DC_COM_PIN_OUTPUT_POLARITY	,	F_129
pm_runtime_enable	,	F_185
inf	,	V_58
tegra_dc_setup_window	,	F_23
tegra_fb_is_bottom_up	,	F_54
DC_CMD_WIN_C_INCR_SYNCPT_CNTRL	,	V_291
irqreturn_t	,	T_3
WARN_ON	,	F_120
DC_WIN_UV_BUF_STRIDE	,	V_89
drm_modeset_unlock_crtc	,	F_137
TEGRA_BO_TILING_MODE_TILED	,	V_106
DC_DISP_MCCIF_DISPLAY1A_HYST	,	V_375
min_t	,	F_20
DC_WIN_LINE_STRIDE	,	V_95
DC_COM_PIN_PM0_CONTROL	,	V_302
DC_DISP_H_PULSE1_POSITION_A	,	V_324
DC_DISP_H_PULSE1_POSITION_B	,	V_325
DC_CMD_CONT_SYNCPT_VSYNC	,	V_248
fixed20_12	,	T_2
