Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 68A52C2EF2
	for <lists+qemu-devel@lfdr.de>; Tue,  1 Oct 2019 10:35:50 +0200 (CEST)
Received: from localhost ([::1]:59878 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1iFDdN-0002ih-5k
	for lists+qemu-devel@lfdr.de; Tue, 01 Oct 2019 04:35:49 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:56430)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <dgibson@ozlabs.org>) id 1iFDbx-00026l-NE
 for qemu-devel@nongnu.org; Tue, 01 Oct 2019 04:34:23 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <dgibson@ozlabs.org>) id 1iFDbw-0007FC-2X
 for qemu-devel@nongnu.org; Tue, 01 Oct 2019 04:34:21 -0400
Received: from ozlabs.org ([203.11.71.1]:42793)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
 id 1iFDbv-0007BR-3V; Tue, 01 Oct 2019 04:34:20 -0400
Received: by ozlabs.org (Postfix, from userid 1007)
 id 46jCH86KTwz9sP7; Tue,  1 Oct 2019 18:34:12 +1000 (AEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=gibson.dropbear.id.au; s=201602; t=1569918852;
 bh=CcyK4XrOhfmylFHgPCoIX4nze2p4Qd9nJIBb3Q7D1Os=;
 h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
 b=QODvZeDwSHnZRtd5d+92X1sFqTyQn2iaZ4cY2Iy1gXUV/fmjJZiH/hoR/xj3dF3xN
 HAOQH3PTjEHXvHkUfpMZkAw0Ntq+S/b66EEeCE562uHY8NoveJVG4VYA/YeJKDAJn8
 R02Om8hj7hiz/QnB5GGIuzpPuUdAz6eCv5mf1pCg=
Date: Tue, 1 Oct 2019 18:11:35 +1000
From: David Gibson <david@gibson.dropbear.id.au>
To: =?iso-8859-1?Q?C=E9dric?= Le Goater <clg@kaod.org>
Subject: Re: [PATCH v2 21/33] spapr, xics, xive: Move cpu_intc_create from
 SpaprIrq to SpaprInterruptController
Message-ID: <20191001081135.GQ11105@umbus.fritz.box>
References: <20190927055028.11493-22-david@gibson.dropbear.id.au>
 <20190927121649.5b9f3db7@bahia.lan>
 <20190930014904.GB11105@umbus.fritz.box>
 <adb67721-5c4e-50ac-f459-a48570a45d6e@kaod.org>
 <20190930061445.GG11105@umbus.fritz.box>
 <75672a0f-6bae-406c-0f0c-d23cc58c9c9f@kaod.org>
 <20191001023102.GN11105@umbus.fritz.box>
 <9c6c7e17-0578-2313-4324-a5ca75149762@kaod.org>
 <20191001064726.GP11105@umbus.fritz.box>
 <5d1910be-7bb7-19d9-73c3-269f2d0c2ee7@kaod.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
 protocol="application/pgp-signature"; boundary="XQ/JOjNzrAcf1KaA"
Content-Disposition: inline
In-Reply-To: <5d1910be-7bb7-19d9-73c3-269f2d0c2ee7@kaod.org>
User-Agent: Mutt/1.12.1 (2019-06-15)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 203.11.71.1
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Jason Wang <jasowang@redhat.com>, Riku Voipio <riku.voipio@iki.fi>,
 Greg Kurz <groug@kaod.org>, qemu-devel@nongnu.org, qemu-ppc@nongnu.org,
 =?iso-8859-1?Q?Marc-Andr=E9?= Lureau <marcandre.lureau@redhat.com>,
 Paolo Bonzini <pbonzini@redhat.com>, philmd@redhat.com,
 Laurent Vivier <laurent@vivier.eu>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>


--XQ/JOjNzrAcf1KaA
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Tue, Oct 01, 2019 at 09:41:27AM +0200, C=E9dric Le Goater wrote:
> On 01/10/2019 08:47, David Gibson wrote:
> > On Tue, Oct 01, 2019 at 07:43:51AM +0200, C=E9dric Le Goater wrote:
> >> On 01/10/2019 04:31, David Gibson wrote:
> >>> On Mon, Sep 30, 2019 at 12:13:14PM +0200, C=E9dric Le Goater wrote:
> >>>> On 30/09/2019 08:14, David Gibson wrote:
> >>>>> On Mon, Sep 30, 2019 at 07:28:45AM +0200, C=E9dric Le Goater wrote:
> >>>>>> On 30/09/2019 03:49, David Gibson wrote:
> >>>>>>> On Fri, Sep 27, 2019 at 12:16:49PM +0200, Greg Kurz wrote:
> >>>>>>>> On Fri, 27 Sep 2019 15:50:16 +1000
> >>>>>>>> David Gibson <david@gibson.dropbear.id.au> wrote:
> >>>>>>>>
> >>>>>>>>> This method essentially represents code which belongs to the in=
terrupt
> >>>>>>>>> controller, but needs to be called on all possible intcs, rathe=
r than
> >>>>>>>>> just the currently active one.  The "dual" version therefore ca=
lls
> >>>>>>>>> into the xics and xive versions confusingly.
> >>>>>>>>>
> >>>>>>>>> Handle this more directly, by making it instead a method on the=
 intc
> >>>>>>>>> backend, and always calling it on every backend that exists.
> >>>>>>>>>
> >>>>>>>>> While we're there, streamline the error reporting a bit.
> >>>>>>>>>
> >>>>>>>>> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
> >>>>>>> [snip]
> >>>>>>>>> @@ -525,6 +469,30 @@ static void spapr_irq_check(SpaprMachineSt=
ate *spapr, Error **errp)
> >>>>>>>>>  /*
> >>>>>>>>>   * sPAPR IRQ frontend routines for devices
> >>>>>>>>>   */
> >>>>>>>>> +int spapr_irq_cpu_intc_create(SpaprMachineState *spapr,
> >>>>>>>>> +                              PowerPCCPU *cpu, Error **errp)
> >>>>>>>>> +{
> >>>>>>>>> +    if (spapr->xive) {
> >>>>>>>>> +        SpaprInterruptController *intc =3D SPAPR_INTC(spapr->x=
ive);
> >>>>>>>>> +        SpaprInterruptControllerClass *sicc =3D SPAPR_INTC_GET=
_CLASS(intc);
> >>>>>>>>> +
> >>>>>>>>> +        if (sicc->cpu_intc_create(intc, cpu, errp) < 0) {
> >>>>>>>>> +            return -1;
> >>>>>>>>> +        }
> >>>>>>>>> +    }
> >>>>>>>>> +
> >>>>>>>>> +    if (spapr->ics) {
> >>>>>>>>> +        SpaprInterruptController *intc =3D SPAPR_INTC(spapr->i=
cs);
> >>>>>>>>> +        SpaprInterruptControllerClass *sicc =3D SPAPR_INTC_GET=
_CLASS(intc);
> >>>>>>>>> +
> >>>>>>>>> +        if (sicc->cpu_intc_create(intc, cpu, errp) < 0) {
> >>>>>>>>> +            return -1;
> >>>>>>>>> +        }
> >>>>>>>>> +    }
> >>>>>>>>> +
> >>>>>>>>
> >>>>>>>> Instead of these hooks, what about open-coding spapr_xive_cpu_in=
tc_create()
> >>>>>>>> and xics_spapr_cpu_intc_create() directly here, like you already=
 did for the
> >>>>>>>> ICS and the XIVE objects in spapr_irq_init() ?
> >>>>>>>
> >>>>>>> I'd prefer not to.  The idea is I want to treat this as basically:
> >>>>>>>
> >>>>>>> 	foreach_possible_intc(intc)
> >>>>>>> 		intc::cpu_intc_create(...)
> >>>>>>>
> >>>>>>> If I find time I might indeed replace the explicit ics and xive
> >>>>>>> pointers with just an array of SpaprInterruptController *.
> >>>>>>
> >>>>>> Or you could use object_child_foreach() and check for the type. If=
 we had
> >>>>>> a helper object_child_foreach_type(), we could use it elsewhere.
> >>>>>
> >>>>> I thought about that, but I don't think it quite works.  The
> >>>>> complication is that the xics device is made explicitly a child of =
the
> >>>>> machine, but the xive device has mmio, so it's a SusBusDevice sitti=
ng
> >>>>> on the root bus instead.
> >>>>
> >>>> PnvXscom works fine with Devices and SysBusDevices.
> >>>
> >>> Uh... what's an example of it working with a SysBusDevice?  All the
> >>> implementors of PNV_XSCOM_INTERFACE I could find were instantiated
> >>> with object_initialize_child() making them explicitly children of the
> >>> chip.  The SPAPR_XIVE is instantiated with qdev_create(NULL,
> >>> TYPE_SPAPR_XIVE), making it a child of the root bus, not the machine,
> >>> I believe.
> >>
> >> I see. We should reparent the interrupt controller then.
> >=20
> > Well, maybe.  It's not obvious to me that that's the right approach
> > just because of this.
> >=20
> >=20
> >> Could we rework=20
> >> the code to instantiate and realize the XICS and XIVE model objects ?=
=20
> >> We have the handlers spapr_instance_init() and spapr_machine_init().=
=20
> >=20
> > I'm not really sure what you're suggesting here.
>=20
> Define the device model objects under the machine and not pointers :
>=20
> 	struct SpaprMachineState {
> 		...
> 		ICSState ics;
> 		SpaprXive  xive;
> 		...
> 	};
>=20
> in spapr_instance_init() :
>=20
> 	object_initialize_child(obj, "ics",  &spapr->ics, sizeof(spapr->ics),
>                             TYPE_ICS, &error_abort, NULL);
> 	object_property_add_const_link(OBJECT(&spapr->ics), "xics", obj,
>                                    &error_abort);
>=20
> 	object_initialize_child(obj, "xive",  &spapr->xive, sizeof(spapr->xive),
>                             TYPE_SPAPR_XIVE, &error_abort, NULL);
>=20
>=20
> in spapr_machine_init(), call the realize handler depending on the chosen=
=20
> 'ic-mode'.

Hm, yeah, maybe.  I don't love having a whole structure in there
that's unused when ic-mode !=3D dual.

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--XQ/JOjNzrAcf1KaA
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAl2TCjQACgkQbDjKyiDZ
s5KL3BAA0NNPqawBpHV9cFbIFb3A5kGW5gxv8ly/Js7xzOxzSR6vDxPHTiySqvR4
qIg1E3V/vWWcJA51N25YKuIQAfAi0K9RTVLymB5duWieFr0gEzTIUPfqksfI9RWI
nDBuv9/e1x6pubQiko4quojih91QiQOVEn8O4OpN3Yt2FgNoi3Z+6I0DxyiqUQQL
+DXE2u4tXsw8dLzsIddXGGFA/4G4Vwo0NlNgciBzYBmrwF2fhwQTr8mpJChmQCCr
OqrOuIo5aOsg0SEQh4hFyI/fB5hYtUI+JepnRKrhQbXzr55IuLBSTcJJeQ5df9wW
YmKPbjoQcDycqEmbPiMDp50Gt9l7Z7oa+0vMv0tDuTPkpqupn8Csk/DT0l0JuS2X
YxgJt8bo4prCjCrxJVmJF67kwu+TgEy/3/JEbk9292Ti1U6rGRvwpjekwOeek8ip
1znd69ZQwAgbIKcGAU6DgQLa9azoGJkU/Hk0lfok6avf8EWRjRWz/SZ+85zxfxYa
FggJFbxJcPmqLcv4ZKM5SXAdNUx8jfocLUyQZOzmmPVDlqPvypuKs27IPT3i4KSc
/eBHUl4QefrWPdLekxJHTHQWBL1HSrATbeqnGQbmg9L3z3Kt6EBTvWW/4qYDIwXu
2hzezEoUXSh9Ub1q76sGyDTRmIalCKJt0bj03Rh39lqjLyN3EGA=
=zJOD
-----END PGP SIGNATURE-----

--XQ/JOjNzrAcf1KaA--

