<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MVFR1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">MVFR1, Media and VFP Feature Register 1</h1><p>The MVFR1 characteristics are:</p><h2>Purpose</h2>
          <p>Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.</p>
        
          <p>Must be interpreted with <a href="AArch32-mvfr0.html">MVFR0</a> and <a href="AArch32-mvfr2.html">MVFR2</a>.</p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section G4.14.6</span>.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Floating-point registers functional group.</li><li>The Identification registers functional group.</li></ul><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register MVFR1
                is architecturally mapped to
              AArch64 System register <a href="AArch64-mvfr1_el1.html">MVFR1_EL1</a>.
          </p>
          <p>Implemented only if the implementation  includes Advanced SIMD and floating-point instructions.</p>
        <h2>Attributes</h2>
          <p>MVFR1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The MVFR1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#SIMDFMAC">SIMDFMAC</a></td><td class="lr" colspan="4"><a href="#FPHP">FPHP</a></td><td class="lr" colspan="4"><a href="#SIMDHP">SIMDHP</a></td><td class="lr" colspan="4"><a href="#SIMDSP">SIMDSP</a></td><td class="lr" colspan="4"><a href="#SIMDInt">SIMDInt</a></td><td class="lr" colspan="4"><a href="#SIMDLS">SIMDLS</a></td><td class="lr" colspan="4"><a href="#FPDNaN">FPDNaN</a></td><td class="lr" colspan="4"><a href="#FPFtZ">FPFtZ</a></td></tr></tbody></table><h4 id="SIMDFMAC">SIMDFMAC, bits [31:28]
                  </h4>
              <p>Advanced SIMD Fused Multiply-Accumulate. Indicates whether the Advanced SIMD implementation provides fused multiply accumulate instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>SIMDFMAC</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            
              <p>The Advanced SIMD and floating-point implementations must provide the same level of support for these instructions.</p>
            <h4 id="FPHP">FPHP, bits [27:24]
                  </h4>
              <p>Floating Point Half Precision. Indicates whether the floating-point implementation provides half-precision floating-point conversion instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>FPHP</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Instructions to convert between half-precision and single-precision implemented.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0b0001</span>, and also instructions to convert between half-precision and double-precision implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0010</span>.</p>
            <h4 id="SIMDHP">SIMDHP, bits [23:20]
                  </h4>
              <p>Advanced SIMD Half Precision. Indicates whether the Advanced SIMD and floating-point implementation provides half-precision floating-point conversion instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>SIMDHP</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Implemented. This value is permitted only if the SIMDSP field is <span class="binarynumber">0001</span>.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            <h4 id="SIMDSP">SIMDSP, bits [19:16]
                  </h4>
              <p>Advanced SIMD Single Precision. Indicates whether the Advanced SIMD and floating-point implementation provides single-precision floating-point instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>SIMDSP</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Implemented. This value is permitted only if the SIMDInt field is <span class="binarynumber">0001</span>.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            <h4 id="SIMDInt">SIMDInt, bits [15:12]
                  </h4>
              <p>Advanced SIMD Integer. Indicates whether the Advanced SIMD and floating-point implementation provides integer instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>SIMDInt</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            <h4 id="SIMDLS">SIMDLS, bits [11:8]
                  </h4>
              <p>Advanced SIMD Load/Store. Indicates whether the Advanced SIMD and floating-point implementation provides load/store instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>SIMDLS</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            <h4 id="FPDNaN">FPDNaN, bits [7:4]
                  </h4>
              <p>Default NaN mode. Indicates whether the floating-point implementation provides support only for the Default NaN mode. Defined values are:</p>
            <table class="valuetable"><tr><th>FPDNaN</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented, or hardware supports only the Default NaN mode.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Hardware supports propagation of NaN values.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            <h4 id="FPFtZ">FPFtZ, bits [3:0]
                  </h4>
              <p>Flush to Zero mode. Indicates whether the floating-point implementation provides support only for the Flush-to-Zero mode of operation. Defined values are:</p>
            <table class="valuetable"><tr><th>FPFtZ</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented, or hardware supports only the Flush-to-Zero mode of operation.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Hardware supports full denormalized number arithmetic.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the MVFR1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using VMRS with the following syntax:</p><p class="asm-code">VMRS  &lt;Rt&gt;, &lt;spec_reg&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;spec_reg&gt;
      </th><th>reg</th></tr><tr><td>MVFR1</td><td>0110</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch32-cpacr.html">CPACR</a>.cp10==00, read accesses to this register from PL1 are <span class="arm-defined-word">UNDEFINED</span>.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TFP==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN==00, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN==10, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hcptr.html">HCPTR</a>.TCP10==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hcptr.html">HCPTR</a>.TCP10==1, Non-secure read accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-hcr.html">HCR</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-nsacr.html">NSACR</a>.cp10==0, Non-secure read accesses to this register from EL1 and EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el3.html">CPTR_EL3</a>.TFP==1, read accesses to this register from EL1 and EL2 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
