
Byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000194  00800100  00001e80  00001f14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e80  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000019  00800294  00800294  000020a8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000020a8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002b8  00000000  00000000  00002104  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002d69  00000000  00000000  000023bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001000  00000000  00000000  00005125  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000fa9  00000000  00000000  00006125  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000790  00000000  00000000  000070d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000009e3  00000000  00000000  00007860  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001d1c  00000000  00000000  00008243  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000280  00000000  00000000  00009f5f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b4 01 	jmp	0x368	; 0x368 <__ctors_end>
       4:	0c 94 5d 03 	jmp	0x6ba	; 0x6ba <__vector_1>
       8:	0c 94 d3 01 	jmp	0x3a6	; 0x3a6 <__vector_2>
       c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      10:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      14:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      18:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      1c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      20:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      24:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      28:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      2c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      30:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      34:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      38:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      3c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      40:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      44:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      48:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      4c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      50:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      54:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      58:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      5c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      60:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      64:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      68:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      6c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>

00000070 <__trampolines_end>:
	...
      78:	00 06       	cpc	r0, r16
      7a:	5f 5f       	subi	r21, 0xFF	; 255
      7c:	06 00       	.word	0x0006	; ????
      7e:	00 00       	nop
      80:	00 07       	cpc	r16, r16
      82:	07 00       	.word	0x0007	; ????
      84:	07 07       	cpc	r16, r23
      86:	00 00       	nop
      88:	14 7f       	andi	r17, 0xF4	; 244
      8a:	7f 14       	cp	r7, r15
      8c:	7f 7f       	andi	r23, 0xFF	; 255
      8e:	14 00       	.word	0x0014	; ????
      90:	24 2e       	mov	r2, r20
      92:	6b 6b       	ori	r22, 0xBB	; 187
      94:	3a 12       	cpse	r3, r26
      96:	00 00       	nop
      98:	46 66       	ori	r20, 0x66	; 102
      9a:	30 18       	sub	r3, r0
      9c:	0c 66       	ori	r16, 0x6C	; 108
      9e:	62 00       	.word	0x0062	; ????
      a0:	30 7a       	andi	r19, 0xA0	; 160
      a2:	4f 5d       	subi	r20, 0xDF	; 223
      a4:	37 7a       	andi	r19, 0xA7	; 167
      a6:	48 00       	.word	0x0048	; ????
      a8:	04 07       	cpc	r16, r20
      aa:	03 00       	.word	0x0003	; ????
      ac:	00 00       	nop
      ae:	00 00       	nop
      b0:	00 1c       	adc	r0, r0
      b2:	3e 63       	ori	r19, 0x3E	; 62
      b4:	41 00       	.word	0x0041	; ????
      b6:	00 00       	nop
      b8:	00 41       	sbci	r16, 0x10	; 16
      ba:	63 3e       	cpi	r22, 0xE3	; 227
      bc:	1c 00       	.word	0x001c	; ????
      be:	00 00       	nop
      c0:	08 2a       	or	r0, r24
      c2:	3e 1c       	adc	r3, r14
      c4:	1c 3e       	cpi	r17, 0xEC	; 236
      c6:	2a 08       	sbc	r2, r10
      c8:	08 08       	sbc	r0, r8
      ca:	3e 3e       	cpi	r19, 0xEE	; 238
      cc:	08 08       	sbc	r0, r8
      ce:	00 00       	nop
      d0:	00 a0       	ldd	r0, Z+32	; 0x20
      d2:	e0 60       	ori	r30, 0x00	; 0
      d4:	00 00       	nop
      d6:	00 00       	nop
      d8:	08 08       	sbc	r0, r8
      da:	08 08       	sbc	r0, r8
      dc:	08 08       	sbc	r0, r8
      de:	00 00       	nop
      e0:	00 00       	nop
      e2:	60 60       	ori	r22, 0x00	; 0
      e4:	00 00       	nop
      e6:	00 00       	nop
      e8:	60 30       	cpi	r22, 0x00	; 0
      ea:	18 0c       	add	r1, r8
      ec:	06 03       	mulsu	r16, r22
      ee:	01 00       	.word	0x0001	; ????
      f0:	3e 7f       	andi	r19, 0xFE	; 254
      f2:	59 4d       	sbci	r21, 0xD9	; 217
      f4:	7f 3e       	cpi	r23, 0xEF	; 239
      f6:	00 00       	nop
      f8:	42 42       	sbci	r20, 0x22	; 34
      fa:	7f 7f       	andi	r23, 0xFF	; 255
      fc:	40 40       	sbci	r20, 0x00	; 0
      fe:	00 00       	nop
     100:	62 73       	andi	r22, 0x32	; 50
     102:	59 49       	sbci	r21, 0x99	; 153
     104:	6f 66       	ori	r22, 0x6F	; 111
     106:	00 00       	nop
     108:	22 63       	ori	r18, 0x32	; 50
     10a:	49 49       	sbci	r20, 0x99	; 153
     10c:	7f 36       	cpi	r23, 0x6F	; 111
     10e:	00 00       	nop
     110:	18 1c       	adc	r1, r8
     112:	16 13       	cpse	r17, r22
     114:	7f 7f       	andi	r23, 0xFF	; 255
     116:	10 00       	.word	0x0010	; ????
     118:	27 67       	ori	r18, 0x77	; 119
     11a:	45 45       	sbci	r20, 0x55	; 85
     11c:	7d 39       	cpi	r23, 0x9D	; 157
     11e:	00 00       	nop
     120:	3c 7e       	andi	r19, 0xEC	; 236
     122:	4b 49       	sbci	r20, 0x9B	; 155
     124:	79 30       	cpi	r23, 0x09	; 9
     126:	00 00       	nop
     128:	03 63       	ori	r16, 0x33	; 51
     12a:	71 19       	sub	r23, r1
     12c:	0f 07       	cpc	r16, r31
     12e:	00 00       	nop
     130:	36 7f       	andi	r19, 0xF6	; 246
     132:	49 49       	sbci	r20, 0x99	; 153
     134:	7f 36       	cpi	r23, 0x6F	; 111
     136:	00 00       	nop
     138:	06 4f       	sbci	r16, 0xF6	; 246
     13a:	49 69       	ori	r20, 0x99	; 153
     13c:	3f 1e       	adc	r3, r31
     13e:	00 00       	nop
     140:	00 00       	nop
     142:	6c 6c       	ori	r22, 0xCC	; 204
     144:	00 00       	nop
     146:	00 00       	nop
     148:	00 a0       	ldd	r0, Z+32	; 0x20
     14a:	ec 6c       	ori	r30, 0xCC	; 204
     14c:	00 00       	nop
     14e:	00 00       	nop
     150:	08 1c       	adc	r0, r8
     152:	36 63       	ori	r19, 0x36	; 54
     154:	41 00       	.word	0x0041	; ????
     156:	00 00       	nop
     158:	14 14       	cp	r1, r4
     15a:	14 14       	cp	r1, r4
     15c:	14 14       	cp	r1, r4
     15e:	00 00       	nop
     160:	00 41       	sbci	r16, 0x10	; 16
     162:	63 36       	cpi	r22, 0x63	; 99
     164:	1c 08       	sbc	r1, r12
     166:	00 00       	nop
     168:	02 03       	mulsu	r16, r18
     16a:	51 59       	subi	r21, 0x91	; 145
     16c:	0f 06       	cpc	r0, r31
     16e:	00 00       	nop
     170:	3e 7f       	andi	r19, 0xFE	; 254
     172:	41 5d       	subi	r20, 0xD1	; 209
     174:	5d 1f       	adc	r21, r29
     176:	1e 00       	.word	0x001e	; ????
     178:	7c 7e       	andi	r23, 0xEC	; 236
     17a:	13 13       	cpse	r17, r19
     17c:	7e 7c       	andi	r23, 0xCE	; 206
     17e:	00 00       	nop
     180:	41 7f       	andi	r20, 0xF1	; 241
     182:	7f 49       	sbci	r23, 0x9F	; 159
     184:	49 7f       	andi	r20, 0xF9	; 249
     186:	36 00       	.word	0x0036	; ????
     188:	1c 3e       	cpi	r17, 0xEC	; 236
     18a:	63 41       	sbci	r22, 0x13	; 19
     18c:	41 63       	ori	r20, 0x31	; 49
     18e:	22 00       	.word	0x0022	; ????
     190:	41 7f       	andi	r20, 0xF1	; 241
     192:	7f 41       	sbci	r23, 0x1F	; 31
     194:	63 7f       	andi	r22, 0xF3	; 243
     196:	1c 00       	.word	0x001c	; ????
     198:	41 7f       	andi	r20, 0xF1	; 241
     19a:	7f 49       	sbci	r23, 0x9F	; 159
     19c:	5d 41       	sbci	r21, 0x1D	; 29
     19e:	63 00       	.word	0x0063	; ????
     1a0:	41 7f       	andi	r20, 0xF1	; 241
     1a2:	7f 49       	sbci	r23, 0x9F	; 159
     1a4:	1d 01       	movw	r2, r26
     1a6:	03 00       	.word	0x0003	; ????
     1a8:	1c 3e       	cpi	r17, 0xEC	; 236
     1aa:	63 41       	sbci	r22, 0x13	; 19
     1ac:	51 73       	andi	r21, 0x31	; 49
     1ae:	72 00       	.word	0x0072	; ????
     1b0:	7f 7f       	andi	r23, 0xFF	; 255
     1b2:	08 08       	sbc	r0, r8
     1b4:	7f 7f       	andi	r23, 0xFF	; 255
     1b6:	00 00       	nop
     1b8:	00 41       	sbci	r16, 0x10	; 16
     1ba:	7f 7f       	andi	r23, 0xFF	; 255
     1bc:	41 00       	.word	0x0041	; ????
     1be:	00 00       	nop
     1c0:	30 70       	andi	r19, 0x00	; 0
     1c2:	40 41       	sbci	r20, 0x10	; 16
     1c4:	7f 3f       	cpi	r23, 0xFF	; 255
     1c6:	01 00       	.word	0x0001	; ????
     1c8:	41 7f       	andi	r20, 0xF1	; 241
     1ca:	7f 08       	sbc	r7, r15
     1cc:	1c 77       	andi	r17, 0x7C	; 124
     1ce:	63 00       	.word	0x0063	; ????
     1d0:	41 7f       	andi	r20, 0xF1	; 241
     1d2:	7f 41       	sbci	r23, 0x1F	; 31
     1d4:	40 60       	ori	r20, 0x00	; 0
     1d6:	70 00       	.word	0x0070	; ????
     1d8:	7f 7f       	andi	r23, 0xFF	; 255
     1da:	06 0c       	add	r0, r6
     1dc:	06 7f       	andi	r16, 0xF6	; 246
     1de:	7f 00       	.word	0x007f	; ????
     1e0:	7f 7f       	andi	r23, 0xFF	; 255
     1e2:	06 0c       	add	r0, r6
     1e4:	18 7f       	andi	r17, 0xF8	; 248
     1e6:	7f 00       	.word	0x007f	; ????
     1e8:	1c 3e       	cpi	r17, 0xEC	; 236
     1ea:	63 41       	sbci	r22, 0x13	; 19
     1ec:	63 3e       	cpi	r22, 0xE3	; 227
     1ee:	1c 00       	.word	0x001c	; ????
     1f0:	41 7f       	andi	r20, 0xF1	; 241
     1f2:	7f 49       	sbci	r23, 0x9F	; 159
     1f4:	09 0f       	add	r16, r25
     1f6:	06 00       	.word	0x0006	; ????
     1f8:	1e 3f       	cpi	r17, 0xFE	; 254
     1fa:	21 71       	andi	r18, 0x11	; 17
     1fc:	7f 5e       	subi	r23, 0xEF	; 239
     1fe:	00 00       	nop
     200:	41 7f       	andi	r20, 0xF1	; 241
     202:	7f 19       	sub	r23, r15
     204:	39 6f       	ori	r19, 0xF9	; 249
     206:	46 00       	.word	0x0046	; ????
     208:	26 67       	ori	r18, 0x76	; 118
     20a:	4d 59       	subi	r20, 0x9D	; 157
     20c:	7b 32       	cpi	r23, 0x2B	; 43
     20e:	00 00       	nop
     210:	03 41       	sbci	r16, 0x13	; 19
     212:	7f 7f       	andi	r23, 0xFF	; 255
     214:	41 03       	mulsu	r20, r17
     216:	00 00       	nop
     218:	7f 7f       	andi	r23, 0xFF	; 255
     21a:	40 40       	sbci	r20, 0x00	; 0
     21c:	7f 7f       	andi	r23, 0xFF	; 255
     21e:	00 00       	nop
     220:	1f 3f       	cpi	r17, 0xFF	; 255
     222:	60 60       	ori	r22, 0x00	; 0
     224:	3f 1f       	adc	r19, r31
     226:	00 00       	nop
     228:	7f 7f       	andi	r23, 0xFF	; 255
     22a:	30 18       	sub	r3, r0
     22c:	30 7f       	andi	r19, 0xF0	; 240
     22e:	7f 00       	.word	0x007f	; ????
     230:	63 77       	andi	r22, 0x73	; 115
     232:	1c 08       	sbc	r1, r12
     234:	1c 77       	andi	r17, 0x7C	; 124
     236:	63 00       	.word	0x0063	; ????
     238:	07 4f       	sbci	r16, 0xF7	; 247
     23a:	78 78       	andi	r23, 0x88	; 136
     23c:	4f 07       	cpc	r20, r31
     23e:	00 00       	nop
     240:	67 73       	andi	r22, 0x37	; 55
     242:	59 4d       	sbci	r21, 0xD9	; 217
     244:	47 63       	ori	r20, 0x37	; 55
     246:	71 00       	.word	0x0071	; ????
     248:	00 7f       	andi	r16, 0xF0	; 240
     24a:	7f 41       	sbci	r23, 0x1F	; 31
     24c:	41 00       	.word	0x0041	; ????
     24e:	00 00       	nop
     250:	01 03       	mulsu	r16, r17
     252:	06 0c       	add	r0, r6
     254:	18 30       	cpi	r17, 0x08	; 8
     256:	60 00       	.word	0x0060	; ????
     258:	00 41       	sbci	r16, 0x10	; 16
     25a:	41 7f       	andi	r20, 0xF1	; 241
     25c:	7f 00       	.word	0x007f	; ????
     25e:	00 00       	nop
     260:	08 0c       	add	r0, r8
     262:	06 03       	mulsu	r16, r22
     264:	06 0c       	add	r0, r6
     266:	08 00       	.word	0x0008	; ????
     268:	80 80       	ld	r8, Z
     26a:	80 80       	ld	r8, Z
     26c:	80 80       	ld	r8, Z
     26e:	80 80       	ld	r8, Z
     270:	00 00       	nop
     272:	03 07       	cpc	r16, r19
     274:	04 00       	.word	0x0004	; ????
     276:	00 00       	nop
     278:	20 74       	andi	r18, 0x40	; 64
     27a:	54 54       	subi	r21, 0x44	; 68
     27c:	3c 78       	andi	r19, 0x8C	; 140
     27e:	40 00       	.word	0x0040	; ????
     280:	41 3f       	cpi	r20, 0xF1	; 241
     282:	7f 44       	sbci	r23, 0x4F	; 79
     284:	44 7c       	andi	r20, 0xC4	; 196
     286:	38 00       	.word	0x0038	; ????
     288:	38 7c       	andi	r19, 0xC8	; 200
     28a:	44 44       	sbci	r20, 0x44	; 68
     28c:	6c 28       	or	r6, r12
     28e:	00 00       	nop
     290:	30 78       	andi	r19, 0x80	; 128
     292:	48 49       	sbci	r20, 0x98	; 152
     294:	3f 7f       	andi	r19, 0xFF	; 255
     296:	40 00       	.word	0x0040	; ????
     298:	38 7c       	andi	r19, 0xC8	; 200
     29a:	54 54       	subi	r21, 0x44	; 68
     29c:	5c 18       	sub	r5, r12
     29e:	00 00       	nop
     2a0:	48 7e       	andi	r20, 0xE8	; 232
     2a2:	7f 49       	sbci	r23, 0x9F	; 159
     2a4:	03 02       	muls	r16, r19
     2a6:	00 00       	nop
     2a8:	98 bc       	out	0x28, r9	; 40
     2aa:	a4 a4       	ldd	r10, Z+44	; 0x2c
     2ac:	f8 7c       	andi	r31, 0xC8	; 200
     2ae:	04 00       	.word	0x0004	; ????
     2b0:	41 7f       	andi	r20, 0xF1	; 241
     2b2:	7f 08       	sbc	r7, r15
     2b4:	04 7c       	andi	r16, 0xC4	; 196
     2b6:	78 00       	.word	0x0078	; ????
     2b8:	00 44       	sbci	r16, 0x40	; 64
     2ba:	7d 7d       	andi	r23, 0xDD	; 221
     2bc:	40 00       	.word	0x0040	; ????
     2be:	00 00       	nop
     2c0:	40 c4       	rjmp	.+2176   	; 0xb42 <joystickPos+0x4e>
     2c2:	84 fd       	sbrc	r24, 4
     2c4:	7d 00       	.word	0x007d	; ????
     2c6:	00 00       	nop
     2c8:	41 7f       	andi	r20, 0xF1	; 241
     2ca:	7f 10       	cpse	r7, r15
     2cc:	38 6c       	ori	r19, 0xC8	; 200
     2ce:	44 00       	.word	0x0044	; ????
     2d0:	00 41       	sbci	r16, 0x10	; 16
     2d2:	7f 7f       	andi	r23, 0xFF	; 255
     2d4:	40 00       	.word	0x0040	; ????
     2d6:	00 00       	nop
     2d8:	7c 7c       	andi	r23, 0xCC	; 204
     2da:	0c 18       	sub	r0, r12
     2dc:	0c 7c       	andi	r16, 0xCC	; 204
     2de:	78 00       	.word	0x0078	; ????
     2e0:	7c 7c       	andi	r23, 0xCC	; 204
     2e2:	04 04       	cpc	r0, r4
     2e4:	7c 78       	andi	r23, 0x8C	; 140
     2e6:	00 00       	nop
     2e8:	38 7c       	andi	r19, 0xC8	; 200
     2ea:	44 44       	sbci	r20, 0x44	; 68
     2ec:	7c 38       	cpi	r23, 0x8C	; 140
     2ee:	00 00       	nop
     2f0:	84 fc       	sbrc	r8, 4
     2f2:	f8 a4       	ldd	r15, Y+40	; 0x28
     2f4:	24 3c       	cpi	r18, 0xC4	; 196
     2f6:	18 00       	.word	0x0018	; ????
     2f8:	18 3c       	cpi	r17, 0xC8	; 200
     2fa:	24 a4       	ldd	r2, Z+44	; 0x2c
     2fc:	f8 fc       	.word	0xfcf8	; ????
     2fe:	84 00       	.word	0x0084	; ????
     300:	44 7c       	andi	r20, 0xC4	; 196
     302:	78 44       	sbci	r23, 0x48	; 72
     304:	1c 18       	sub	r1, r12
     306:	00 00       	nop
     308:	48 5c       	subi	r20, 0xC8	; 200
     30a:	54 54       	subi	r21, 0x44	; 68
     30c:	74 24       	eor	r7, r4
     30e:	00 00       	nop
     310:	00 04       	cpc	r0, r0
     312:	3e 7f       	andi	r19, 0xFE	; 254
     314:	44 24       	eor	r4, r4
     316:	00 00       	nop
     318:	3c 7c       	andi	r19, 0xCC	; 204
     31a:	40 40       	sbci	r20, 0x00	; 0
     31c:	3c 7c       	andi	r19, 0xCC	; 204
     31e:	40 00       	.word	0x0040	; ????
     320:	1c 3c       	cpi	r17, 0xCC	; 204
     322:	60 60       	ori	r22, 0x00	; 0
     324:	3c 1c       	adc	r3, r12
     326:	00 00       	nop
     328:	3c 7c       	andi	r19, 0xCC	; 204
     32a:	60 30       	cpi	r22, 0x00	; 0
     32c:	60 7c       	andi	r22, 0xC0	; 192
     32e:	3c 00       	.word	0x003c	; ????
     330:	44 6c       	ori	r20, 0xC4	; 196
     332:	38 10       	cpse	r3, r8
     334:	38 6c       	ori	r19, 0xC8	; 200
     336:	44 00       	.word	0x0044	; ????
     338:	9c bc       	out	0x2c, r9	; 44
     33a:	a0 a0       	ldd	r10, Z+32	; 0x20
     33c:	fc 7c       	andi	r31, 0xCC	; 204
     33e:	00 00       	nop
     340:	4c 64       	ori	r20, 0x4C	; 76
     342:	74 5c       	subi	r23, 0xC4	; 196
     344:	4c 64       	ori	r20, 0x4C	; 76
     346:	00 00       	nop
     348:	08 08       	sbc	r0, r8
     34a:	3e 77       	andi	r19, 0x7E	; 126
     34c:	41 41       	sbci	r20, 0x11	; 17
     34e:	00 00       	nop
     350:	00 00       	nop
     352:	00 77       	andi	r16, 0x70	; 112
     354:	77 00       	.word	0x0077	; ????
     356:	00 00       	nop
     358:	41 41       	sbci	r20, 0x11	; 17
     35a:	77 3e       	cpi	r23, 0xE7	; 231
     35c:	08 08       	sbc	r0, r8
     35e:	00 00       	nop
     360:	02 03       	mulsu	r16, r18
     362:	01 03       	mulsu	r16, r17
     364:	02 03       	mulsu	r16, r18
     366:	01 00       	.word	0x0001	; ????

00000368 <__ctors_end>:
     368:	11 24       	eor	r1, r1
     36a:	1f be       	out	0x3f, r1	; 63
     36c:	cf ef       	ldi	r28, 0xFF	; 255
     36e:	d4 e0       	ldi	r29, 0x04	; 4
     370:	de bf       	out	0x3e, r29	; 62
     372:	cd bf       	out	0x3d, r28	; 61

00000374 <__do_copy_data>:
     374:	12 e0       	ldi	r17, 0x02	; 2
     376:	a0 e0       	ldi	r26, 0x00	; 0
     378:	b1 e0       	ldi	r27, 0x01	; 1
     37a:	e0 e8       	ldi	r30, 0x80	; 128
     37c:	fe e1       	ldi	r31, 0x1E	; 30
     37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x10>
     380:	05 90       	lpm	r0, Z+
     382:	0d 92       	st	X+, r0
     384:	a4 39       	cpi	r26, 0x94	; 148
     386:	b1 07       	cpc	r27, r17
     388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0xc>

0000038a <__do_clear_bss>:
     38a:	22 e0       	ldi	r18, 0x02	; 2
     38c:	a4 e9       	ldi	r26, 0x94	; 148
     38e:	b2 e0       	ldi	r27, 0x02	; 2
     390:	01 c0       	rjmp	.+2      	; 0x394 <.do_clear_bss_start>

00000392 <.do_clear_bss_loop>:
     392:	1d 92       	st	X+, r1

00000394 <.do_clear_bss_start>:
     394:	ad 3a       	cpi	r26, 0xAD	; 173
     396:	b2 07       	cpc	r27, r18
     398:	e1 f7       	brne	.-8      	; 0x392 <.do_clear_bss_loop>
     39a:	0e 94 c2 02 	call	0x584	; 0x584 <main>
     39e:	0c 94 3e 0f 	jmp	0x1e7c	; 0x1e7c <_exit>

000003a2 <__bad_interrupt>:
     3a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003a6 <__vector_2>:
#endif

volatile char* ext_adc = ADC_ADDRESS;	//Create a pointer to the array of all addresses we will write to. ADC starting at 0x1400.
volatile char ADC_data;

ISR(INT1_vect){
     3a6:	1f 92       	push	r1
     3a8:	0f 92       	push	r0
     3aa:	0f b6       	in	r0, 0x3f	; 63
     3ac:	0f 92       	push	r0
     3ae:	11 24       	eor	r1, r1
     3b0:	8f 93       	push	r24
     3b2:	ef 93       	push	r30
     3b4:	ff 93       	push	r31
	
	ADC_data = ext_adc[0x00];
     3b6:	e0 91 0a 01 	lds	r30, 0x010A
     3ba:	f0 91 0b 01 	lds	r31, 0x010B
     3be:	80 81       	ld	r24, Z
     3c0:	80 93 98 02 	sts	0x0298, r24
}
     3c4:	ff 91       	pop	r31
     3c6:	ef 91       	pop	r30
     3c8:	8f 91       	pop	r24
     3ca:	0f 90       	pop	r0
     3cc:	0f be       	out	0x3f, r0	; 63
     3ce:	0f 90       	pop	r0
     3d0:	1f 90       	pop	r1
     3d2:	18 95       	reti

000003d4 <ADC_init>:
void ADC_init(void){
	
	//INITIALIZE INTERRUPT ON PIN PD3

	// Button input
	clear_bit(DDRD, PD3);
     3d4:	8b 98       	cbi	0x11, 3	; 17
	set_bit(PORTD, PD3);	//Set pull-up resistor
     3d6:	93 9a       	sbi	0x12, 3	; 18
	// Disable global interrupts
	cli();
     3d8:	f8 94       	cli
	// Interrupt on falling edge PD3
	set_bit(MCUCR, ISC11);
     3da:	85 b7       	in	r24, 0x35	; 53
     3dc:	88 60       	ori	r24, 0x08	; 8
     3de:	85 bf       	out	0x35, r24	; 53
	clear_bit(MCUCR, ISC10);
     3e0:	85 b7       	in	r24, 0x35	; 53
     3e2:	8b 7f       	andi	r24, 0xFB	; 251
     3e4:	85 bf       	out	0x35, r24	; 53
	// Enable interrupt on PD3
	set_bit(GICR,INT1);
     3e6:	8b b7       	in	r24, 0x3b	; 59
     3e8:	80 68       	ori	r24, 0x80	; 128
     3ea:	8b bf       	out	0x3b, r24	; 59
	// Enable global interrupts
	sei();
     3ec:	78 94       	sei
     3ee:	08 95       	ret

000003f0 <get_ADC_data>:
}

char get_ADC_data(void){
	return ext_adc[0x00]; //ADC_data;
     3f0:	e0 91 0a 01 	lds	r30, 0x010A
     3f4:	f0 91 0b 01 	lds	r31, 0x010B
     3f8:	80 81       	ld	r24, Z
}
     3fa:	08 95       	ret

000003fc <ADC_start_read>:

void ADC_start_read(ADC_channel channel){
	
	char data = 0x00;
	switch (channel) {
     3fc:	81 30       	cpi	r24, 0x01	; 1
     3fe:	a9 f0       	breq	.+42     	; 0x42a <ADC_start_read+0x2e>
     400:	90 f0       	brcs	.+36     	; 0x426 <ADC_start_read+0x2a>
     402:	82 30       	cpi	r24, 0x02	; 2
     404:	19 f0       	breq	.+6      	; 0x40c <ADC_start_read+0x10>
     406:	83 30       	cpi	r24, 0x03	; 3
     408:	19 f0       	breq	.+6      	; 0x410 <ADC_start_read+0x14>
     40a:	04 c0       	rjmp	.+8      	; 0x414 <ADC_start_read+0x18>
		break;
		case CHANNEL2 :
		data = 0x05;
		break;
		case CHANNEL3 :
		data = 0x06;
     40c:	86 e0       	ldi	r24, 0x06	; 6
		break;
     40e:	0e c0       	rjmp	.+28     	; 0x42c <ADC_start_read+0x30>
		case CHANNEL4 :
		data = 0x07;
     410:	87 e0       	ldi	r24, 0x07	; 7
		break;
     412:	0c c0       	rjmp	.+24     	; 0x42c <ADC_start_read+0x30>
		default:
		printf("Not valid channel");
     414:	80 e3       	ldi	r24, 0x30	; 48
     416:	91 e0       	ldi	r25, 0x01	; 1
     418:	9f 93       	push	r25
     41a:	8f 93       	push	r24
     41c:	0e 94 c8 0b 	call	0x1790	; 0x1790 <printf>
		return EXIT_FAILURE;
     420:	0f 90       	pop	r0
     422:	0f 90       	pop	r0
     424:	08 95       	ret
void ADC_start_read(ADC_channel channel){
	
	char data = 0x00;
	switch (channel) {
		case CHANNEL1 :
		data = 0x04;
     426:	84 e0       	ldi	r24, 0x04	; 4
     428:	01 c0       	rjmp	.+2      	; 0x42c <ADC_start_read+0x30>
		break;
		case CHANNEL2 :
		data = 0x05;
     42a:	85 e0       	ldi	r24, 0x05	; 5
		default:
		printf("Not valid channel");
		return EXIT_FAILURE;
	}
	
	ext_adc[0] = data;
     42c:	e0 91 0a 01 	lds	r30, 0x010A
     430:	f0 91 0b 01 	lds	r31, 0x010B
     434:	80 83       	st	Z, r24
     436:	08 95       	ret

00000438 <My_serial_Transmit>:
}

void My_serial_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) )
     438:	5d 9b       	sbis	0x0b, 5	; 11
     43a:	fe cf       	rjmp	.-4      	; 0x438 <My_serial_Transmit>
	;
	/* Put data into buffer, sends the data */
	UDR0 = data;
     43c:	8c b9       	out	0x0c, r24	; 12
     43e:	08 95       	ret

00000440 <My_serial_Receive>:
}

unsigned char My_serial_Receive( void )
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) );
     440:	5f 9b       	sbis	0x0b, 7	; 11
     442:	fe cf       	rjmp	.-4      	; 0x440 <My_serial_Receive>
	/* Get and return received data from buffer */
	return UDR0;
     444:	8c b1       	in	r24, 0x0c	; 12
     446:	08 95       	ret

00000448 <My_serial_Init>:


void My_serial_Init( unsigned int ubrr )
{
	
	MCUCR |= (1 << SRE);
     448:	25 b7       	in	r18, 0x35	; 53
     44a:	20 68       	ori	r18, 0x80	; 128
     44c:	25 bf       	out	0x35, r18	; 53
	SFIOR |= (1 << XMM2);
     44e:	20 b7       	in	r18, 0x30	; 48
     450:	20 62       	ori	r18, 0x20	; 32
     452:	20 bf       	out	0x30, r18	; 48
	
	/* Set baud rate */
	UBRR0H = (unsigned char)(ubrr>>8);
     454:	90 bd       	out	0x20, r25	; 32
	UBRR0L = (unsigned char)ubrr;
     456:	89 b9       	out	0x09, r24	; 9
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     458:	88 e1       	ldi	r24, 0x18	; 24
     45a:	8a b9       	out	0x0a, r24	; 10
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<URSEL0)|(1<<USBS0)|(3<<UCSZ00);
     45c:	8e e8       	ldi	r24, 0x8E	; 142
     45e:	80 bd       	out	0x20, r24	; 32
	
	fdevopen(My_serial_Transmit, My_serial_Receive);
     460:	60 e2       	ldi	r22, 0x20	; 32
     462:	72 e0       	ldi	r23, 0x02	; 2
     464:	8c e1       	ldi	r24, 0x1C	; 28
     466:	92 e0       	ldi	r25, 0x02	; 2
     468:	0e 94 7d 0b 	call	0x16fa	; 0x16fa <fdevopen>
     46c:	08 95       	ret

0000046e <SRAM_test>:
 * Created: 05.09.2019 12:22:35
 *  Author: oledr
 */ 
#include <stdlib.h>
void SRAM_test(void)
{
     46e:	cf 92       	push	r12
     470:	df 92       	push	r13
     472:	ef 92       	push	r14
     474:	ff 92       	push	r15
     476:	0f 93       	push	r16
     478:	1f 93       	push	r17
     47a:	cf 93       	push	r28
     47c:	df 93       	push	r29
	MCUCR |= (1 << SRE);
     47e:	85 b7       	in	r24, 0x35	; 53
     480:	80 68       	ori	r24, 0x80	; 128
     482:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1 << XMM2);
     484:	80 b7       	in	r24, 0x30	; 48
     486:	80 62       	ori	r24, 0x20	; 32
     488:	80 bf       	out	0x30, r24	; 48

	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size = 0x800;
	uint16_t write_errors = 0;
	uint16_t retrieval_errors = 0;
	printf("Starting SRAM test...\r\n");
     48a:	82 e4       	ldi	r24, 0x42	; 66
     48c:	91 e0       	ldi	r25, 0x01	; 1
     48e:	0e 94 dc 0b 	call	0x17b8	; 0x17b8 <puts>
	// rand() stores some internal state, so calling this function in a loop will
	// yield different seeds each time (unless srand() is called before this
	//function)
	uint16_t seed = rand();
     492:	0e 94 6d 0b 	call	0x16da	; 0x16da <rand>
     496:	6c 01       	movw	r12, r24
	// Write phase: Immediately check that the correct value was stored
	srand(seed);
     498:	0e 94 72 0b 	call	0x16e4	; 0x16e4 <srand>
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     49c:	c0 e0       	ldi	r28, 0x00	; 0
     49e:	d0 e0       	ldi	r29, 0x00	; 0
	MCUCR |= (1 << SRE);
	SFIOR |= (1 << XMM2);

	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size = 0x800;
	uint16_t write_errors = 0;
     4a0:	00 e0       	ldi	r16, 0x00	; 0
     4a2:	10 e0       	ldi	r17, 0x00	; 0
	for (uint16_t i = 0; i < ext_ram_size; i++) {
		uint8_t some_value = rand();
		ext_ram[i] = some_value;
		uint8_t retreived_value = ext_ram[i];
		if (retreived_value != some_value) {
			printf("Write phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
     4a4:	0f 2e       	mov	r0, r31
     4a6:	f9 e5       	ldi	r31, 0x59	; 89
     4a8:	ef 2e       	mov	r14, r31
     4aa:	f1 e0       	ldi	r31, 0x01	; 1
     4ac:	ff 2e       	mov	r15, r31
     4ae:	f0 2d       	mov	r31, r0
	//function)
	uint16_t seed = rand();
	// Write phase: Immediately check that the correct value was stored
	srand(seed);
	for (uint16_t i = 0; i < ext_ram_size; i++) {
		uint8_t some_value = rand();
     4b0:	0e 94 6d 0b 	call	0x16da	; 0x16da <rand>
     4b4:	fe 01       	movw	r30, r28
     4b6:	f8 5e       	subi	r31, 0xE8	; 232
		ext_ram[i] = some_value;
     4b8:	80 83       	st	Z, r24
		uint8_t retreived_value = ext_ram[i];
     4ba:	20 81       	ld	r18, Z
		if (retreived_value != some_value) {
     4bc:	28 17       	cp	r18, r24
     4be:	a9 f0       	breq	.+42     	; 0x4ea <SRAM_test+0x7c>
			printf("Write phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
     4c0:	99 27       	eor	r25, r25
     4c2:	9f 93       	push	r25
     4c4:	8f 93       	push	r24
     4c6:	1f 92       	push	r1
     4c8:	2f 93       	push	r18
     4ca:	df 93       	push	r29
     4cc:	cf 93       	push	r28
     4ce:	ff 92       	push	r15
     4d0:	ef 92       	push	r14
     4d2:	0e 94 c8 0b 	call	0x1790	; 0x1790 <printf>
			write_errors++;
     4d6:	0f 5f       	subi	r16, 0xFF	; 255
     4d8:	1f 4f       	sbci	r17, 0xFF	; 255
     4da:	8d b7       	in	r24, 0x3d	; 61
     4dc:	9e b7       	in	r25, 0x3e	; 62
     4de:	08 96       	adiw	r24, 0x08	; 8
     4e0:	0f b6       	in	r0, 0x3f	; 63
     4e2:	f8 94       	cli
     4e4:	9e bf       	out	0x3e, r25	; 62
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	8d bf       	out	0x3d, r24	; 61
	// yield different seeds each time (unless srand() is called before this
	//function)
	uint16_t seed = rand();
	// Write phase: Immediately check that the correct value was stored
	srand(seed);
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     4ea:	21 96       	adiw	r28, 0x01	; 1
     4ec:	c1 15       	cp	r28, r1
     4ee:	98 e0       	ldi	r25, 0x08	; 8
     4f0:	d9 07       	cpc	r29, r25
     4f2:	f1 f6       	brne	.-68     	; 0x4b0 <SRAM_test+0x42>
			write_errors++;
		}
	}
	// Retrieval phase: Check that no values were changed during or after the write
	//phase
	srand(seed); // reset the PRNG to the state it had before the write phase
     4f4:	c6 01       	movw	r24, r12
     4f6:	0e 94 72 0b 	call	0x16e4	; 0x16e4 <srand>
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     4fa:	c0 e0       	ldi	r28, 0x00	; 0
     4fc:	d0 e0       	ldi	r29, 0x00	; 0
	SFIOR |= (1 << XMM2);

	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size = 0x800;
	uint16_t write_errors = 0;
	uint16_t retrieval_errors = 0;
     4fe:	e1 2c       	mov	r14, r1
     500:	f1 2c       	mov	r15, r1
	srand(seed); // reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
		uint8_t some_value = rand();
		uint8_t retreived_value = ext_ram[i];
		if (retreived_value != some_value) {
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
     502:	0f 2e       	mov	r0, r31
     504:	f3 e9       	ldi	r31, 0x93	; 147
     506:	cf 2e       	mov	r12, r31
     508:	f1 e0       	ldi	r31, 0x01	; 1
     50a:	df 2e       	mov	r13, r31
     50c:	f0 2d       	mov	r31, r0
	}
	// Retrieval phase: Check that no values were changed during or after the write
	//phase
	srand(seed); // reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
		uint8_t some_value = rand();
     50e:	0e 94 6d 0b 	call	0x16da	; 0x16da <rand>
     512:	fe 01       	movw	r30, r28
     514:	f8 5e       	subi	r31, 0xE8	; 232
		uint8_t retreived_value = ext_ram[i];
     516:	20 81       	ld	r18, Z
		if (retreived_value != some_value) {
     518:	28 17       	cp	r18, r24
     51a:	b1 f0       	breq	.+44     	; 0x548 <__stack+0x49>
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
     51c:	99 27       	eor	r25, r25
     51e:	9f 93       	push	r25
     520:	8f 93       	push	r24
     522:	1f 92       	push	r1
     524:	2f 93       	push	r18
     526:	df 93       	push	r29
     528:	cf 93       	push	r28
     52a:	df 92       	push	r13
     52c:	cf 92       	push	r12
     52e:	0e 94 c8 0b 	call	0x1790	; 0x1790 <printf>
			retrieval_errors++;
     532:	8f ef       	ldi	r24, 0xFF	; 255
     534:	e8 1a       	sub	r14, r24
     536:	f8 0a       	sbc	r15, r24
     538:	8d b7       	in	r24, 0x3d	; 61
     53a:	9e b7       	in	r25, 0x3e	; 62
     53c:	08 96       	adiw	r24, 0x08	; 8
     53e:	0f b6       	in	r0, 0x3f	; 63
     540:	f8 94       	cli
     542:	9e bf       	out	0x3e, r25	; 62
     544:	0f be       	out	0x3f, r0	; 63
     546:	8d bf       	out	0x3d, r24	; 61
		}
	}
	// Retrieval phase: Check that no values were changed during or after the write
	//phase
	srand(seed); // reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     548:	21 96       	adiw	r28, 0x01	; 1
     54a:	c1 15       	cp	r28, r1
     54c:	98 e0       	ldi	r25, 0x08	; 8
     54e:	d9 07       	cpc	r29, r25
     550:	f1 f6       	brne	.-68     	; 0x50e <__stack+0xf>
		if (retreived_value != some_value) {
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
			retrieval_errors++;
		}
	}
	printf("SRAM test completed with \n%4d errors in write phase and \n%4d errors in retrieval phase\r\n\n", write_errors, retrieval_errors);
     552:	ff 92       	push	r15
     554:	ef 92       	push	r14
     556:	1f 93       	push	r17
     558:	0f 93       	push	r16
     55a:	81 ed       	ldi	r24, 0xD1	; 209
     55c:	91 e0       	ldi	r25, 0x01	; 1
     55e:	9f 93       	push	r25
     560:	8f 93       	push	r24
     562:	0e 94 c8 0b 	call	0x1790	; 0x1790 <printf>
     566:	0f 90       	pop	r0
     568:	0f 90       	pop	r0
     56a:	0f 90       	pop	r0
     56c:	0f 90       	pop	r0
     56e:	0f 90       	pop	r0
     570:	0f 90       	pop	r0
     572:	df 91       	pop	r29
     574:	cf 91       	pop	r28
     576:	1f 91       	pop	r17
     578:	0f 91       	pop	r16
     57a:	ff 90       	pop	r15
     57c:	ef 90       	pop	r14
     57e:	df 90       	pop	r13
     580:	cf 90       	pop	r12
     582:	08 95       	ret

00000584 <main>:
#include "oled_driver.h"
#include "oled_menu.h"
#include "CAN_controller_driver.h"
#include "CAN.h"
int main( )
{
     584:	cf 93       	push	r28
     586:	df 93       	push	r29
     588:	cd b7       	in	r28, 0x3d	; 61
     58a:	de b7       	in	r29, 0x3e	; 62
     58c:	a1 97       	sbiw	r28, 0x21	; 33
     58e:	0f b6       	in	r0, 0x3f	; 63
     590:	f8 94       	cli
     592:	de bf       	out	0x3e, r29	; 62
     594:	0f be       	out	0x3f, r0	; 63
     596:	cd bf       	out	0x3d, r28	; 61
	My_serial_Init ( MYUBRR );
     598:	8f e1       	ldi	r24, 0x1F	; 31
     59a:	90 e0       	ldi	r25, 0x00	; 0
     59c:	0e 94 24 02 	call	0x448	; 0x448 <My_serial_Init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5a0:	2f ef       	ldi	r18, 0xFF	; 255
     5a2:	8f ef       	ldi	r24, 0xFF	; 255
     5a4:	9e e0       	ldi	r25, 0x0E	; 14
     5a6:	21 50       	subi	r18, 0x01	; 1
     5a8:	80 40       	sbci	r24, 0x00	; 0
     5aa:	90 40       	sbci	r25, 0x00	; 0
     5ac:	e1 f7       	brne	.-8      	; 0x5a6 <main+0x22>
     5ae:	00 c0       	rjmp	.+0      	; 0x5b0 <main+0x2c>
     5b0:	00 00       	nop
	_delay_ms(1000);
	
	ADC_init();
     5b2:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <ADC_init>
	SRAM_test();
     5b6:	0e 94 37 02 	call	0x46e	; 0x46e <SRAM_test>
	Joystick_calibrate();
     5ba:	0e 94 63 05 	call	0xac6	; 0xac6 <Joystick_calibrate>
	Joystick position;
	SLI_pos_t sliderposition;
	oled_init();
     5be:	0e 94 9b 07 	call	0xf36	; 0xf36 <oled_init>
	menu* mymenu = oled_menu_init();
     5c2:	0e 94 97 08 	call	0x112e	; 0x112e <oled_menu_init>
	
	can_init(MODE_LOOPBACK);
     5c6:	80 e4       	ldi	r24, 0x40	; 64
     5c8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <can_init>
		//oled_menu_print(mymenu);
		
			

			can_message test;
			test.id		= 1337;
     5cc:	0f 2e       	mov	r0, r31
     5ce:	f9 e3       	ldi	r31, 0x39	; 57
     5d0:	8f 2e       	mov	r8, r31
     5d2:	f5 e0       	ldi	r31, 0x05	; 5
     5d4:	9f 2e       	mov	r9, r31
     5d6:	f0 2d       	mov	r31, r0
			test.data[0]	= 'H';
     5d8:	0f 2e       	mov	r0, r31
     5da:	f8 e4       	ldi	r31, 0x48	; 72
     5dc:	3f 2e       	mov	r3, r31
     5de:	f0 2d       	mov	r31, r0
			test.data[1]	= 'e';
     5e0:	0f 2e       	mov	r0, r31
     5e2:	f5 e6       	ldi	r31, 0x65	; 101
     5e4:	4f 2e       	mov	r4, r31
     5e6:	f0 2d       	mov	r31, r0
			test.data[2]	= 'l';
     5e8:	0f 2e       	mov	r0, r31
     5ea:	fc e6       	ldi	r31, 0x6C	; 108
     5ec:	7f 2e       	mov	r7, r31
     5ee:	f0 2d       	mov	r31, r0
			test.data[3]	= 'l';
			test.data[4]	= 'o';
     5f0:	0f 2e       	mov	r0, r31
     5f2:	ff e6       	ldi	r31, 0x6F	; 111
     5f4:	5f 2e       	mov	r5, r31
     5f6:	f0 2d       	mov	r31, r0
			test.length	= 5;
     5f8:	0f 2e       	mov	r0, r31
     5fa:	f5 e0       	ldi	r31, 0x05	; 5
     5fc:	6f 2e       	mov	r6, r31
     5fe:	f0 2d       	mov	r31, r0

			can_message test2;
			test2.id		= 1338;
     600:	0f 2e       	mov	r0, r31
     602:	fa e3       	ldi	r31, 0x3A	; 58
     604:	af 2e       	mov	r10, r31
     606:	f5 e0       	ldi	r31, 0x05	; 5
     608:	bf 2e       	mov	r11, r31
     60a:	f0 2d       	mov	r31, r0
			can_message_send(&test2);
			
			//printf(" %c ",test.data[0]);

			if ( can_interrupt()){
				test = can_handle_messages();
     60c:	6e 01       	movw	r12, r28
     60e:	e7 e1       	ldi	r30, 0x17	; 23
     610:	ce 0e       	add	r12, r30
     612:	d1 1c       	adc	r13, r1
				
				for(int i = 0; i < 8 ; i++){
					printf(" %c ",test.data[i]);
     614:	0f 2e       	mov	r0, r31
     616:	fb e2       	ldi	r31, 0x2B	; 43
     618:	ef 2e       	mov	r14, r31
     61a:	f2 e0       	ldi	r31, 0x02	; 2
     61c:	ff 2e       	mov	r15, r31
     61e:	f0 2d       	mov	r31, r0
		//oled_inv_printf("TESTING");
		//_delay_ms(3000);
		
		//uint16_t test = PORTB;
		//switch_font(FONT_4X6);
		JoystickDir dir = oled_menu_select();
     620:	0e 94 0f 09 	call	0x121e	; 0x121e <oled_menu_select>
		//oled_menu_print(mymenu);
		
			

			can_message test;
			test.id		= 1337;
     624:	9d 86       	std	Y+13, r9	; 0x0d
     626:	8c 86       	std	Y+12, r8	; 0x0c
			test.data[0]	= 'H';
     628:	3f 86       	std	Y+15, r3	; 0x0f
			test.data[1]	= 'e';
     62a:	48 8a       	std	Y+16, r4	; 0x10
			test.data[2]	= 'l';
     62c:	79 8a       	std	Y+17, r7	; 0x11
			test.data[3]	= 'l';
     62e:	7a 8a       	std	Y+18, r7	; 0x12
			test.data[4]	= 'o';
     630:	5b 8a       	std	Y+19, r5	; 0x13
			test.length	= 5;
     632:	6e 86       	std	Y+14, r6	; 0x0e

			can_message test2;
			test2.id		= 1338;
     634:	ba 82       	std	Y+2, r11	; 0x02
     636:	a9 82       	std	Y+1, r10	; 0x01
			test2.data[0]	= 'W';
     638:	87 e5       	ldi	r24, 0x57	; 87
     63a:	8c 83       	std	Y+4, r24	; 0x04
			test2.data[1]	= 'o';
     63c:	5d 82       	std	Y+5, r5	; 0x05
			test2.data[2]	= 'r';
     63e:	82 e7       	ldi	r24, 0x72	; 114
     640:	8e 83       	std	Y+6, r24	; 0x06
			test2.data[3]	= 'l';
     642:	7f 82       	std	Y+7, r7	; 0x07
			test2.data[4]	= 'd';
     644:	84 e6       	ldi	r24, 0x64	; 100
     646:	88 87       	std	Y+8, r24	; 0x08
			test2.length	= 5;
     648:	6b 82       	std	Y+3, r6	; 0x03


			can_message_send(&test);
     64a:	ce 01       	movw	r24, r28
     64c:	0c 96       	adiw	r24, 0x0c	; 12
     64e:	0e 94 ab 03 	call	0x756	; 0x756 <can_message_send>
			can_message_send(&test2);
     652:	ce 01       	movw	r24, r28
     654:	01 96       	adiw	r24, 0x01	; 1
     656:	0e 94 ab 03 	call	0x756	; 0x756 <can_message_send>
			
			//printf(" %c ",test.data[0]);

			if ( can_interrupt()){
     65a:	0e 94 83 03 	call	0x706	; 0x706 <can_interrupt>
     65e:	88 23       	and	r24, r24
     660:	11 f1       	breq	.+68     	; 0x6a6 <main+0x122>
				test = can_handle_messages();
     662:	c6 01       	movw	r24, r12
     664:	0e 94 6f 04 	call	0x8de	; 0x8de <can_handle_messages>
     668:	8b e0       	ldi	r24, 0x0B	; 11
     66a:	f6 01       	movw	r30, r12
     66c:	de 01       	movw	r26, r28
     66e:	1c 96       	adiw	r26, 0x0c	; 12
     670:	01 90       	ld	r0, Z+
     672:	0d 92       	st	X+, r0
     674:	8a 95       	dec	r24
     676:	e1 f7       	brne	.-8      	; 0x670 <main+0xec>
     678:	8e 01       	movw	r16, r28
     67a:	01 5f       	subi	r16, 0xF1	; 241
     67c:	1f 4f       	sbci	r17, 0xFF	; 255
				
				for(int i = 0; i < 8 ; i++){
					printf(" %c ",test.data[i]);
     67e:	f8 01       	movw	r30, r16
     680:	81 91       	ld	r24, Z+
     682:	8f 01       	movw	r16, r30
     684:	1f 92       	push	r1
     686:	8f 93       	push	r24
     688:	ff 92       	push	r15
     68a:	ef 92       	push	r14
     68c:	0e 94 c8 0b 	call	0x1790	; 0x1790 <printf>
			//printf(" %c ",test.data[0]);

			if ( can_interrupt()){
				test = can_handle_messages();
				
				for(int i = 0; i < 8 ; i++){
     690:	0f 90       	pop	r0
     692:	0f 90       	pop	r0
     694:	0f 90       	pop	r0
     696:	0f 90       	pop	r0
     698:	0c 15       	cp	r16, r12
     69a:	1d 05       	cpc	r17, r13
     69c:	81 f7       	brne	.-32     	; 0x67e <main+0xfa>
					printf(" %c ",test.data[i]);
				}
				printf("\r \n");
     69e:	80 e3       	ldi	r24, 0x30	; 48
     6a0:	92 e0       	ldi	r25, 0x02	; 2
     6a2:	0e 94 dc 0b 	call	0x17b8	; 0x17b8 <puts>
     6a6:	ff ef       	ldi	r31, 0xFF	; 255
     6a8:	2f e7       	ldi	r18, 0x7F	; 127
     6aa:	81 e0       	ldi	r24, 0x01	; 1
     6ac:	f1 50       	subi	r31, 0x01	; 1
     6ae:	20 40       	sbci	r18, 0x00	; 0
     6b0:	80 40       	sbci	r24, 0x00	; 0
     6b2:	e1 f7       	brne	.-8      	; 0x6ac <main+0x128>
     6b4:	00 c0       	rjmp	.+0      	; 0x6b6 <main+0x132>
     6b6:	00 c0       	rjmp	.+0      	; 0x6b8 <main+0x134>
		
		//volatile char *ext_adc = (char *) 0x1400;
		//ext_adc[0] = 0b00000010;
		

	}
     6b8:	b3 cf       	rjmp	.-154    	; 0x620 <main+0x9c>

000006ba <__vector_1>:
#include <avr/delay.h>

volatile int flag = 0;


ISR(INT0_vect){
     6ba:	1f 92       	push	r1
     6bc:	0f 92       	push	r0
     6be:	0f b6       	in	r0, 0x3f	; 63
     6c0:	0f 92       	push	r0
     6c2:	11 24       	eor	r1, r1
     6c4:	8f 93       	push	r24
     6c6:	9f 93       	push	r25
	flag = 1;
     6c8:	81 e0       	ldi	r24, 0x01	; 1
     6ca:	90 e0       	ldi	r25, 0x00	; 0
     6cc:	90 93 97 02 	sts	0x0297, r25
     6d0:	80 93 96 02 	sts	0x0296, r24
}
     6d4:	9f 91       	pop	r25
     6d6:	8f 91       	pop	r24
     6d8:	0f 90       	pop	r0
     6da:	0f be       	out	0x3f, r0	; 63
     6dc:	0f 90       	pop	r0
     6de:	1f 90       	pop	r1
     6e0:	18 95       	reti

000006e2 <can_init>:

void can_init(uint8_t mode){

	mcp_2515_init(mode);
     6e2:	0e 94 19 05 	call	0xa32	; 0xa32 <mcp_2515_init>

	
	mcp_2515_write(MCP_CANINTE, MCP_RX_INT);
     6e6:	63 e0       	ldi	r22, 0x03	; 3
     6e8:	8b e2       	ldi	r24, 0x2B	; 43
     6ea:	0e 94 00 05 	call	0xa00	; 0xa00 <mcp_2515_write>

	// Disable global interrupts
	cli();
     6ee:	f8 94       	cli
	// Interrupt on falling edge PD2
	set_bit(MCUCR, ISC01);
     6f0:	85 b7       	in	r24, 0x35	; 53
     6f2:	82 60       	ori	r24, 0x02	; 2
     6f4:	85 bf       	out	0x35, r24	; 53
	clear_bit(MCUCR, ISC00);
     6f6:	85 b7       	in	r24, 0x35	; 53
     6f8:	8e 7f       	andi	r24, 0xFE	; 254
     6fa:	85 bf       	out	0x35, r24	; 53
	// Enable interrupt on PD2
	set_bit(GICR,INT0);
     6fc:	8b b7       	in	r24, 0x3b	; 59
     6fe:	80 64       	ori	r24, 0x40	; 64
     700:	8b bf       	out	0x3b, r24	; 59
	// Enable global interrupts
	sei();
     702:	78 94       	sei
     704:	08 95       	ret

00000706 <can_interrupt>:
	
	
}

uint8_t can_interrupt(){
	if (flag){	
     706:	80 91 96 02 	lds	r24, 0x0296
     70a:	90 91 97 02 	lds	r25, 0x0297
     70e:	89 2b       	or	r24, r25
     710:	31 f0       	breq	.+12     	; 0x71e <can_interrupt+0x18>
		flag = 0;
     712:	10 92 97 02 	sts	0x0297, r1
     716:	10 92 96 02 	sts	0x0296, r1
		return 1;
     71a:	81 e0       	ldi	r24, 0x01	; 1
     71c:	08 95       	ret
	}
	return 0;
     71e:	80 e0       	ldi	r24, 0x00	; 0
}
     720:	08 95       	ret

00000722 <can_transmit_complete>:
	// Request to send message, send if successful
	mcp_2515_request_to_send(MCP_RTS_TX0 + buffer_number);
	
}

int can_transmit_complete(int buffer_number){
     722:	cf 93       	push	r28
     724:	df 93       	push	r29
     726:	ec 01       	movw	r28, r24
	uint8_t transmit_flag = mcp_2515_read(MCP_CANINTF);
     728:	8c e2       	ldi	r24, 0x2C	; 44
     72a:	0e 94 ee 04 	call	0x9dc	; 0x9dc <mcp_2515_read>
	uint8_t interrupt_bits = (transmit_flag & (MCP_TX0IF + buffer_number*2));
     72e:	9e 01       	movw	r18, r28
     730:	2e 5f       	subi	r18, 0xFE	; 254
     732:	3f 4f       	sbci	r19, 0xFF	; 255
     734:	42 2f       	mov	r20, r18
     736:	44 0f       	add	r20, r20
     738:	84 23       	and	r24, r20
	
	if(interrupt_bits == (MCP_TX0IF + buffer_number*2)){
     73a:	48 2f       	mov	r20, r24
     73c:	50 e0       	ldi	r21, 0x00	; 0
     73e:	22 0f       	add	r18, r18
     740:	33 1f       	adc	r19, r19
     742:	81 e0       	ldi	r24, 0x01	; 1
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	42 17       	cp	r20, r18
     748:	53 07       	cpc	r21, r19
     74a:	11 f4       	brne	.+4      	; 0x750 <can_transmit_complete+0x2e>
     74c:	80 e0       	ldi	r24, 0x00	; 0
     74e:	90 e0       	ldi	r25, 0x00	; 0
			return 0;
	}
	return 1;
}
     750:	df 91       	pop	r29
     752:	cf 91       	pop	r28
     754:	08 95       	ret

00000756 <can_message_send>:
	}
	
	return message1;
}

void can_message_send(can_message* message){
     756:	ef 92       	push	r14
     758:	ff 92       	push	r15
     75a:	0f 93       	push	r16
     75c:	1f 93       	push	r17
     75e:	cf 93       	push	r28
     760:	df 93       	push	r29
     762:	ec 01       	movw	r28, r24
	static int buffer_number = 0;
	
	buffer_number +=1;
     764:	80 91 94 02 	lds	r24, 0x0294
     768:	90 91 95 02 	lds	r25, 0x0295
     76c:	01 96       	adiw	r24, 0x01	; 1
	if (buffer_number > 2) {
     76e:	83 30       	cpi	r24, 0x03	; 3
     770:	91 05       	cpc	r25, r1
     772:	2c f4       	brge	.+10     	; 0x77e <can_message_send+0x28>
}

void can_message_send(can_message* message){
	static int buffer_number = 0;
	
	buffer_number +=1;
     774:	90 93 95 02 	sts	0x0295, r25
     778:	80 93 94 02 	sts	0x0294, r24
     77c:	16 c0       	rjmp	.+44     	; 0x7aa <can_message_send+0x54>
	if (buffer_number > 2) {
		buffer_number = 0;
     77e:	10 92 95 02 	sts	0x0295, r1
     782:	10 92 94 02 	sts	0x0294, r1
     786:	11 c0       	rjmp	.+34     	; 0x7aa <can_message_send+0x54>
	}
	
	while (!can_transmit_complete(buffer_number)){
		buffer_number +=1;
     788:	20 91 94 02 	lds	r18, 0x0294
     78c:	30 91 95 02 	lds	r19, 0x0295
     790:	2f 5f       	subi	r18, 0xFF	; 255
     792:	3f 4f       	sbci	r19, 0xFF	; 255
     794:	30 93 95 02 	sts	0x0295, r19
     798:	20 93 94 02 	sts	0x0294, r18
		if (buffer_number > 2) {
     79c:	23 30       	cpi	r18, 0x03	; 3
     79e:	31 05       	cpc	r19, r1
     7a0:	24 f0       	brlt	.+8      	; 0x7aa <can_message_send+0x54>
			buffer_number = 0;
     7a2:	10 92 95 02 	sts	0x0295, r1
     7a6:	10 92 94 02 	sts	0x0294, r1
	buffer_number +=1;
	if (buffer_number > 2) {
		buffer_number = 0;
	}
	
	while (!can_transmit_complete(buffer_number)){
     7aa:	80 91 94 02 	lds	r24, 0x0294
     7ae:	90 91 95 02 	lds	r25, 0x0295
     7b2:	0e 94 91 03 	call	0x722	; 0x722 <can_transmit_complete>
     7b6:	89 2b       	or	r24, r25
     7b8:	39 f3       	breq	.-50     	; 0x788 <can_message_send+0x32>
			buffer_number = 0;
		}
	}
	
	// Arbitration field identifier
	unsigned int ID = message->id;
     7ba:	88 81       	ld	r24, Y
     7bc:	99 81       	ldd	r25, Y+1	; 0x01
	char id_high = ID / 8;
	char id_low = ID % 8;
     7be:	28 2f       	mov	r18, r24
     7c0:	27 70       	andi	r18, 0x07	; 7
     7c2:	f2 2e       	mov	r15, r18
		}
	}
	
	// Arbitration field identifier
	unsigned int ID = message->id;
	char id_high = ID / 8;
     7c4:	bc 01       	movw	r22, r24
     7c6:	76 95       	lsr	r23
     7c8:	67 95       	ror	r22
     7ca:	76 95       	lsr	r23
     7cc:	67 95       	ror	r22
     7ce:	76 95       	lsr	r23
     7d0:	67 95       	ror	r22
	char id_low = ID % 8;
	id_low = id_low*0b100000;
	mcp_2515_write(MCP_TXB0SIDH + 16 * buffer_number, id_high);
     7d2:	04 e9       	ldi	r16, 0x94	; 148
     7d4:	12 e0       	ldi	r17, 0x02	; 2
     7d6:	f8 01       	movw	r30, r16
     7d8:	80 81       	ld	r24, Z
     7da:	82 95       	swap	r24
     7dc:	80 7f       	andi	r24, 0xF0	; 240
     7de:	8f 5c       	subi	r24, 0xCF	; 207
     7e0:	0e 94 00 05 	call	0xa00	; 0xa00 <mcp_2515_write>
	
	// Arbitration field identifier
	unsigned int ID = message->id;
	char id_high = ID / 8;
	char id_low = ID % 8;
	id_low = id_low*0b100000;
     7e4:	6f 2d       	mov	r22, r15
     7e6:	62 95       	swap	r22
     7e8:	66 0f       	add	r22, r22
     7ea:	60 7e       	andi	r22, 0xE0	; 224
	mcp_2515_write(MCP_TXB0SIDH + 16 * buffer_number, id_high);
	mcp_2515_write(MCP_TXB0SIDL + 16 * buffer_number, id_low);
     7ec:	f8 01       	movw	r30, r16
     7ee:	80 81       	ld	r24, Z
     7f0:	82 95       	swap	r24
     7f2:	80 7f       	andi	r24, 0xF0	; 240
     7f4:	8e 5c       	subi	r24, 0xCE	; 206
     7f6:	0e 94 00 05 	call	0xa00	; 0xa00 <mcp_2515_write>
	
	// Define data length of message
	uint8_t data_length = message->length;
     7fa:	ea 80       	ldd	r14, Y+2	; 0x02
	mcp_2515_write(MCP_TXB0DLC + 16 * buffer_number, data_length);
     7fc:	f8 01       	movw	r30, r16
     7fe:	80 81       	ld	r24, Z
     800:	82 95       	swap	r24
     802:	80 7f       	andi	r24, 0xF0	; 240
     804:	6e 2d       	mov	r22, r14
     806:	8b 5c       	subi	r24, 0xCB	; 203
     808:	0e 94 00 05 	call	0xa00	; 0xa00 <mcp_2515_write>
	
	// Write data bytes to transmit buffer
	char* data_bytes = message->data;
     80c:	23 96       	adiw	r28, 0x03	; 3
	for (uint8_t byte = 0; byte < data_length; byte++) {
     80e:	ee 20       	and	r14, r14
     810:	81 f0       	breq	.+32     	; 0x832 <can_message_send+0xdc>
     812:	f1 2c       	mov	r15, r1
		mcp_2515_write(MCP_TXB0Dm + byte + 16 * buffer_number, data_bytes[byte]);
     814:	69 91       	ld	r22, Y+
     816:	f8 01       	movw	r30, r16
     818:	80 81       	ld	r24, Z
     81a:	2f 2d       	mov	r18, r15
     81c:	f0 e1       	ldi	r31, 0x10	; 16
     81e:	8f 9f       	mul	r24, r31
     820:	20 0d       	add	r18, r0
     822:	11 24       	eor	r1, r1
     824:	82 2f       	mov	r24, r18
     826:	8a 5c       	subi	r24, 0xCA	; 202
     828:	0e 94 00 05 	call	0xa00	; 0xa00 <mcp_2515_write>
	uint8_t data_length = message->length;
	mcp_2515_write(MCP_TXB0DLC + 16 * buffer_number, data_length);
	
	// Write data bytes to transmit buffer
	char* data_bytes = message->data;
	for (uint8_t byte = 0; byte < data_length; byte++) {
     82c:	f3 94       	inc	r15
     82e:	fe 10       	cpse	r15, r14
     830:	f1 cf       	rjmp	.-30     	; 0x814 <can_message_send+0xbe>
		mcp_2515_write(MCP_TXB0Dm + byte + 16 * buffer_number, data_bytes[byte]);
	}
	
	// Request to send message, send if successful
	mcp_2515_request_to_send(MCP_RTS_TX0 + buffer_number);
     832:	80 91 94 02 	lds	r24, 0x0294
     836:	8f 57       	subi	r24, 0x7F	; 127
     838:	0e 94 3e 05 	call	0xa7c	; 0xa7c <mcp_2515_request_to_send>
	
}
     83c:	df 91       	pop	r29
     83e:	cf 91       	pop	r28
     840:	1f 91       	pop	r17
     842:	0f 91       	pop	r16
     844:	ff 90       	pop	r15
     846:	ef 90       	pop	r14
     848:	08 95       	ret

0000084a <can_message_receive>:
			return 0;
	}
	return 1;
}

void can_message_receive(int rec_buff_num, can_message* received_message){
     84a:	0f 93       	push	r16
     84c:	1f 93       	push	r17
     84e:	cf 93       	push	r28
     850:	df 93       	push	r29
     852:	eb 01       	movw	r28, r22
	uint8_t id_high = mcp_2515_read(MCP_RXB0SIDH + 16 * rec_buff_num);
     854:	18 2f       	mov	r17, r24
     856:	12 95       	swap	r17
     858:	10 7f       	andi	r17, 0xF0	; 240
     85a:	81 e6       	ldi	r24, 0x61	; 97
     85c:	81 0f       	add	r24, r17
     85e:	0e 94 ee 04 	call	0x9dc	; 0x9dc <mcp_2515_read>
     862:	08 2f       	mov	r16, r24
	uint8_t id_low = mcp_2515_read(MCP_RXB0SIDL + 16 * rec_buff_num);
     864:	82 e6       	ldi	r24, 0x62	; 98
     866:	81 0f       	add	r24, r17
     868:	0e 94 ee 04 	call	0x9dc	; 0x9dc <mcp_2515_read>
	uint8_t mask = 0b11100000;
	id_low = (id_low & mask);
	received_message->id = 0b1000*id_high + id_low/0b100000;
     86c:	20 2f       	mov	r18, r16
     86e:	30 e0       	ldi	r19, 0x00	; 0
     870:	22 0f       	add	r18, r18
     872:	33 1f       	adc	r19, r19
     874:	22 0f       	add	r18, r18
     876:	33 1f       	adc	r19, r19
     878:	22 0f       	add	r18, r18
     87a:	33 1f       	adc	r19, r19
     87c:	82 95       	swap	r24
     87e:	86 95       	lsr	r24
     880:	87 70       	andi	r24, 0x07	; 7
     882:	28 0f       	add	r18, r24
     884:	31 1d       	adc	r19, r1
     886:	39 83       	std	Y+1, r19	; 0x01
     888:	28 83       	st	Y, r18
	
	uint8_t data_length = mcp_2515_read(MCP_RXB0DLC + 16 * rec_buff_num);
     88a:	85 e6       	ldi	r24, 0x65	; 101
     88c:	81 0f       	add	r24, r17
     88e:	0e 94 ee 04 	call	0x9dc	; 0x9dc <mcp_2515_read>
	mask = 0b1111;
	received_message->length = (data_length & mask);
     892:	98 2f       	mov	r25, r24
     894:	9f 70       	andi	r25, 0x0F	; 15
     896:	9a 83       	std	Y+2, r25	; 0x02
	
	for (uint8_t byte = 0; byte < data_length; byte++) {
     898:	88 23       	and	r24, r24
     89a:	59 f0       	breq	.+22     	; 0x8b2 <can_message_receive+0x68>
     89c:	1a 59       	subi	r17, 0x9A	; 154
     89e:	23 96       	adiw	r28, 0x03	; 3
     8a0:	08 2f       	mov	r16, r24
     8a2:	01 0f       	add	r16, r17
		received_message->data[byte] = mcp_2515_read(MCP_RXB0DM + byte + 16 * rec_buff_num);
     8a4:	81 2f       	mov	r24, r17
     8a6:	0e 94 ee 04 	call	0x9dc	; 0x9dc <mcp_2515_read>
     8aa:	89 93       	st	Y+, r24
     8ac:	1f 5f       	subi	r17, 0xFF	; 255
	
	uint8_t data_length = mcp_2515_read(MCP_RXB0DLC + 16 * rec_buff_num);
	mask = 0b1111;
	received_message->length = (data_length & mask);
	
	for (uint8_t byte = 0; byte < data_length; byte++) {
     8ae:	10 13       	cpse	r17, r16
     8b0:	f9 cf       	rjmp	.-14     	; 0x8a4 <can_message_receive+0x5a>
		received_message->data[byte] = mcp_2515_read(MCP_RXB0DM + byte + 16 * rec_buff_num);
	}
	
	
}
     8b2:	df 91       	pop	r29
     8b4:	cf 91       	pop	r28
     8b6:	1f 91       	pop	r17
     8b8:	0f 91       	pop	r16
     8ba:	08 95       	ret

000008bc <can_int_vect>:

void can_int_vect(int* v) { 
     8bc:	cf 93       	push	r28
     8be:	df 93       	push	r29
     8c0:	ec 01       	movw	r28, r24
	uint8_t int_flag = mcp_2515_read(MCP_CANINTF);
     8c2:	8c e2       	ldi	r24, 0x2C	; 44
     8c4:	0e 94 ee 04 	call	0x9dc	; 0x9dc <mcp_2515_read>
	v[0] = (int_flag & MCP_RX0IF);
     8c8:	98 2f       	mov	r25, r24
     8ca:	91 70       	andi	r25, 0x01	; 1
     8cc:	98 83       	st	Y, r25
     8ce:	19 82       	std	Y+1, r1	; 0x01
	v[1] = (int_flag & MCP_RX1IF);
     8d0:	82 70       	andi	r24, 0x02	; 2
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	9b 83       	std	Y+3, r25	; 0x03
     8d6:	8a 83       	std	Y+2, r24	; 0x02
}
     8d8:	df 91       	pop	r29
     8da:	cf 91       	pop	r28
     8dc:	08 95       	ret

000008de <can_handle_messages>:
		return 1;
	}
	return 0;
}

can_message can_handle_messages(){
     8de:	0f 93       	push	r16
     8e0:	1f 93       	push	r17
     8e2:	cf 93       	push	r28
     8e4:	df 93       	push	r29
     8e6:	cd b7       	in	r28, 0x3d	; 61
     8e8:	de b7       	in	r29, 0x3e	; 62
     8ea:	68 97       	sbiw	r28, 0x18	; 24
     8ec:	0f b6       	in	r0, 0x3f	; 63
     8ee:	f8 94       	cli
     8f0:	de bf       	out	0x3e, r29	; 62
     8f2:	0f be       	out	0x3f, r0	; 63
     8f4:	cd bf       	out	0x3d, r28	; 61
     8f6:	8c 01       	movw	r16, r24
	uint8_t v[2] = {0};
     8f8:	1a 82       	std	Y+2, r1	; 0x02
     8fa:	19 82       	std	Y+1, r1	; 0x01
	
	can_int_vect(v);
     8fc:	ce 01       	movw	r24, r28
     8fe:	01 96       	adiw	r24, 0x01	; 1
     900:	0e 94 5e 04 	call	0x8bc	; 0x8bc <can_int_vect>
	can_message message1;
	
	if (v[0]){
     904:	89 81       	ldd	r24, Y+1	; 0x01
     906:	88 23       	and	r24, r24
     908:	01 f1       	breq	.+64     	; 0x94a <can_handle_messages+0x6c>
		can_message_receive(0, &message1);
     90a:	be 01       	movw	r22, r28
     90c:	6d 5f       	subi	r22, 0xFD	; 253
     90e:	7f 4f       	sbci	r23, 0xFF	; 255
     910:	80 e0       	ldi	r24, 0x00	; 0
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	0e 94 25 04 	call	0x84a	; 0x84a <can_message_receive>
		mcp_2515_bit_modify(MCP_CANINTF, 1, 0);
     918:	40 e0       	ldi	r20, 0x00	; 0
     91a:	61 e0       	ldi	r22, 0x01	; 1
     91c:	8c e2       	ldi	r24, 0x2C	; 44
     91e:	0e 94 49 05 	call	0xa92	; 0xa92 <mcp_2515_bit_modify>
		can_int_vect(v);
     922:	ce 01       	movw	r24, r28
     924:	01 96       	adiw	r24, 0x01	; 1
     926:	0e 94 5e 04 	call	0x8bc	; 0x8bc <can_int_vect>
		if (!v[1]){
     92a:	8a 81       	ldd	r24, Y+2	; 0x02
     92c:	81 11       	cpse	r24, r1
     92e:	04 c0       	rjmp	.+8      	; 0x938 <can_handle_messages+0x5a>
			flag = 0;
     930:	10 92 97 02 	sts	0x0297, r1
     934:	10 92 96 02 	sts	0x0296, r1
		}
		return message1;
     938:	8b e0       	ldi	r24, 0x0B	; 11
     93a:	fe 01       	movw	r30, r28
     93c:	33 96       	adiw	r30, 0x03	; 3
     93e:	d8 01       	movw	r26, r16
     940:	01 90       	ld	r0, Z+
     942:	0d 92       	st	X+, r0
     944:	8a 95       	dec	r24
     946:	e1 f7       	brne	.-8      	; 0x940 <can_handle_messages+0x62>
     948:	2b c0       	rjmp	.+86     	; 0x9a0 <can_handle_messages+0xc2>
	}
	
	can_message message2;
	
	if (v[1]){
     94a:	8a 81       	ldd	r24, Y+2	; 0x02
     94c:	88 23       	and	r24, r24
     94e:	01 f1       	breq	.+64     	; 0x990 <can_handle_messages+0xb2>
		can_message_receive(1, &message2);
     950:	be 01       	movw	r22, r28
     952:	62 5f       	subi	r22, 0xF2	; 242
     954:	7f 4f       	sbci	r23, 0xFF	; 255
     956:	81 e0       	ldi	r24, 0x01	; 1
     958:	90 e0       	ldi	r25, 0x00	; 0
     95a:	0e 94 25 04 	call	0x84a	; 0x84a <can_message_receive>
		mcp_2515_bit_modify(MCP_CANINTF, 2, 0);
     95e:	40 e0       	ldi	r20, 0x00	; 0
     960:	62 e0       	ldi	r22, 0x02	; 2
     962:	8c e2       	ldi	r24, 0x2C	; 44
     964:	0e 94 49 05 	call	0xa92	; 0xa92 <mcp_2515_bit_modify>
		can_int_vect(v);
     968:	ce 01       	movw	r24, r28
     96a:	01 96       	adiw	r24, 0x01	; 1
     96c:	0e 94 5e 04 	call	0x8bc	; 0x8bc <can_int_vect>
		if (!v[0]){
     970:	89 81       	ldd	r24, Y+1	; 0x01
     972:	81 11       	cpse	r24, r1
     974:	04 c0       	rjmp	.+8      	; 0x97e <can_handle_messages+0xa0>
			flag = 0;
     976:	10 92 97 02 	sts	0x0297, r1
     97a:	10 92 96 02 	sts	0x0296, r1
		}
		return message2;
     97e:	8b e0       	ldi	r24, 0x0B	; 11
     980:	fe 01       	movw	r30, r28
     982:	3e 96       	adiw	r30, 0x0e	; 14
     984:	d8 01       	movw	r26, r16
     986:	01 90       	ld	r0, Z+
     988:	0d 92       	st	X+, r0
     98a:	8a 95       	dec	r24
     98c:	e1 f7       	brne	.-8      	; 0x986 <can_handle_messages+0xa8>
     98e:	08 c0       	rjmp	.+16     	; 0x9a0 <can_handle_messages+0xc2>
	}
	
	return message1;
     990:	8b e0       	ldi	r24, 0x0B	; 11
     992:	fe 01       	movw	r30, r28
     994:	33 96       	adiw	r30, 0x03	; 3
     996:	d8 01       	movw	r26, r16
     998:	01 90       	ld	r0, Z+
     99a:	0d 92       	st	X+, r0
     99c:	8a 95       	dec	r24
     99e:	e1 f7       	brne	.-8      	; 0x998 <can_handle_messages+0xba>
}
     9a0:	c8 01       	movw	r24, r16
     9a2:	68 96       	adiw	r28, 0x18	; 24
     9a4:	0f b6       	in	r0, 0x3f	; 63
     9a6:	f8 94       	cli
     9a8:	de bf       	out	0x3e, r29	; 62
     9aa:	0f be       	out	0x3f, r0	; 63
     9ac:	cd bf       	out	0x3d, r28	; 61
     9ae:	df 91       	pop	r29
     9b0:	cf 91       	pop	r28
     9b2:	1f 91       	pop	r17
     9b4:	0f 91       	pop	r16
     9b6:	08 95       	ret

000009b8 <mcp_activate_slave>:
#include <avr/io.h>
#include <avr/delay.h>

void mcp_activate_slave(){
	/* Activate Slave Select */
	clear_bit(PORTB, PB4);
     9b8:	c4 98       	cbi	0x18, 4	; 24
     9ba:	08 95       	ret

000009bc <mcp_deactivate_slave>:
}

void mcp_deactivate_slave(){
	/* Deactivate Slave Select */
	set_bit(PORTB, PB4);
     9bc:	c4 9a       	sbi	0x18, 4	; 24
     9be:	08 95       	ret

000009c0 <mcp_2515_reset>:
	
	return 0;
}

void mcp_2515_reset(){
	mcp_activate_slave();
     9c0:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <mcp_activate_slave>
	SPI_write(MCP_RESET);
     9c4:	80 ec       	ldi	r24, 0xC0	; 192
     9c6:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	mcp_deactivate_slave();
     9ca:	0e 94 de 04 	call	0x9bc	; 0x9bc <mcp_deactivate_slave>
     9ce:	83 ec       	ldi	r24, 0xC3	; 195
     9d0:	99 e0       	ldi	r25, 0x09	; 9
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	f1 f7       	brne	.-4      	; 0x9d2 <mcp_2515_reset+0x12>
     9d6:	00 c0       	rjmp	.+0      	; 0x9d8 <mcp_2515_reset+0x18>
     9d8:	00 00       	nop
     9da:	08 95       	ret

000009dc <mcp_2515_read>:
	_delay_ms(10);	//a small delay after mcp reset
}

uint8_t mcp_2515_read(uint8_t address){
     9dc:	cf 93       	push	r28
     9de:	c8 2f       	mov	r28, r24
	mcp_activate_slave();
     9e0:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <mcp_activate_slave>
	
	uint8_t data;
	
	SPI_write(MCP_READ);
     9e4:	83 e0       	ldi	r24, 0x03	; 3
     9e6:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	SPI_write(address);
     9ea:	8c 2f       	mov	r24, r28
     9ec:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	data = SPI_read();
     9f0:	0e 94 cb 09 	call	0x1396	; 0x1396 <SPI_read>
     9f4:	c8 2f       	mov	r28, r24
	
	mcp_deactivate_slave();
     9f6:	0e 94 de 04 	call	0x9bc	; 0x9bc <mcp_deactivate_slave>
	
	return data;
}
     9fa:	8c 2f       	mov	r24, r28
     9fc:	cf 91       	pop	r28
     9fe:	08 95       	ret

00000a00 <mcp_2515_write>:


void mcp_2515_write(uint8_t address, uint8_t data) {
     a00:	cf 93       	push	r28
     a02:	df 93       	push	r29
     a04:	d8 2f       	mov	r29, r24
     a06:	c6 2f       	mov	r28, r22
	mcp_activate_slave();
     a08:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <mcp_activate_slave>
	
	SPI_write(MCP_WRITE);
     a0c:	82 e0       	ldi	r24, 0x02	; 2
     a0e:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	SPI_write(address);
     a12:	8d 2f       	mov	r24, r29
     a14:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	SPI_write(data);
     a18:	8c 2f       	mov	r24, r28
     a1a:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	
	mcp_deactivate_slave();
     a1e:	0e 94 de 04 	call	0x9bc	; 0x9bc <mcp_deactivate_slave>
}
     a22:	df 91       	pop	r29
     a24:	cf 91       	pop	r28
     a26:	08 95       	ret

00000a28 <mcp_2515_set_mode>:
	/* Deactivate Slave Select */
	set_bit(PORTB, PB4);
}

void mcp_2515_set_mode(uint8_t mode){
	mcp_2515_write(MCP_CANCTRL, mode);
     a28:	68 2f       	mov	r22, r24
     a2a:	8f e0       	ldi	r24, 0x0F	; 15
     a2c:	0e 94 00 05 	call	0xa00	; 0xa00 <mcp_2515_write>
     a30:	08 95       	ret

00000a32 <mcp_2515_init>:
}

uint8_t mcp_2515_init(uint8_t mode){
     a32:	cf 93       	push	r28
     a34:	c8 2f       	mov	r28, r24
	
	uint8_t val;
	SPI_init();
     a36:	0e 94 c2 09 	call	0x1384	; 0x1384 <SPI_init>
	
	mcp_2515_reset();
     a3a:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <mcp_2515_reset>
	//if(mode_bits != MODE_CONFIG){
		//printf("MCP2515 is NOT in Configuration mode after reset! Its config bits are %x\n", mode_bits);
		//return 1;
	//}
	
	mcp_2515_set_mode(mode);
     a3e:	8c 2f       	mov	r24, r28
     a40:	0e 94 14 05 	call	0xa28	; 0xa28 <mcp_2515_set_mode>
	
	val = mcp_2515_read(MCP_CANSTAT);
     a44:	8e e0       	ldi	r24, 0x0E	; 14
     a46:	0e 94 ee 04 	call	0x9dc	; 0x9dc <mcp_2515_read>
	printf("val : %d  and  MCP %d   AND MASK %d",val, MCP_CANSTAT, MODE_MASK);
     a4a:	1f 92       	push	r1
     a4c:	90 ee       	ldi	r25, 0xE0	; 224
     a4e:	9f 93       	push	r25
     a50:	1f 92       	push	r1
     a52:	9e e0       	ldi	r25, 0x0E	; 14
     a54:	9f 93       	push	r25
     a56:	1f 92       	push	r1
     a58:	8f 93       	push	r24
     a5a:	83 e3       	ldi	r24, 0x33	; 51
     a5c:	92 e0       	ldi	r25, 0x02	; 2
     a5e:	9f 93       	push	r25
     a60:	8f 93       	push	r24
     a62:	0e 94 c8 0b 	call	0x1790	; 0x1790 <printf>
		//printf("\n!\n");
		//return 1;
	//}
	
	
	return 0;
     a66:	8d b7       	in	r24, 0x3d	; 61
     a68:	9e b7       	in	r25, 0x3e	; 62
     a6a:	08 96       	adiw	r24, 0x08	; 8
     a6c:	0f b6       	in	r0, 0x3f	; 63
     a6e:	f8 94       	cli
     a70:	9e bf       	out	0x3e, r25	; 62
     a72:	0f be       	out	0x3f, r0	; 63
     a74:	8d bf       	out	0x3d, r24	; 61
}
     a76:	80 e0       	ldi	r24, 0x00	; 0
     a78:	cf 91       	pop	r28
     a7a:	08 95       	ret

00000a7c <mcp_2515_request_to_send>:
	SPI_write(data);
	
	mcp_deactivate_slave();
}

void mcp_2515_request_to_send(char buffer) {
     a7c:	cf 93       	push	r28
     a7e:	c8 2f       	mov	r28, r24
	mcp_activate_slave();
     a80:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <mcp_activate_slave>
	
	SPI_write(buffer);
     a84:	8c 2f       	mov	r24, r28
     a86:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	
	mcp_deactivate_slave();
     a8a:	0e 94 de 04 	call	0x9bc	; 0x9bc <mcp_deactivate_slave>
}
     a8e:	cf 91       	pop	r28
     a90:	08 95       	ret

00000a92 <mcp_2515_bit_modify>:

void mcp_2515_bit_modify(uint8_t adress, uint8_t mask, uint8_t data) {
     a92:	1f 93       	push	r17
     a94:	cf 93       	push	r28
     a96:	df 93       	push	r29
     a98:	18 2f       	mov	r17, r24
     a9a:	d6 2f       	mov	r29, r22
     a9c:	c4 2f       	mov	r28, r20
	mcp_activate_slave();
     a9e:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <mcp_activate_slave>
	
	SPI_write(MCP_BITMOD);
     aa2:	85 e0       	ldi	r24, 0x05	; 5
     aa4:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	SPI_write(adress);
     aa8:	81 2f       	mov	r24, r17
     aaa:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	SPI_write(mask);
     aae:	8d 2f       	mov	r24, r29
     ab0:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	SPI_write(data);
     ab4:	8c 2f       	mov	r24, r28
     ab6:	0e 94 c7 09 	call	0x138e	; 0x138e <SPI_write>
	
	mcp_deactivate_slave();
     aba:	0e 94 de 04 	call	0x9bc	; 0x9bc <mcp_deactivate_slave>
}
     abe:	df 91       	pop	r29
     ac0:	cf 91       	pop	r28
     ac2:	1f 91       	pop	r17
     ac4:	08 95       	ret

00000ac6 <Joystick_calibrate>:
     ac6:	80 e0       	ldi	r24, 0x00	; 0
     ac8:	0e 94 fe 01 	call	0x3fc	; 0x3fc <ADC_start_read>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     acc:	82 e4       	ldi	r24, 0x42	; 66
     ace:	8a 95       	dec	r24
     ad0:	f1 f7       	brne	.-4      	; 0xace <Joystick_calibrate+0x8>
     ad2:	00 c0       	rjmp	.+0      	; 0xad4 <Joystick_calibrate+0xe>
     ad4:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <get_ADC_data>
     ad8:	80 93 99 02 	sts	0x0299, r24
     adc:	81 e0       	ldi	r24, 0x01	; 1
     ade:	0e 94 fe 01 	call	0x3fc	; 0x3fc <ADC_start_read>
     ae2:	82 e4       	ldi	r24, 0x42	; 66
     ae4:	8a 95       	dec	r24
     ae6:	f1 f7       	brne	.-4      	; 0xae4 <Joystick_calibrate+0x1e>
     ae8:	00 c0       	rjmp	.+0      	; 0xaea <Joystick_calibrate+0x24>
     aea:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <get_ADC_data>
     aee:	80 93 9a 02 	sts	0x029A, r24
     af2:	08 95       	ret

00000af4 <joystickPos>:
     af4:	0f 93       	push	r16
     af6:	1f 93       	push	r17
     af8:	cf 93       	push	r28
     afa:	df 93       	push	r29
     afc:	00 d0       	rcall	.+0      	; 0xafe <joystickPos+0xa>
     afe:	00 d0       	rcall	.+0      	; 0xb00 <joystickPos+0xc>
     b00:	1f 92       	push	r1
     b02:	cd b7       	in	r28, 0x3d	; 61
     b04:	de b7       	in	r29, 0x3e	; 62
     b06:	80 e0       	ldi	r24, 0x00	; 0
     b08:	0e 94 fe 01 	call	0x3fc	; 0x3fc <ADC_start_read>
     b0c:	82 e4       	ldi	r24, 0x42	; 66
     b0e:	8a 95       	dec	r24
     b10:	f1 f7       	brne	.-4      	; 0xb0e <joystickPos+0x1a>
     b12:	00 c0       	rjmp	.+0      	; 0xb14 <joystickPos+0x20>
     b14:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <get_ADC_data>
     b18:	20 91 99 02 	lds	r18, 0x0299
     b1c:	28 17       	cp	r18, r24
     b1e:	a0 f4       	brcc	.+40     	; 0xb48 <joystickPos+0x54>
     b20:	30 e0       	ldi	r19, 0x00	; 0
     b22:	99 27       	eor	r25, r25
     b24:	ac 01       	movw	r20, r24
     b26:	42 1b       	sub	r20, r18
     b28:	53 0b       	sbc	r21, r19
     b2a:	64 e6       	ldi	r22, 0x64	; 100
     b2c:	64 9f       	mul	r22, r20
     b2e:	c0 01       	movw	r24, r0
     b30:	65 9f       	mul	r22, r21
     b32:	90 0d       	add	r25, r0
     b34:	11 24       	eor	r1, r1
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	70 e0       	ldi	r23, 0x00	; 0
     b3a:	62 1b       	sub	r22, r18
     b3c:	73 0b       	sbc	r23, r19
     b3e:	0e 94 d0 09 	call	0x13a0	; 0x13a0 <__divmodhi4>
     b42:	16 2f       	mov	r17, r22
     b44:	07 2f       	mov	r16, r23
     b46:	15 c0       	rjmp	.+42     	; 0xb72 <joystickPos+0x7e>
     b48:	82 17       	cp	r24, r18
     b4a:	88 f4       	brcc	.+34     	; 0xb6e <joystickPos+0x7a>
     b4c:	62 2f       	mov	r22, r18
     b4e:	70 e0       	ldi	r23, 0x00	; 0
     b50:	99 27       	eor	r25, r25
     b52:	9c 01       	movw	r18, r24
     b54:	26 1b       	sub	r18, r22
     b56:	37 0b       	sbc	r19, r23
     b58:	44 e6       	ldi	r20, 0x64	; 100
     b5a:	42 9f       	mul	r20, r18
     b5c:	c0 01       	movw	r24, r0
     b5e:	43 9f       	mul	r20, r19
     b60:	90 0d       	add	r25, r0
     b62:	11 24       	eor	r1, r1
     b64:	0e 94 d0 09 	call	0x13a0	; 0x13a0 <__divmodhi4>
     b68:	16 2f       	mov	r17, r22
     b6a:	07 2f       	mov	r16, r23
     b6c:	02 c0       	rjmp	.+4      	; 0xb72 <joystickPos+0x7e>
     b6e:	10 e0       	ldi	r17, 0x00	; 0
     b70:	00 e0       	ldi	r16, 0x00	; 0
     b72:	81 e0       	ldi	r24, 0x01	; 1
     b74:	0e 94 fe 01 	call	0x3fc	; 0x3fc <ADC_start_read>
     b78:	82 e4       	ldi	r24, 0x42	; 66
     b7a:	8a 95       	dec	r24
     b7c:	f1 f7       	brne	.-4      	; 0xb7a <joystickPos+0x86>
     b7e:	00 c0       	rjmp	.+0      	; 0xb80 <joystickPos+0x8c>
     b80:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <get_ADC_data>
     b84:	40 91 9a 02 	lds	r20, 0x029A
     b88:	48 17       	cp	r20, r24
     b8a:	98 f4       	brcc	.+38     	; 0xbb2 <joystickPos+0xbe>
     b8c:	50 e0       	ldi	r21, 0x00	; 0
     b8e:	99 27       	eor	r25, r25
     b90:	fc 01       	movw	r30, r24
     b92:	e4 1b       	sub	r30, r20
     b94:	f5 0b       	sbc	r31, r21
     b96:	24 e6       	ldi	r18, 0x64	; 100
     b98:	2e 9f       	mul	r18, r30
     b9a:	c0 01       	movw	r24, r0
     b9c:	2f 9f       	mul	r18, r31
     b9e:	90 0d       	add	r25, r0
     ba0:	11 24       	eor	r1, r1
     ba2:	ef ef       	ldi	r30, 0xFF	; 255
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	bf 01       	movw	r22, r30
     ba8:	64 1b       	sub	r22, r20
     baa:	75 0b       	sbc	r23, r21
     bac:	0e 94 d0 09 	call	0x13a0	; 0x13a0 <__divmodhi4>
     bb0:	13 c0       	rjmp	.+38     	; 0xbd8 <joystickPos+0xe4>
     bb2:	84 17       	cp	r24, r20
     bb4:	78 f4       	brcc	.+30     	; 0xbd4 <joystickPos+0xe0>
     bb6:	50 e0       	ldi	r21, 0x00	; 0
     bb8:	99 27       	eor	r25, r25
     bba:	9c 01       	movw	r18, r24
     bbc:	24 1b       	sub	r18, r20
     bbe:	35 0b       	sbc	r19, r21
     bc0:	64 e6       	ldi	r22, 0x64	; 100
     bc2:	62 9f       	mul	r22, r18
     bc4:	c0 01       	movw	r24, r0
     bc6:	63 9f       	mul	r22, r19
     bc8:	90 0d       	add	r25, r0
     bca:	11 24       	eor	r1, r1
     bcc:	ba 01       	movw	r22, r20
     bce:	0e 94 d0 09 	call	0x13a0	; 0x13a0 <__divmodhi4>
     bd2:	02 c0       	rjmp	.+4      	; 0xbd8 <joystickPos+0xe4>
     bd4:	60 e0       	ldi	r22, 0x00	; 0
     bd6:	70 e0       	ldi	r23, 0x00	; 0
     bd8:	21 2f       	mov	r18, r17
     bda:	30 2f       	mov	r19, r16
     bdc:	46 2f       	mov	r20, r22
     bde:	57 2f       	mov	r21, r23
     be0:	6d 81       	ldd	r22, Y+5	; 0x05
     be2:	70 e0       	ldi	r23, 0x00	; 0
     be4:	80 e0       	ldi	r24, 0x00	; 0
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	0f 90       	pop	r0
     bea:	0f 90       	pop	r0
     bec:	0f 90       	pop	r0
     bee:	0f 90       	pop	r0
     bf0:	0f 90       	pop	r0
     bf2:	df 91       	pop	r29
     bf4:	cf 91       	pop	r28
     bf6:	1f 91       	pop	r17
     bf8:	0f 91       	pop	r16
     bfa:	08 95       	ret

00000bfc <JoystickDirection>:
     bfc:	cf 93       	push	r28
     bfe:	df 93       	push	r29
     c00:	cd b7       	in	r28, 0x3d	; 61
     c02:	de b7       	in	r29, 0x3e	; 62
     c04:	2a 97       	sbiw	r28, 0x0a	; 10
     c06:	0f b6       	in	r0, 0x3f	; 63
     c08:	f8 94       	cli
     c0a:	de bf       	out	0x3e, r29	; 62
     c0c:	0f be       	out	0x3f, r0	; 63
     c0e:	cd bf       	out	0x3d, r28	; 61
     c10:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <joystickPos>
     c14:	2e 83       	std	Y+6, r18	; 0x06
     c16:	3f 83       	std	Y+7, r19	; 0x07
     c18:	48 87       	std	Y+8, r20	; 0x08
     c1a:	59 87       	std	Y+9, r21	; 0x09
     c1c:	2e 81       	ldd	r18, Y+6	; 0x06
     c1e:	3f 81       	ldd	r19, Y+7	; 0x07
     c20:	48 85       	ldd	r20, Y+8	; 0x08
     c22:	59 85       	ldd	r21, Y+9	; 0x09
     c24:	2e 3c       	cpi	r18, 0xCE	; 206
     c26:	8f ef       	ldi	r24, 0xFF	; 255
     c28:	38 07       	cpc	r19, r24
     c2a:	24 f0       	brlt	.+8      	; 0xc34 <JoystickDirection+0x38>
     c2c:	23 33       	cpi	r18, 0x33	; 51
     c2e:	31 05       	cpc	r19, r1
     c30:	1c f4       	brge	.+6      	; 0xc38 <JoystickDirection+0x3c>
     c32:	03 c0       	rjmp	.+6      	; 0xc3a <JoystickDirection+0x3e>
     c34:	60 e0       	ldi	r22, 0x00	; 0
     c36:	01 c0       	rjmp	.+2      	; 0xc3a <JoystickDirection+0x3e>
     c38:	61 e0       	ldi	r22, 0x01	; 1
     c3a:	4e 3c       	cpi	r20, 0xCE	; 206
     c3c:	8f ef       	ldi	r24, 0xFF	; 255
     c3e:	58 07       	cpc	r21, r24
     c40:	24 f0       	brlt	.+8      	; 0xc4a <JoystickDirection+0x4e>
     c42:	43 33       	cpi	r20, 0x33	; 51
     c44:	51 05       	cpc	r21, r1
     c46:	1c f4       	brge	.+6      	; 0xc4e <JoystickDirection+0x52>
     c48:	03 c0       	rjmp	.+6      	; 0xc50 <JoystickDirection+0x54>
     c4a:	63 e0       	ldi	r22, 0x03	; 3
     c4c:	01 c0       	rjmp	.+2      	; 0xc50 <JoystickDirection+0x54>
     c4e:	62 e0       	ldi	r22, 0x02	; 2
     c50:	3a 83       	std	Y+2, r19	; 0x02
     c52:	29 83       	std	Y+1, r18	; 0x01
     c54:	5c 83       	std	Y+4, r21	; 0x04
     c56:	4b 83       	std	Y+3, r20	; 0x03
     c58:	3a 81       	ldd	r19, Y+2	; 0x02
     c5a:	5c 81       	ldd	r21, Y+4	; 0x04
     c5c:	70 e0       	ldi	r23, 0x00	; 0
     c5e:	80 e0       	ldi	r24, 0x00	; 0
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	2a 96       	adiw	r28, 0x0a	; 10
     c64:	0f b6       	in	r0, 0x3f	; 63
     c66:	f8 94       	cli
     c68:	de bf       	out	0x3e, r29	; 62
     c6a:	0f be       	out	0x3f, r0	; 63
     c6c:	cd bf       	out	0x3d, r28	; 61
     c6e:	df 91       	pop	r29
     c70:	cf 91       	pop	r28
     c72:	08 95       	ret

00000c74 <oled_is_out_of_bounds>:
     c74:	80 91 9d 02 	lds	r24, 0x029D
     c78:	90 91 9e 02 	lds	r25, 0x029E
     c7c:	80 38       	cpi	r24, 0x80	; 128
     c7e:	91 05       	cpc	r25, r1
     c80:	bc f0       	brlt	.+46     	; 0xcb0 <oled_is_out_of_bounds+0x3c>
     c82:	ed e9       	ldi	r30, 0x9D	; 157
     c84:	f2 e0       	ldi	r31, 0x02	; 2
     c86:	80 81       	ld	r24, Z
     c88:	91 81       	ldd	r25, Z+1	; 0x01
     c8a:	80 58       	subi	r24, 0x80	; 128
     c8c:	91 09       	sbc	r25, r1
     c8e:	91 83       	std	Z+1, r25	; 0x01
     c90:	80 83       	st	Z, r24
     c92:	eb e9       	ldi	r30, 0x9B	; 155
     c94:	f2 e0       	ldi	r31, 0x02	; 2
     c96:	80 81       	ld	r24, Z
     c98:	91 81       	ldd	r25, Z+1	; 0x01
     c9a:	01 96       	adiw	r24, 0x01	; 1
     c9c:	91 83       	std	Z+1, r25	; 0x01
     c9e:	80 83       	st	Z, r24
     ca0:	80 81       	ld	r24, Z
     ca2:	91 81       	ldd	r25, Z+1	; 0x01
     ca4:	08 97       	sbiw	r24, 0x08	; 8
     ca6:	24 f0       	brlt	.+8      	; 0xcb0 <oled_is_out_of_bounds+0x3c>
     ca8:	10 92 9c 02 	sts	0x029C, r1
     cac:	10 92 9b 02 	sts	0x029B, r1
     cb0:	08 95       	ret

00000cb2 <oled_put_char>:
     cb2:	ef 92       	push	r14
     cb4:	ff 92       	push	r15
     cb6:	0f 93       	push	r16
     cb8:	1f 93       	push	r17
     cba:	cf 93       	push	r28
     cbc:	df 93       	push	r29
     cbe:	80 52       	subi	r24, 0x20	; 32
     cc0:	20 91 0c 01 	lds	r18, 0x010C
     cc4:	30 91 0d 01 	lds	r19, 0x010D
     cc8:	12 16       	cp	r1, r18
     cca:	13 06       	cpc	r1, r19
     ccc:	84 f5       	brge	.+96     	; 0xd2e <oled_put_char+0x7c>
     cce:	e8 2e       	mov	r14, r24
     cd0:	f1 2c       	mov	r15, r1
     cd2:	c7 01       	movw	r24, r14
     cd4:	88 0f       	add	r24, r24
     cd6:	99 1f       	adc	r25, r25
     cd8:	88 0f       	add	r24, r24
     cda:	99 1f       	adc	r25, r25
     cdc:	88 0f       	add	r24, r24
     cde:	99 1f       	adc	r25, r25
     ce0:	c0 e0       	ldi	r28, 0x00	; 0
     ce2:	d0 e0       	ldi	r29, 0x00	; 0
     ce4:	9c 01       	movw	r18, r24
     ce6:	20 59       	subi	r18, 0x90	; 144
     ce8:	3f 4f       	sbci	r19, 0xFF	; 255
     cea:	79 01       	movw	r14, r18
     cec:	0d e9       	ldi	r16, 0x9D	; 157
     cee:	12 e0       	ldi	r17, 0x02	; 2
     cf0:	f7 01       	movw	r30, r14
     cf2:	ec 0f       	add	r30, r28
     cf4:	fd 1f       	adc	r31, r29
     cf6:	85 91       	lpm	r24, Z+
     cf8:	94 91       	lpm	r25, Z
     cfa:	e0 91 0e 01 	lds	r30, 0x010E
     cfe:	f0 91 0f 01 	lds	r31, 0x010F
     d02:	80 83       	st	Z, r24
     d04:	f8 01       	movw	r30, r16
     d06:	20 81       	ld	r18, Z
     d08:	31 81       	ldd	r19, Z+1	; 0x01
     d0a:	80 91 0c 01 	lds	r24, 0x010C
     d0e:	90 91 0d 01 	lds	r25, 0x010D
     d12:	82 0f       	add	r24, r18
     d14:	93 1f       	adc	r25, r19
     d16:	91 83       	std	Z+1, r25	; 0x01
     d18:	80 83       	st	Z, r24
     d1a:	0e 94 3a 06 	call	0xc74	; 0xc74 <oled_is_out_of_bounds>
     d1e:	21 96       	adiw	r28, 0x01	; 1
     d20:	80 91 0c 01 	lds	r24, 0x010C
     d24:	90 91 0d 01 	lds	r25, 0x010D
     d28:	c8 17       	cp	r28, r24
     d2a:	d9 07       	cpc	r29, r25
     d2c:	0c f3       	brlt	.-62     	; 0xcf0 <oled_put_char+0x3e>
     d2e:	80 e0       	ldi	r24, 0x00	; 0
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	df 91       	pop	r29
     d34:	cf 91       	pop	r28
     d36:	1f 91       	pop	r17
     d38:	0f 91       	pop	r16
     d3a:	ff 90       	pop	r15
     d3c:	ef 90       	pop	r14
     d3e:	08 95       	ret

00000d40 <oled_inv_put_char>:
     d40:	ef 92       	push	r14
     d42:	ff 92       	push	r15
     d44:	0f 93       	push	r16
     d46:	1f 93       	push	r17
     d48:	cf 93       	push	r28
     d4a:	df 93       	push	r29
     d4c:	80 52       	subi	r24, 0x20	; 32
     d4e:	20 91 0c 01 	lds	r18, 0x010C
     d52:	30 91 0d 01 	lds	r19, 0x010D
     d56:	12 16       	cp	r1, r18
     d58:	13 06       	cpc	r1, r19
     d5a:	8c f5       	brge	.+98     	; 0xdbe <oled_inv_put_char+0x7e>
     d5c:	e8 2e       	mov	r14, r24
     d5e:	f1 2c       	mov	r15, r1
     d60:	c7 01       	movw	r24, r14
     d62:	88 0f       	add	r24, r24
     d64:	99 1f       	adc	r25, r25
     d66:	88 0f       	add	r24, r24
     d68:	99 1f       	adc	r25, r25
     d6a:	88 0f       	add	r24, r24
     d6c:	99 1f       	adc	r25, r25
     d6e:	c0 e0       	ldi	r28, 0x00	; 0
     d70:	d0 e0       	ldi	r29, 0x00	; 0
     d72:	9c 01       	movw	r18, r24
     d74:	20 59       	subi	r18, 0x90	; 144
     d76:	3f 4f       	sbci	r19, 0xFF	; 255
     d78:	79 01       	movw	r14, r18
     d7a:	0d e9       	ldi	r16, 0x9D	; 157
     d7c:	12 e0       	ldi	r17, 0x02	; 2
     d7e:	f7 01       	movw	r30, r14
     d80:	ec 0f       	add	r30, r28
     d82:	fd 1f       	adc	r31, r29
     d84:	85 91       	lpm	r24, Z+
     d86:	94 91       	lpm	r25, Z
     d88:	80 95       	com	r24
     d8a:	e0 91 0e 01 	lds	r30, 0x010E
     d8e:	f0 91 0f 01 	lds	r31, 0x010F
     d92:	80 83       	st	Z, r24
     d94:	f8 01       	movw	r30, r16
     d96:	20 81       	ld	r18, Z
     d98:	31 81       	ldd	r19, Z+1	; 0x01
     d9a:	80 91 0c 01 	lds	r24, 0x010C
     d9e:	90 91 0d 01 	lds	r25, 0x010D
     da2:	82 0f       	add	r24, r18
     da4:	93 1f       	adc	r25, r19
     da6:	91 83       	std	Z+1, r25	; 0x01
     da8:	80 83       	st	Z, r24
     daa:	0e 94 3a 06 	call	0xc74	; 0xc74 <oled_is_out_of_bounds>
     dae:	21 96       	adiw	r28, 0x01	; 1
     db0:	80 91 0c 01 	lds	r24, 0x010C
     db4:	90 91 0d 01 	lds	r25, 0x010D
     db8:	c8 17       	cp	r28, r24
     dba:	d9 07       	cpc	r29, r25
     dbc:	04 f3       	brlt	.-64     	; 0xd7e <oled_inv_put_char+0x3e>
     dbe:	80 e0       	ldi	r24, 0x00	; 0
     dc0:	90 e0       	ldi	r25, 0x00	; 0
     dc2:	df 91       	pop	r29
     dc4:	cf 91       	pop	r28
     dc6:	1f 91       	pop	r17
     dc8:	0f 91       	pop	r16
     dca:	ff 90       	pop	r15
     dcc:	ef 90       	pop	r14
     dce:	08 95       	ret

00000dd0 <oled_set_adressing_mode>:
     dd0:	e0 91 10 01 	lds	r30, 0x0110
     dd4:	f0 91 11 01 	lds	r31, 0x0111
     dd8:	90 e2       	ldi	r25, 0x20	; 32
     dda:	90 83       	st	Z, r25
     ddc:	e0 91 10 01 	lds	r30, 0x0110
     de0:	f0 91 11 01 	lds	r31, 0x0111
     de4:	80 83       	st	Z, r24
     de6:	08 95       	ret

00000de8 <oled_printf>:
     de8:	cf 93       	push	r28
     dea:	df 93       	push	r29
     dec:	cd b7       	in	r28, 0x3d	; 61
     dee:	de b7       	in	r29, 0x3e	; 62
     df0:	fe 01       	movw	r30, r28
     df2:	35 96       	adiw	r30, 0x05	; 5
     df4:	61 91       	ld	r22, Z+
     df6:	71 91       	ld	r23, Z+
     df8:	af 01       	movw	r20, r30
     dfa:	80 e2       	ldi	r24, 0x20	; 32
     dfc:	91 e0       	ldi	r25, 0x01	; 1
     dfe:	0e 94 09 0c 	call	0x1812	; 0x1812 <vfprintf>
     e02:	df 91       	pop	r29
     e04:	cf 91       	pop	r28
     e06:	08 95       	ret

00000e08 <oled_inv_printf>:
     e08:	cf 93       	push	r28
     e0a:	df 93       	push	r29
     e0c:	cd b7       	in	r28, 0x3d	; 61
     e0e:	de b7       	in	r29, 0x3e	; 62
     e10:	fe 01       	movw	r30, r28
     e12:	35 96       	adiw	r30, 0x05	; 5
     e14:	61 91       	ld	r22, Z+
     e16:	71 91       	ld	r23, Z+
     e18:	af 01       	movw	r20, r30
     e1a:	82 e1       	ldi	r24, 0x12	; 18
     e1c:	91 e0       	ldi	r25, 0x01	; 1
     e1e:	0e 94 09 0c 	call	0x1812	; 0x1812 <vfprintf>
     e22:	df 91       	pop	r29
     e24:	cf 91       	pop	r28
     e26:	08 95       	ret

00000e28 <oled_goto_line>:
     e28:	cf 93       	push	r28
     e2a:	df 93       	push	r29
     e2c:	ec 01       	movw	r28, r24
     e2e:	88 30       	cpi	r24, 0x08	; 8
     e30:	91 05       	cpc	r25, r1
     e32:	80 f4       	brcc	.+32     	; 0xe54 <oled_goto_line+0x2c>
     e34:	90 93 9c 02 	sts	0x029C, r25
     e38:	80 93 9b 02 	sts	0x029B, r24
     e3c:	82 e0       	ldi	r24, 0x02	; 2
     e3e:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <oled_set_adressing_mode>
     e42:	c0 55       	subi	r28, 0x50	; 80
     e44:	e0 91 10 01 	lds	r30, 0x0110
     e48:	f0 91 11 01 	lds	r31, 0x0111
     e4c:	c0 83       	st	Z, r28
     e4e:	80 e0       	ldi	r24, 0x00	; 0
     e50:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <oled_set_adressing_mode>
     e54:	df 91       	pop	r29
     e56:	cf 91       	pop	r28
     e58:	08 95       	ret

00000e5a <oled_goto_column>:
     e5a:	cf 93       	push	r28
     e5c:	df 93       	push	r29
     e5e:	ec 01       	movw	r28, r24
     e60:	80 38       	cpi	r24, 0x80	; 128
     e62:	91 05       	cpc	r25, r1
     e64:	50 f5       	brcc	.+84     	; 0xeba <oled_goto_column+0x60>
     e66:	90 93 9e 02 	sts	0x029E, r25
     e6a:	80 93 9d 02 	sts	0x029D, r24
     e6e:	82 e0       	ldi	r24, 0x02	; 2
     e70:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <oled_set_adressing_mode>
     e74:	ce 01       	movw	r24, r28
     e76:	8f 70       	andi	r24, 0x0F	; 15
     e78:	90 78       	andi	r25, 0x80	; 128
     e7a:	99 23       	and	r25, r25
     e7c:	24 f4       	brge	.+8      	; 0xe86 <oled_goto_column+0x2c>
     e7e:	01 97       	sbiw	r24, 0x01	; 1
     e80:	80 6f       	ori	r24, 0xF0	; 240
     e82:	9f 6f       	ori	r25, 0xFF	; 255
     e84:	01 96       	adiw	r24, 0x01	; 1
     e86:	e0 91 10 01 	lds	r30, 0x0110
     e8a:	f0 91 11 01 	lds	r31, 0x0111
     e8e:	80 83       	st	Z, r24
     e90:	ce 01       	movw	r24, r28
     e92:	dd 23       	and	r29, r29
     e94:	0c f4       	brge	.+2      	; 0xe98 <oled_goto_column+0x3e>
     e96:	0f 96       	adiw	r24, 0x0f	; 15
     e98:	95 95       	asr	r25
     e9a:	87 95       	ror	r24
     e9c:	95 95       	asr	r25
     e9e:	87 95       	ror	r24
     ea0:	95 95       	asr	r25
     ea2:	87 95       	ror	r24
     ea4:	95 95       	asr	r25
     ea6:	87 95       	ror	r24
     ea8:	80 5f       	subi	r24, 0xF0	; 240
     eaa:	e0 91 10 01 	lds	r30, 0x0110
     eae:	f0 91 11 01 	lds	r31, 0x0111
     eb2:	80 83       	st	Z, r24
     eb4:	80 e0       	ldi	r24, 0x00	; 0
     eb6:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <oled_set_adressing_mode>
     eba:	df 91       	pop	r29
     ebc:	cf 91       	pop	r28
     ebe:	08 95       	ret

00000ec0 <oled_pos>:
     ec0:	cf 93       	push	r28
     ec2:	df 93       	push	r29
     ec4:	eb 01       	movw	r28, r22
     ec6:	0e 94 14 07 	call	0xe28	; 0xe28 <oled_goto_line>
     eca:	ce 01       	movw	r24, r28
     ecc:	0e 94 2d 07 	call	0xe5a	; 0xe5a <oled_goto_column>
     ed0:	df 91       	pop	r29
     ed2:	cf 91       	pop	r28
     ed4:	08 95       	ret

00000ed6 <oled_home>:
     ed6:	60 e0       	ldi	r22, 0x00	; 0
     ed8:	70 e0       	ldi	r23, 0x00	; 0
     eda:	80 e0       	ldi	r24, 0x00	; 0
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	0e 94 60 07 	call	0xec0	; 0xec0 <oled_pos>
     ee2:	08 95       	ret

00000ee4 <oled_clear_line>:
     ee4:	cf 93       	push	r28
     ee6:	df 93       	push	r29
     ee8:	ec 01       	movw	r28, r24
     eea:	60 e0       	ldi	r22, 0x00	; 0
     eec:	70 e0       	ldi	r23, 0x00	; 0
     eee:	0e 94 60 07 	call	0xec0	; 0xec0 <oled_pos>
     ef2:	20 e8       	ldi	r18, 0x80	; 128
     ef4:	30 e0       	ldi	r19, 0x00	; 0
     ef6:	e0 91 0e 01 	lds	r30, 0x010E
     efa:	f0 91 0f 01 	lds	r31, 0x010F
     efe:	10 82       	st	Z, r1
     f00:	21 50       	subi	r18, 0x01	; 1
     f02:	31 09       	sbc	r19, r1
     f04:	21 15       	cp	r18, r1
     f06:	31 05       	cpc	r19, r1
     f08:	b1 f7       	brne	.-20     	; 0xef6 <oled_clear_line+0x12>
     f0a:	ce 01       	movw	r24, r28
     f0c:	0e 94 14 07 	call	0xe28	; 0xe28 <oled_goto_line>
     f10:	df 91       	pop	r29
     f12:	cf 91       	pop	r28
     f14:	08 95       	ret

00000f16 <oled_reset>:
     f16:	cf 93       	push	r28
     f18:	df 93       	push	r29
     f1a:	c0 e0       	ldi	r28, 0x00	; 0
     f1c:	d0 e0       	ldi	r29, 0x00	; 0
     f1e:	ce 01       	movw	r24, r28
     f20:	0e 94 72 07 	call	0xee4	; 0xee4 <oled_clear_line>
     f24:	21 96       	adiw	r28, 0x01	; 1
     f26:	c8 30       	cpi	r28, 0x08	; 8
     f28:	d1 05       	cpc	r29, r1
     f2a:	c9 f7       	brne	.-14     	; 0xf1e <oled_reset+0x8>
     f2c:	0e 94 6b 07 	call	0xed6	; 0xed6 <oled_home>
     f30:	df 91       	pop	r29
     f32:	cf 91       	pop	r28
     f34:	08 95       	ret

00000f36 <oled_init>:
     f36:	e0 91 10 01 	lds	r30, 0x0110
     f3a:	f0 91 11 01 	lds	r31, 0x0111
     f3e:	8e ea       	ldi	r24, 0xAE	; 174
     f40:	80 83       	st	Z, r24
     f42:	e0 91 10 01 	lds	r30, 0x0110
     f46:	f0 91 11 01 	lds	r31, 0x0111
     f4a:	81 ea       	ldi	r24, 0xA1	; 161
     f4c:	80 83       	st	Z, r24
     f4e:	e0 91 10 01 	lds	r30, 0x0110
     f52:	f0 91 11 01 	lds	r31, 0x0111
     f56:	8a ed       	ldi	r24, 0xDA	; 218
     f58:	80 83       	st	Z, r24
     f5a:	e0 91 10 01 	lds	r30, 0x0110
     f5e:	f0 91 11 01 	lds	r31, 0x0111
     f62:	82 e1       	ldi	r24, 0x12	; 18
     f64:	80 83       	st	Z, r24
     f66:	e0 91 10 01 	lds	r30, 0x0110
     f6a:	f0 91 11 01 	lds	r31, 0x0111
     f6e:	88 ec       	ldi	r24, 0xC8	; 200
     f70:	80 83       	st	Z, r24
     f72:	e0 91 10 01 	lds	r30, 0x0110
     f76:	f0 91 11 01 	lds	r31, 0x0111
     f7a:	88 ea       	ldi	r24, 0xA8	; 168
     f7c:	80 83       	st	Z, r24
     f7e:	e0 91 10 01 	lds	r30, 0x0110
     f82:	f0 91 11 01 	lds	r31, 0x0111
     f86:	8f e3       	ldi	r24, 0x3F	; 63
     f88:	80 83       	st	Z, r24
     f8a:	e0 91 10 01 	lds	r30, 0x0110
     f8e:	f0 91 11 01 	lds	r31, 0x0111
     f92:	85 ed       	ldi	r24, 0xD5	; 213
     f94:	80 83       	st	Z, r24
     f96:	e0 91 10 01 	lds	r30, 0x0110
     f9a:	f0 91 11 01 	lds	r31, 0x0111
     f9e:	80 e8       	ldi	r24, 0x80	; 128
     fa0:	80 83       	st	Z, r24
     fa2:	e0 91 10 01 	lds	r30, 0x0110
     fa6:	f0 91 11 01 	lds	r31, 0x0111
     faa:	81 e8       	ldi	r24, 0x81	; 129
     fac:	80 83       	st	Z, r24
     fae:	e0 91 10 01 	lds	r30, 0x0110
     fb2:	f0 91 11 01 	lds	r31, 0x0111
     fb6:	80 e5       	ldi	r24, 0x50	; 80
     fb8:	80 83       	st	Z, r24
     fba:	e0 91 10 01 	lds	r30, 0x0110
     fbe:	f0 91 11 01 	lds	r31, 0x0111
     fc2:	89 ed       	ldi	r24, 0xD9	; 217
     fc4:	80 83       	st	Z, r24
     fc6:	e0 91 10 01 	lds	r30, 0x0110
     fca:	f0 91 11 01 	lds	r31, 0x0111
     fce:	81 e2       	ldi	r24, 0x21	; 33
     fd0:	80 83       	st	Z, r24
     fd2:	80 e0       	ldi	r24, 0x00	; 0
     fd4:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <oled_set_adressing_mode>
     fd8:	e0 91 10 01 	lds	r30, 0x0110
     fdc:	f0 91 11 01 	lds	r31, 0x0111
     fe0:	8b ed       	ldi	r24, 0xDB	; 219
     fe2:	80 83       	st	Z, r24
     fe4:	e0 91 10 01 	lds	r30, 0x0110
     fe8:	f0 91 11 01 	lds	r31, 0x0111
     fec:	80 e3       	ldi	r24, 0x30	; 48
     fee:	80 83       	st	Z, r24
     ff0:	e0 91 10 01 	lds	r30, 0x0110
     ff4:	f0 91 11 01 	lds	r31, 0x0111
     ff8:	8d ea       	ldi	r24, 0xAD	; 173
     ffa:	80 83       	st	Z, r24
     ffc:	e0 91 10 01 	lds	r30, 0x0110
    1000:	f0 91 11 01 	lds	r31, 0x0111
    1004:	10 82       	st	Z, r1
    1006:	e0 91 10 01 	lds	r30, 0x0110
    100a:	f0 91 11 01 	lds	r31, 0x0111
    100e:	84 ea       	ldi	r24, 0xA4	; 164
    1010:	80 83       	st	Z, r24
    1012:	e0 91 10 01 	lds	r30, 0x0110
    1016:	f0 91 11 01 	lds	r31, 0x0111
    101a:	86 ea       	ldi	r24, 0xA6	; 166
    101c:	80 83       	st	Z, r24
    101e:	e0 91 10 01 	lds	r30, 0x0110
    1022:	f0 91 11 01 	lds	r31, 0x0111
    1026:	8f ea       	ldi	r24, 0xAF	; 175
    1028:	80 83       	st	Z, r24
    102a:	0e 94 8b 07 	call	0xf16	; 0xf16 <oled_reset>
    102e:	08 95       	ret

00001030 <new_menu>:
void set_first_child(menu* mymenu, menu* first_child) {
	mymenu->first_child = first_child;
}


menu* new_menu(char* name, menu* parent) {
    1030:	0f 93       	push	r16
    1032:	1f 93       	push	r17
    1034:	cf 93       	push	r28
    1036:	df 93       	push	r29
    1038:	8c 01       	movw	r16, r24
    103a:	eb 01       	movw	r28, r22
	menu* nextmenu = malloc(sizeof(menu));
    103c:	89 e0       	ldi	r24, 0x09	; 9
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	0e 94 f8 09 	call	0x13f0	; 0x13f0 <malloc>
    1044:	fc 01       	movw	r30, r24
 	nextmenu->title = name;
    1046:	11 83       	std	Z+1, r17	; 0x01
    1048:	00 83       	st	Z, r16
	nextmenu->parent = parent;
    104a:	d4 83       	std	Z+4, r29	; 0x04
    104c:	c3 83       	std	Z+3, r28	; 0x03
 	nextmenu->right_sibling = NULL;
    104e:	10 86       	std	Z+8, r1	; 0x08
    1050:	17 82       	std	Z+7, r1	; 0x07
	nextmenu->first_child = NULL;
    1052:	16 82       	std	Z+6, r1	; 0x06
    1054:	15 82       	std	Z+5, r1	; 0x05
	return nextmenu;
}
    1056:	df 91       	pop	r29
    1058:	cf 91       	pop	r28
    105a:	1f 91       	pop	r17
    105c:	0f 91       	pop	r16
    105e:	08 95       	ret

00001060 <size_of_menu>:

int size_of_menu(menu* mymenu) {
	
	int menu_size = 0;
	
	mymenu = mymenu->first_child;
    1060:	dc 01       	movw	r26, r24
    1062:	15 96       	adiw	r26, 0x05	; 5
    1064:	ed 91       	ld	r30, X+
    1066:	fc 91       	ld	r31, X
    1068:	16 97       	sbiw	r26, 0x06	; 6
	if (mymenu == NULL) {
    106a:	30 97       	sbiw	r30, 0x00	; 0
    106c:	79 f0       	breq	.+30     	; 0x108c <size_of_menu+0x2c>
		return menu_size;
	}
	menu_size ++;
	while (mymenu->right_sibling != NULL) {
    106e:	07 80       	ldd	r0, Z+7	; 0x07
    1070:	f0 85       	ldd	r31, Z+8	; 0x08
    1072:	e0 2d       	mov	r30, r0
    1074:	30 97       	sbiw	r30, 0x00	; 0
    1076:	69 f0       	breq	.+26     	; 0x1092 <size_of_menu+0x32>
    1078:	21 e0       	ldi	r18, 0x01	; 1
    107a:	30 e0       	ldi	r19, 0x00	; 0
		mymenu = mymenu->right_sibling;
		menu_size++;
    107c:	2f 5f       	subi	r18, 0xFF	; 255
    107e:	3f 4f       	sbci	r19, 0xFF	; 255
	mymenu = mymenu->first_child;
	if (mymenu == NULL) {
		return menu_size;
	}
	menu_size ++;
	while (mymenu->right_sibling != NULL) {
    1080:	07 80       	ldd	r0, Z+7	; 0x07
    1082:	f0 85       	ldd	r31, Z+8	; 0x08
    1084:	e0 2d       	mov	r30, r0
    1086:	30 97       	sbiw	r30, 0x00	; 0
    1088:	c9 f7       	brne	.-14     	; 0x107c <size_of_menu+0x1c>
    108a:	06 c0       	rjmp	.+12     	; 0x1098 <size_of_menu+0x38>
	
	int menu_size = 0;
	
	mymenu = mymenu->first_child;
	if (mymenu == NULL) {
		return menu_size;
    108c:	80 e0       	ldi	r24, 0x00	; 0
    108e:	90 e0       	ldi	r25, 0x00	; 0
    1090:	08 95       	ret
	}
	menu_size ++;
	while (mymenu->right_sibling != NULL) {
    1092:	81 e0       	ldi	r24, 0x01	; 1
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	08 95       	ret
		mymenu = mymenu->right_sibling;
		menu_size++;
    1098:	82 2f       	mov	r24, r18
    109a:	93 2f       	mov	r25, r19
	}
	return menu_size;
}
    109c:	08 95       	ret

0000109e <oled_menu_print>:
	current_menu_size = size_of_menu(current_menu);
	oled_menu_print(current_menu);
	return direction;
}

void oled_menu_print(menu* mymenu){
    109e:	0f 93       	push	r16
    10a0:	1f 93       	push	r17
    10a2:	cf 93       	push	r28
    10a4:	df 93       	push	r29
    10a6:	ec 01       	movw	r28, r24
	
	oled_reset(); 
    10a8:	0e 94 8b 07 	call	0xf16	; 0xf16 <oled_reset>
	
	current_menu_size = size_of_menu(mymenu);
    10ac:	ce 01       	movw	r24, r28
    10ae:	0e 94 30 08 	call	0x1060	; 0x1060 <size_of_menu>
    10b2:	90 93 a2 02 	sts	0x02A2, r25
    10b6:	80 93 a1 02 	sts	0x02A1, r24
	mymenu = mymenu->first_child;
    10ba:	0d 81       	ldd	r16, Y+5	; 0x05
    10bc:	1e 81       	ldd	r17, Y+6	; 0x06
	for(int i = 0; i < current_menu_size; i++){
    10be:	80 91 a1 02 	lds	r24, 0x02A1
    10c2:	90 91 a2 02 	lds	r25, 0x02A2
    10c6:	18 16       	cp	r1, r24
    10c8:	19 06       	cpc	r1, r25
    10ca:	64 f5       	brge	.+88     	; 0x1124 <oled_menu_print+0x86>
    10cc:	c0 e0       	ldi	r28, 0x00	; 0
    10ce:	d0 e0       	ldi	r29, 0x00	; 0
		oled_pos(i,0);
    10d0:	60 e0       	ldi	r22, 0x00	; 0
    10d2:	70 e0       	ldi	r23, 0x00	; 0
    10d4:	ce 01       	movw	r24, r28
    10d6:	0e 94 60 07 	call	0xec0	; 0xec0 <oled_pos>
		if(current_line == i){
    10da:	80 91 2e 01 	lds	r24, 0x012E
    10de:	90 91 2f 01 	lds	r25, 0x012F
    10e2:	8c 17       	cp	r24, r28
    10e4:	9d 07       	cpc	r25, r29
    10e6:	51 f4       	brne	.+20     	; 0x10fc <oled_menu_print+0x5e>
			oled_inv_printf(mymenu->title);
    10e8:	f8 01       	movw	r30, r16
    10ea:	81 81       	ldd	r24, Z+1	; 0x01
    10ec:	8f 93       	push	r24
    10ee:	80 81       	ld	r24, Z
    10f0:	8f 93       	push	r24
    10f2:	0e 94 04 07 	call	0xe08	; 0xe08 <oled_inv_printf>
    10f6:	0f 90       	pop	r0
    10f8:	0f 90       	pop	r0
    10fa:	09 c0       	rjmp	.+18     	; 0x110e <oled_menu_print+0x70>
		}
		else{
			oled_printf(mymenu->title);
    10fc:	f8 01       	movw	r30, r16
    10fe:	81 81       	ldd	r24, Z+1	; 0x01
    1100:	8f 93       	push	r24
    1102:	80 81       	ld	r24, Z
    1104:	8f 93       	push	r24
    1106:	0e 94 f4 06 	call	0xde8	; 0xde8 <oled_printf>
    110a:	0f 90       	pop	r0
    110c:	0f 90       	pop	r0
		}
		mymenu = mymenu->right_sibling;
    110e:	f8 01       	movw	r30, r16
    1110:	07 81       	ldd	r16, Z+7	; 0x07
    1112:	10 85       	ldd	r17, Z+8	; 0x08
	
	oled_reset(); 
	
	current_menu_size = size_of_menu(mymenu);
	mymenu = mymenu->first_child;
	for(int i = 0; i < current_menu_size; i++){
    1114:	21 96       	adiw	r28, 0x01	; 1
    1116:	80 91 a1 02 	lds	r24, 0x02A1
    111a:	90 91 a2 02 	lds	r25, 0x02A2
    111e:	c8 17       	cp	r28, r24
    1120:	d9 07       	cpc	r29, r25
    1122:	b4 f2       	brlt	.-84     	; 0x10d0 <oled_menu_print+0x32>
		}
		mymenu = mymenu->right_sibling;
	}
	mymenu = mymenu->parent;
	
    1124:	df 91       	pop	r29
    1126:	cf 91       	pop	r28
    1128:	1f 91       	pop	r17
    112a:	0f 91       	pop	r16
    112c:	08 95       	ret

0000112e <oled_menu_init>:
		menu_size++;
	}
	return menu_size;
}

menu* oled_menu_init(void) {
    112e:	4f 92       	push	r4
    1130:	5f 92       	push	r5
    1132:	6f 92       	push	r6
    1134:	7f 92       	push	r7
    1136:	8f 92       	push	r8
    1138:	9f 92       	push	r9
    113a:	af 92       	push	r10
    113c:	bf 92       	push	r11
    113e:	cf 92       	push	r12
    1140:	df 92       	push	r13
    1142:	ef 92       	push	r14
    1144:	ff 92       	push	r15
    1146:	0f 93       	push	r16
    1148:	1f 93       	push	r17
    114a:	cf 93       	push	r28
    114c:	df 93       	push	r29
	menu* main_menu = new_menu("Main Menu", NULL);
    114e:	60 e0       	ldi	r22, 0x00	; 0
    1150:	70 e0       	ldi	r23, 0x00	; 0
    1152:	87 e5       	ldi	r24, 0x57	; 87
    1154:	92 e0       	ldi	r25, 0x02	; 2
    1156:	0e 94 18 08 	call	0x1030	; 0x1030 <new_menu>
    115a:	ec 01       	movw	r28, r24
	menu* play_game = new_menu("Play Game", main_menu);
    115c:	bc 01       	movw	r22, r24
    115e:	81 e6       	ldi	r24, 0x61	; 97
    1160:	92 e0       	ldi	r25, 0x02	; 2
    1162:	0e 94 18 08 	call	0x1030	; 0x1030 <new_menu>
    1166:	7c 01       	movw	r14, r24
	menu* highscores = new_menu("Highscores", main_menu);
    1168:	be 01       	movw	r22, r28
    116a:	8b e6       	ldi	r24, 0x6B	; 107
    116c:	92 e0       	ldi	r25, 0x02	; 2
    116e:	0e 94 18 08 	call	0x1030	; 0x1030 <new_menu>
    1172:	8c 01       	movw	r16, r24
	menu* Test = new_menu("Test", main_menu);
    1174:	be 01       	movw	r22, r28
    1176:	86 e7       	ldi	r24, 0x76	; 118
    1178:	92 e0       	ldi	r25, 0x02	; 2
    117a:	0e 94 18 08 	call	0x1030	; 0x1030 <new_menu>
    117e:	4c 01       	movw	r8, r24
	menu* Test1 = new_menu("Test1", Test);
    1180:	bc 01       	movw	r22, r24
    1182:	8b e7       	ldi	r24, 0x7B	; 123
    1184:	92 e0       	ldi	r25, 0x02	; 2
    1186:	0e 94 18 08 	call	0x1030	; 0x1030 <new_menu>
    118a:	6c 01       	movw	r12, r24
	menu* Test2 = new_menu("Test2", Test1);
    118c:	bc 01       	movw	r22, r24
    118e:	81 e8       	ldi	r24, 0x81	; 129
    1190:	92 e0       	ldi	r25, 0x02	; 2
    1192:	0e 94 18 08 	call	0x1030	; 0x1030 <new_menu>
    1196:	2c 01       	movw	r4, r24
	menu* TestP = new_menu("TestP", play_game);
    1198:	b7 01       	movw	r22, r14
    119a:	87 e8       	ldi	r24, 0x87	; 135
    119c:	92 e0       	ldi	r25, 0x02	; 2
    119e:	0e 94 18 08 	call	0x1030	; 0x1030 <new_menu>
    11a2:	5c 01       	movw	r10, r24
	menu* TestH = new_menu("TestH", highscores);
    11a4:	b8 01       	movw	r22, r16
    11a6:	8d e8       	ldi	r24, 0x8D	; 141
    11a8:	92 e0       	ldi	r25, 0x02	; 2
    11aa:	0e 94 18 08 	call	0x1030	; 0x1030 <new_menu>
    11ae:	3c 01       	movw	r6, r24
	
	
	current_menu = main_menu;
    11b0:	d0 93 a0 02 	sts	0x02A0, r29
    11b4:	c0 93 9f 02 	sts	0x029F, r28
	current_menu_size = size_of_menu(current_menu);
    11b8:	ce 01       	movw	r24, r28
    11ba:	0e 94 30 08 	call	0x1060	; 0x1060 <size_of_menu>
    11be:	90 93 a2 02 	sts	0x02A2, r25
    11c2:	80 93 a1 02 	sts	0x02A1, r24
	oled_menu_print(current_menu);
    11c6:	ce 01       	movw	r24, r28
    11c8:	0e 94 4f 08 	call	0x109e	; 0x109e <oled_menu_print>
	mymenu->right_sibling = right_sibling;
}


void set_first_child(menu* mymenu, menu* first_child) {
	mymenu->first_child = first_child;
    11cc:	fe 82       	std	Y+6, r15	; 0x06
    11ce:	ed 82       	std	Y+5, r14	; 0x05
volatile menu* current_menu;
volatile int current_line = 2;
volatile int current_menu_size;

void set_right_sibling(menu* mymenu, menu* right_sibling) {
	mymenu->right_sibling = right_sibling;
    11d0:	f7 01       	movw	r30, r14
    11d2:	10 87       	std	Z+8, r17	; 0x08
    11d4:	07 83       	std	Z+7, r16	; 0x07
    11d6:	f8 01       	movw	r30, r16
    11d8:	90 86       	std	Z+8, r9	; 0x08
    11da:	87 82       	std	Z+7, r8	; 0x07
}


void set_first_child(menu* mymenu, menu* first_child) {
	mymenu->first_child = first_child;
    11dc:	f4 01       	movw	r30, r8
    11de:	d6 82       	std	Z+6, r13	; 0x06
    11e0:	c5 82       	std	Z+5, r12	; 0x05
    11e2:	f7 01       	movw	r30, r14
    11e4:	b6 82       	std	Z+6, r11	; 0x06
    11e6:	a5 82       	std	Z+5, r10	; 0x05
    11e8:	f8 01       	movw	r30, r16
    11ea:	76 82       	std	Z+6, r7	; 0x06
    11ec:	65 82       	std	Z+5, r6	; 0x05
    11ee:	f6 01       	movw	r30, r12
    11f0:	56 82       	std	Z+6, r5	; 0x06
    11f2:	45 82       	std	Z+5, r4	; 0x05
	set_first_child(play_game, TestP);
	set_first_child(highscores, TestH);
	//set_right_sibling(Test1,Test2);
	set_first_child(Test1, Test2);
	return current_menu;
}
    11f4:	80 91 9f 02 	lds	r24, 0x029F
    11f8:	90 91 a0 02 	lds	r25, 0x02A0
    11fc:	df 91       	pop	r29
    11fe:	cf 91       	pop	r28
    1200:	1f 91       	pop	r17
    1202:	0f 91       	pop	r16
    1204:	ff 90       	pop	r15
    1206:	ef 90       	pop	r14
    1208:	df 90       	pop	r13
    120a:	cf 90       	pop	r12
    120c:	bf 90       	pop	r11
    120e:	af 90       	pop	r10
    1210:	9f 90       	pop	r9
    1212:	8f 90       	pop	r8
    1214:	7f 90       	pop	r7
    1216:	6f 90       	pop	r6
    1218:	5f 90       	pop	r5
    121a:	4f 90       	pop	r4
    121c:	08 95       	ret

0000121e <oled_menu_select>:


JoystickDir oled_menu_select(void){
    121e:	ef 92       	push	r14
    1220:	ff 92       	push	r15
    1222:	0f 93       	push	r16
    1224:	1f 93       	push	r17
    1226:	cf 93       	push	r28
    1228:	df 93       	push	r29
    122a:	00 d0       	rcall	.+0      	; 0x122c <oled_menu_select+0xe>
    122c:	00 d0       	rcall	.+0      	; 0x122e <oled_menu_select+0x10>
    122e:	1f 92       	push	r1
    1230:	cd b7       	in	r28, 0x3d	; 61
    1232:	de b7       	in	r29, 0x3e	; 62
	JoystickDir direction = JoystickDirection().Dir;
    1234:	0e 94 fe 05 	call	0xbfc	; 0xbfc <JoystickDirection>
    1238:	f6 2e       	mov	r15, r22
    123a:	29 83       	std	Y+1, r18	; 0x01
    123c:	3a 83       	std	Y+2, r19	; 0x02
    123e:	4b 83       	std	Y+3, r20	; 0x03
    1240:	5c 83       	std	Y+4, r21	; 0x04
    1242:	6d 83       	std	Y+5, r22	; 0x05
    1244:	e6 2e       	mov	r14, r22
	current_menu_size = size_of_menu(current_menu);
    1246:	00 91 9f 02 	lds	r16, 0x029F
    124a:	10 91 a0 02 	lds	r17, 0x02A0
    124e:	c8 01       	movw	r24, r16
    1250:	0e 94 30 08 	call	0x1060	; 0x1060 <size_of_menu>
    1254:	90 93 a2 02 	sts	0x02A2, r25
    1258:	80 93 a1 02 	sts	0x02A1, r24
	if(direction == UP){
    125c:	82 e0       	ldi	r24, 0x02	; 2
    125e:	f8 12       	cpse	r15, r24
    1260:	0a c0       	rjmp	.+20     	; 0x1276 <oled_menu_select+0x58>
		current_line--;
    1262:	80 91 2e 01 	lds	r24, 0x012E
    1266:	90 91 2f 01 	lds	r25, 0x012F
    126a:	01 97       	sbiw	r24, 0x01	; 1
    126c:	90 93 2f 01 	sts	0x012F, r25
    1270:	80 93 2e 01 	sts	0x012E, r24
    1274:	0c c0       	rjmp	.+24     	; 0x128e <oled_menu_select+0x70>
	}
	if(direction == DOWN){
    1276:	e3 e0       	ldi	r30, 0x03	; 3
    1278:	fe 12       	cpse	r15, r30
    127a:	09 c0       	rjmp	.+18     	; 0x128e <oled_menu_select+0x70>
		current_line++;
    127c:	80 91 2e 01 	lds	r24, 0x012E
    1280:	90 91 2f 01 	lds	r25, 0x012F
    1284:	01 96       	adiw	r24, 0x01	; 1
    1286:	90 93 2f 01 	sts	0x012F, r25
    128a:	80 93 2e 01 	sts	0x012E, r24
	}
	if(current_line > current_menu_size-1){
    128e:	20 91 a1 02 	lds	r18, 0x02A1
    1292:	30 91 a2 02 	lds	r19, 0x02A2
    1296:	80 91 2e 01 	lds	r24, 0x012E
    129a:	90 91 2f 01 	lds	r25, 0x012F
    129e:	21 50       	subi	r18, 0x01	; 1
    12a0:	31 09       	sbc	r19, r1
    12a2:	28 17       	cp	r18, r24
    12a4:	39 07       	cpc	r19, r25
    12a6:	4c f4       	brge	.+18     	; 0x12ba <oled_menu_select+0x9c>
		current_line = current_menu_size-1;
    12a8:	80 91 a1 02 	lds	r24, 0x02A1
    12ac:	90 91 a2 02 	lds	r25, 0x02A2
    12b0:	01 97       	sbiw	r24, 0x01	; 1
    12b2:	90 93 2f 01 	sts	0x012F, r25
    12b6:	80 93 2e 01 	sts	0x012E, r24
	}
	if(current_line < 0){
    12ba:	80 91 2e 01 	lds	r24, 0x012E
    12be:	90 91 2f 01 	lds	r25, 0x012F
    12c2:	99 23       	and	r25, r25
    12c4:	24 f4       	brge	.+8      	; 0x12ce <oled_menu_select+0xb0>
		current_line = 0;
    12c6:	10 92 2f 01 	sts	0x012F, r1
    12ca:	10 92 2e 01 	sts	0x012E, r1
	}
	if(direction == RIGHT){
    12ce:	f1 e0       	ldi	r31, 0x01	; 1
    12d0:	ef 12       	cpse	r14, r31
    12d2:	2d c0       	rjmp	.+90     	; 0x132e <oled_menu_select+0x110>
		if(current_menu->first_child != NULL){
    12d4:	f8 01       	movw	r30, r16
    12d6:	85 81       	ldd	r24, Z+5	; 0x05
    12d8:	96 81       	ldd	r25, Z+6	; 0x06
    12da:	89 2b       	or	r24, r25
    12dc:	31 f0       	breq	.+12     	; 0x12ea <oled_menu_select+0xcc>
				current_menu = current_menu->first_child;
    12de:	85 81       	ldd	r24, Z+5	; 0x05
    12e0:	96 81       	ldd	r25, Z+6	; 0x06
    12e2:	90 93 a0 02 	sts	0x02A0, r25
    12e6:	80 93 9f 02 	sts	0x029F, r24
		}
		for(int i =0; i < current_line;i++){
    12ea:	80 91 2e 01 	lds	r24, 0x012E
    12ee:	90 91 2f 01 	lds	r25, 0x012F
    12f2:	18 16       	cp	r1, r24
    12f4:	19 06       	cpc	r1, r25
    12f6:	b4 f4       	brge	.+44     	; 0x1324 <oled_menu_select+0x106>
    12f8:	e0 91 9f 02 	lds	r30, 0x029F
    12fc:	f0 91 a0 02 	lds	r31, 0x02A0
    1300:	20 e0       	ldi	r18, 0x00	; 0
    1302:	30 e0       	ldi	r19, 0x00	; 0
			current_menu = current_menu->right_sibling;
    1304:	07 80       	ldd	r0, Z+7	; 0x07
    1306:	f0 85       	ldd	r31, Z+8	; 0x08
    1308:	e0 2d       	mov	r30, r0
	}
	if(direction == RIGHT){
		if(current_menu->first_child != NULL){
				current_menu = current_menu->first_child;
		}
		for(int i =0; i < current_line;i++){
    130a:	2f 5f       	subi	r18, 0xFF	; 255
    130c:	3f 4f       	sbci	r19, 0xFF	; 255
    130e:	40 91 2e 01 	lds	r20, 0x012E
    1312:	50 91 2f 01 	lds	r21, 0x012F
    1316:	24 17       	cp	r18, r20
    1318:	35 07       	cpc	r19, r21
    131a:	a4 f3       	brlt	.-24     	; 0x1304 <oled_menu_select+0xe6>
    131c:	f0 93 a0 02 	sts	0x02A0, r31
    1320:	e0 93 9f 02 	sts	0x029F, r30
			current_menu = current_menu->right_sibling;
		}
		current_line = 0;
    1324:	10 92 2f 01 	sts	0x012F, r1
    1328:	10 92 2e 01 	sts	0x012E, r1
    132c:	10 c0       	rjmp	.+32     	; 0x134e <oled_menu_select+0x130>
	}
	if(direction == LEFT){
    132e:	e1 10       	cpse	r14, r1
    1330:	0e c0       	rjmp	.+28     	; 0x134e <oled_menu_select+0x130>
		if(current_menu->parent != NULL){
    1332:	e0 91 9f 02 	lds	r30, 0x029F
    1336:	f0 91 a0 02 	lds	r31, 0x02A0
    133a:	83 81       	ldd	r24, Z+3	; 0x03
    133c:	94 81       	ldd	r25, Z+4	; 0x04
    133e:	89 2b       	or	r24, r25
    1340:	31 f0       	breq	.+12     	; 0x134e <oled_menu_select+0x130>
		current_menu = current_menu->parent;
    1342:	83 81       	ldd	r24, Z+3	; 0x03
    1344:	94 81       	ldd	r25, Z+4	; 0x04
    1346:	90 93 a0 02 	sts	0x02A0, r25
    134a:	80 93 9f 02 	sts	0x029F, r24
		}
	}
	current_menu_size = size_of_menu(current_menu);
    134e:	00 91 9f 02 	lds	r16, 0x029F
    1352:	10 91 a0 02 	lds	r17, 0x02A0
    1356:	c8 01       	movw	r24, r16
    1358:	0e 94 30 08 	call	0x1060	; 0x1060 <size_of_menu>
    135c:	90 93 a2 02 	sts	0x02A2, r25
    1360:	80 93 a1 02 	sts	0x02A1, r24
	oled_menu_print(current_menu);
    1364:	c8 01       	movw	r24, r16
    1366:	0e 94 4f 08 	call	0x109e	; 0x109e <oled_menu_print>
	return direction;
}
    136a:	8f 2d       	mov	r24, r15
    136c:	0f 90       	pop	r0
    136e:	0f 90       	pop	r0
    1370:	0f 90       	pop	r0
    1372:	0f 90       	pop	r0
    1374:	0f 90       	pop	r0
    1376:	df 91       	pop	r29
    1378:	cf 91       	pop	r28
    137a:	1f 91       	pop	r17
    137c:	0f 91       	pop	r16
    137e:	ff 90       	pop	r15
    1380:	ef 90       	pop	r14
    1382:	08 95       	ret

00001384 <SPI_init>:
#include "bit_macros.h"

void SPI_init(){
	
	/* Set SS, MOSI and SCK output, all others input */
	DDRB = (1<<PB4)|(1<<PB5)|(1<<PB7);
    1384:	80 eb       	ldi	r24, 0xB0	; 176
    1386:	87 bb       	out	0x17, r24	; 23
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
    1388:	81 e5       	ldi	r24, 0x51	; 81
    138a:	8d b9       	out	0x0d, r24	; 13
    138c:	08 95       	ret

0000138e <SPI_write>:

void SPI_write(char cData) {
	
	
	/* Start transmission */
	SPDR = cData;
    138e:	8f b9       	out	0x0f, r24	; 15
	
	/* Wait for transmission complete */
	loop_until_bit_is_set(SPSR, SPIF);
    1390:	77 9b       	sbis	0x0e, 7	; 14
    1392:	fe cf       	rjmp	.-4      	; 0x1390 <SPI_write+0x2>
	
}
    1394:	08 95       	ret

00001396 <SPI_read>:

char SPI_read() {
	
	/* Start shifting registers by putting a char in the register */
	SPDR = 0x00;
    1396:	1f b8       	out	0x0f, r1	; 15
	 
	/* Wait for receive complete */ 
	loop_until_bit_is_set(SPSR,SPIF);
    1398:	77 9b       	sbis	0x0e, 7	; 14
    139a:	fe cf       	rjmp	.-4      	; 0x1398 <SPI_read+0x2>
	
	return SPDR;
    139c:	8f b1       	in	r24, 0x0f	; 15
}
    139e:	08 95       	ret

000013a0 <__divmodhi4>:
    13a0:	97 fb       	bst	r25, 7
    13a2:	07 2e       	mov	r0, r23
    13a4:	16 f4       	brtc	.+4      	; 0x13aa <__divmodhi4+0xa>
    13a6:	00 94       	com	r0
    13a8:	07 d0       	rcall	.+14     	; 0x13b8 <__divmodhi4_neg1>
    13aa:	77 fd       	sbrc	r23, 7
    13ac:	09 d0       	rcall	.+18     	; 0x13c0 <__divmodhi4_neg2>
    13ae:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <__udivmodhi4>
    13b2:	07 fc       	sbrc	r0, 7
    13b4:	05 d0       	rcall	.+10     	; 0x13c0 <__divmodhi4_neg2>
    13b6:	3e f4       	brtc	.+14     	; 0x13c6 <__divmodhi4_exit>

000013b8 <__divmodhi4_neg1>:
    13b8:	90 95       	com	r25
    13ba:	81 95       	neg	r24
    13bc:	9f 4f       	sbci	r25, 0xFF	; 255
    13be:	08 95       	ret

000013c0 <__divmodhi4_neg2>:
    13c0:	70 95       	com	r23
    13c2:	61 95       	neg	r22
    13c4:	7f 4f       	sbci	r23, 0xFF	; 255

000013c6 <__divmodhi4_exit>:
    13c6:	08 95       	ret

000013c8 <__udivmodhi4>:
    13c8:	aa 1b       	sub	r26, r26
    13ca:	bb 1b       	sub	r27, r27
    13cc:	51 e1       	ldi	r21, 0x11	; 17
    13ce:	07 c0       	rjmp	.+14     	; 0x13de <__udivmodhi4_ep>

000013d0 <__udivmodhi4_loop>:
    13d0:	aa 1f       	adc	r26, r26
    13d2:	bb 1f       	adc	r27, r27
    13d4:	a6 17       	cp	r26, r22
    13d6:	b7 07       	cpc	r27, r23
    13d8:	10 f0       	brcs	.+4      	; 0x13de <__udivmodhi4_ep>
    13da:	a6 1b       	sub	r26, r22
    13dc:	b7 0b       	sbc	r27, r23

000013de <__udivmodhi4_ep>:
    13de:	88 1f       	adc	r24, r24
    13e0:	99 1f       	adc	r25, r25
    13e2:	5a 95       	dec	r21
    13e4:	a9 f7       	brne	.-22     	; 0x13d0 <__udivmodhi4_loop>
    13e6:	80 95       	com	r24
    13e8:	90 95       	com	r25
    13ea:	bc 01       	movw	r22, r24
    13ec:	cd 01       	movw	r24, r26
    13ee:	08 95       	ret

000013f0 <malloc>:
    13f0:	cf 93       	push	r28
    13f2:	df 93       	push	r29
    13f4:	82 30       	cpi	r24, 0x02	; 2
    13f6:	91 05       	cpc	r25, r1
    13f8:	10 f4       	brcc	.+4      	; 0x13fe <malloc+0xe>
    13fa:	82 e0       	ldi	r24, 0x02	; 2
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	e0 91 a5 02 	lds	r30, 0x02A5
    1402:	f0 91 a6 02 	lds	r31, 0x02A6
    1406:	20 e0       	ldi	r18, 0x00	; 0
    1408:	30 e0       	ldi	r19, 0x00	; 0
    140a:	a0 e0       	ldi	r26, 0x00	; 0
    140c:	b0 e0       	ldi	r27, 0x00	; 0
    140e:	30 97       	sbiw	r30, 0x00	; 0
    1410:	39 f1       	breq	.+78     	; 0x1460 <malloc+0x70>
    1412:	40 81       	ld	r20, Z
    1414:	51 81       	ldd	r21, Z+1	; 0x01
    1416:	48 17       	cp	r20, r24
    1418:	59 07       	cpc	r21, r25
    141a:	b8 f0       	brcs	.+46     	; 0x144a <malloc+0x5a>
    141c:	48 17       	cp	r20, r24
    141e:	59 07       	cpc	r21, r25
    1420:	71 f4       	brne	.+28     	; 0x143e <malloc+0x4e>
    1422:	82 81       	ldd	r24, Z+2	; 0x02
    1424:	93 81       	ldd	r25, Z+3	; 0x03
    1426:	10 97       	sbiw	r26, 0x00	; 0
    1428:	29 f0       	breq	.+10     	; 0x1434 <malloc+0x44>
    142a:	13 96       	adiw	r26, 0x03	; 3
    142c:	9c 93       	st	X, r25
    142e:	8e 93       	st	-X, r24
    1430:	12 97       	sbiw	r26, 0x02	; 2
    1432:	2c c0       	rjmp	.+88     	; 0x148c <malloc+0x9c>
    1434:	90 93 a6 02 	sts	0x02A6, r25
    1438:	80 93 a5 02 	sts	0x02A5, r24
    143c:	27 c0       	rjmp	.+78     	; 0x148c <malloc+0x9c>
    143e:	21 15       	cp	r18, r1
    1440:	31 05       	cpc	r19, r1
    1442:	31 f0       	breq	.+12     	; 0x1450 <malloc+0x60>
    1444:	42 17       	cp	r20, r18
    1446:	53 07       	cpc	r21, r19
    1448:	18 f0       	brcs	.+6      	; 0x1450 <malloc+0x60>
    144a:	a9 01       	movw	r20, r18
    144c:	db 01       	movw	r26, r22
    144e:	01 c0       	rjmp	.+2      	; 0x1452 <malloc+0x62>
    1450:	ef 01       	movw	r28, r30
    1452:	9a 01       	movw	r18, r20
    1454:	bd 01       	movw	r22, r26
    1456:	df 01       	movw	r26, r30
    1458:	02 80       	ldd	r0, Z+2	; 0x02
    145a:	f3 81       	ldd	r31, Z+3	; 0x03
    145c:	e0 2d       	mov	r30, r0
    145e:	d7 cf       	rjmp	.-82     	; 0x140e <malloc+0x1e>
    1460:	21 15       	cp	r18, r1
    1462:	31 05       	cpc	r19, r1
    1464:	f9 f0       	breq	.+62     	; 0x14a4 <malloc+0xb4>
    1466:	28 1b       	sub	r18, r24
    1468:	39 0b       	sbc	r19, r25
    146a:	24 30       	cpi	r18, 0x04	; 4
    146c:	31 05       	cpc	r19, r1
    146e:	80 f4       	brcc	.+32     	; 0x1490 <malloc+0xa0>
    1470:	8a 81       	ldd	r24, Y+2	; 0x02
    1472:	9b 81       	ldd	r25, Y+3	; 0x03
    1474:	61 15       	cp	r22, r1
    1476:	71 05       	cpc	r23, r1
    1478:	21 f0       	breq	.+8      	; 0x1482 <malloc+0x92>
    147a:	fb 01       	movw	r30, r22
    147c:	93 83       	std	Z+3, r25	; 0x03
    147e:	82 83       	std	Z+2, r24	; 0x02
    1480:	04 c0       	rjmp	.+8      	; 0x148a <malloc+0x9a>
    1482:	90 93 a6 02 	sts	0x02A6, r25
    1486:	80 93 a5 02 	sts	0x02A5, r24
    148a:	fe 01       	movw	r30, r28
    148c:	32 96       	adiw	r30, 0x02	; 2
    148e:	44 c0       	rjmp	.+136    	; 0x1518 <malloc+0x128>
    1490:	fe 01       	movw	r30, r28
    1492:	e2 0f       	add	r30, r18
    1494:	f3 1f       	adc	r31, r19
    1496:	81 93       	st	Z+, r24
    1498:	91 93       	st	Z+, r25
    149a:	22 50       	subi	r18, 0x02	; 2
    149c:	31 09       	sbc	r19, r1
    149e:	39 83       	std	Y+1, r19	; 0x01
    14a0:	28 83       	st	Y, r18
    14a2:	3a c0       	rjmp	.+116    	; 0x1518 <malloc+0x128>
    14a4:	20 91 a3 02 	lds	r18, 0x02A3
    14a8:	30 91 a4 02 	lds	r19, 0x02A4
    14ac:	23 2b       	or	r18, r19
    14ae:	41 f4       	brne	.+16     	; 0x14c0 <malloc+0xd0>
    14b0:	20 91 02 01 	lds	r18, 0x0102
    14b4:	30 91 03 01 	lds	r19, 0x0103
    14b8:	30 93 a4 02 	sts	0x02A4, r19
    14bc:	20 93 a3 02 	sts	0x02A3, r18
    14c0:	20 91 00 01 	lds	r18, 0x0100
    14c4:	30 91 01 01 	lds	r19, 0x0101
    14c8:	21 15       	cp	r18, r1
    14ca:	31 05       	cpc	r19, r1
    14cc:	41 f4       	brne	.+16     	; 0x14de <malloc+0xee>
    14ce:	2d b7       	in	r18, 0x3d	; 61
    14d0:	3e b7       	in	r19, 0x3e	; 62
    14d2:	40 91 04 01 	lds	r20, 0x0104
    14d6:	50 91 05 01 	lds	r21, 0x0105
    14da:	24 1b       	sub	r18, r20
    14dc:	35 0b       	sbc	r19, r21
    14de:	e0 91 a3 02 	lds	r30, 0x02A3
    14e2:	f0 91 a4 02 	lds	r31, 0x02A4
    14e6:	e2 17       	cp	r30, r18
    14e8:	f3 07       	cpc	r31, r19
    14ea:	a0 f4       	brcc	.+40     	; 0x1514 <malloc+0x124>
    14ec:	2e 1b       	sub	r18, r30
    14ee:	3f 0b       	sbc	r19, r31
    14f0:	28 17       	cp	r18, r24
    14f2:	39 07       	cpc	r19, r25
    14f4:	78 f0       	brcs	.+30     	; 0x1514 <malloc+0x124>
    14f6:	ac 01       	movw	r20, r24
    14f8:	4e 5f       	subi	r20, 0xFE	; 254
    14fa:	5f 4f       	sbci	r21, 0xFF	; 255
    14fc:	24 17       	cp	r18, r20
    14fe:	35 07       	cpc	r19, r21
    1500:	48 f0       	brcs	.+18     	; 0x1514 <malloc+0x124>
    1502:	4e 0f       	add	r20, r30
    1504:	5f 1f       	adc	r21, r31
    1506:	50 93 a4 02 	sts	0x02A4, r21
    150a:	40 93 a3 02 	sts	0x02A3, r20
    150e:	81 93       	st	Z+, r24
    1510:	91 93       	st	Z+, r25
    1512:	02 c0       	rjmp	.+4      	; 0x1518 <malloc+0x128>
    1514:	e0 e0       	ldi	r30, 0x00	; 0
    1516:	f0 e0       	ldi	r31, 0x00	; 0
    1518:	cf 01       	movw	r24, r30
    151a:	df 91       	pop	r29
    151c:	cf 91       	pop	r28
    151e:	08 95       	ret

00001520 <free>:
    1520:	cf 93       	push	r28
    1522:	df 93       	push	r29
    1524:	00 97       	sbiw	r24, 0x00	; 0
    1526:	09 f4       	brne	.+2      	; 0x152a <free+0xa>
    1528:	87 c0       	rjmp	.+270    	; 0x1638 <free+0x118>
    152a:	fc 01       	movw	r30, r24
    152c:	32 97       	sbiw	r30, 0x02	; 2
    152e:	13 82       	std	Z+3, r1	; 0x03
    1530:	12 82       	std	Z+2, r1	; 0x02
    1532:	c0 91 a5 02 	lds	r28, 0x02A5
    1536:	d0 91 a6 02 	lds	r29, 0x02A6
    153a:	20 97       	sbiw	r28, 0x00	; 0
    153c:	81 f4       	brne	.+32     	; 0x155e <free+0x3e>
    153e:	20 81       	ld	r18, Z
    1540:	31 81       	ldd	r19, Z+1	; 0x01
    1542:	28 0f       	add	r18, r24
    1544:	39 1f       	adc	r19, r25
    1546:	80 91 a3 02 	lds	r24, 0x02A3
    154a:	90 91 a4 02 	lds	r25, 0x02A4
    154e:	82 17       	cp	r24, r18
    1550:	93 07       	cpc	r25, r19
    1552:	79 f5       	brne	.+94     	; 0x15b2 <free+0x92>
    1554:	f0 93 a4 02 	sts	0x02A4, r31
    1558:	e0 93 a3 02 	sts	0x02A3, r30
    155c:	6d c0       	rjmp	.+218    	; 0x1638 <free+0x118>
    155e:	de 01       	movw	r26, r28
    1560:	20 e0       	ldi	r18, 0x00	; 0
    1562:	30 e0       	ldi	r19, 0x00	; 0
    1564:	ae 17       	cp	r26, r30
    1566:	bf 07       	cpc	r27, r31
    1568:	50 f4       	brcc	.+20     	; 0x157e <free+0x5e>
    156a:	12 96       	adiw	r26, 0x02	; 2
    156c:	4d 91       	ld	r20, X+
    156e:	5c 91       	ld	r21, X
    1570:	13 97       	sbiw	r26, 0x03	; 3
    1572:	9d 01       	movw	r18, r26
    1574:	41 15       	cp	r20, r1
    1576:	51 05       	cpc	r21, r1
    1578:	09 f1       	breq	.+66     	; 0x15bc <free+0x9c>
    157a:	da 01       	movw	r26, r20
    157c:	f3 cf       	rjmp	.-26     	; 0x1564 <free+0x44>
    157e:	b3 83       	std	Z+3, r27	; 0x03
    1580:	a2 83       	std	Z+2, r26	; 0x02
    1582:	40 81       	ld	r20, Z
    1584:	51 81       	ldd	r21, Z+1	; 0x01
    1586:	84 0f       	add	r24, r20
    1588:	95 1f       	adc	r25, r21
    158a:	8a 17       	cp	r24, r26
    158c:	9b 07       	cpc	r25, r27
    158e:	71 f4       	brne	.+28     	; 0x15ac <free+0x8c>
    1590:	8d 91       	ld	r24, X+
    1592:	9c 91       	ld	r25, X
    1594:	11 97       	sbiw	r26, 0x01	; 1
    1596:	84 0f       	add	r24, r20
    1598:	95 1f       	adc	r25, r21
    159a:	02 96       	adiw	r24, 0x02	; 2
    159c:	91 83       	std	Z+1, r25	; 0x01
    159e:	80 83       	st	Z, r24
    15a0:	12 96       	adiw	r26, 0x02	; 2
    15a2:	8d 91       	ld	r24, X+
    15a4:	9c 91       	ld	r25, X
    15a6:	13 97       	sbiw	r26, 0x03	; 3
    15a8:	93 83       	std	Z+3, r25	; 0x03
    15aa:	82 83       	std	Z+2, r24	; 0x02
    15ac:	21 15       	cp	r18, r1
    15ae:	31 05       	cpc	r19, r1
    15b0:	29 f4       	brne	.+10     	; 0x15bc <free+0x9c>
    15b2:	f0 93 a6 02 	sts	0x02A6, r31
    15b6:	e0 93 a5 02 	sts	0x02A5, r30
    15ba:	3e c0       	rjmp	.+124    	; 0x1638 <free+0x118>
    15bc:	d9 01       	movw	r26, r18
    15be:	13 96       	adiw	r26, 0x03	; 3
    15c0:	fc 93       	st	X, r31
    15c2:	ee 93       	st	-X, r30
    15c4:	12 97       	sbiw	r26, 0x02	; 2
    15c6:	4d 91       	ld	r20, X+
    15c8:	5d 91       	ld	r21, X+
    15ca:	a4 0f       	add	r26, r20
    15cc:	b5 1f       	adc	r27, r21
    15ce:	ea 17       	cp	r30, r26
    15d0:	fb 07       	cpc	r31, r27
    15d2:	79 f4       	brne	.+30     	; 0x15f2 <free+0xd2>
    15d4:	80 81       	ld	r24, Z
    15d6:	91 81       	ldd	r25, Z+1	; 0x01
    15d8:	84 0f       	add	r24, r20
    15da:	95 1f       	adc	r25, r21
    15dc:	02 96       	adiw	r24, 0x02	; 2
    15de:	d9 01       	movw	r26, r18
    15e0:	11 96       	adiw	r26, 0x01	; 1
    15e2:	9c 93       	st	X, r25
    15e4:	8e 93       	st	-X, r24
    15e6:	82 81       	ldd	r24, Z+2	; 0x02
    15e8:	93 81       	ldd	r25, Z+3	; 0x03
    15ea:	13 96       	adiw	r26, 0x03	; 3
    15ec:	9c 93       	st	X, r25
    15ee:	8e 93       	st	-X, r24
    15f0:	12 97       	sbiw	r26, 0x02	; 2
    15f2:	e0 e0       	ldi	r30, 0x00	; 0
    15f4:	f0 e0       	ldi	r31, 0x00	; 0
    15f6:	8a 81       	ldd	r24, Y+2	; 0x02
    15f8:	9b 81       	ldd	r25, Y+3	; 0x03
    15fa:	00 97       	sbiw	r24, 0x00	; 0
    15fc:	19 f0       	breq	.+6      	; 0x1604 <free+0xe4>
    15fe:	fe 01       	movw	r30, r28
    1600:	ec 01       	movw	r28, r24
    1602:	f9 cf       	rjmp	.-14     	; 0x15f6 <free+0xd6>
    1604:	ce 01       	movw	r24, r28
    1606:	02 96       	adiw	r24, 0x02	; 2
    1608:	28 81       	ld	r18, Y
    160a:	39 81       	ldd	r19, Y+1	; 0x01
    160c:	82 0f       	add	r24, r18
    160e:	93 1f       	adc	r25, r19
    1610:	20 91 a3 02 	lds	r18, 0x02A3
    1614:	30 91 a4 02 	lds	r19, 0x02A4
    1618:	28 17       	cp	r18, r24
    161a:	39 07       	cpc	r19, r25
    161c:	69 f4       	brne	.+26     	; 0x1638 <free+0x118>
    161e:	30 97       	sbiw	r30, 0x00	; 0
    1620:	29 f4       	brne	.+10     	; 0x162c <free+0x10c>
    1622:	10 92 a6 02 	sts	0x02A6, r1
    1626:	10 92 a5 02 	sts	0x02A5, r1
    162a:	02 c0       	rjmp	.+4      	; 0x1630 <free+0x110>
    162c:	13 82       	std	Z+3, r1	; 0x03
    162e:	12 82       	std	Z+2, r1	; 0x02
    1630:	d0 93 a4 02 	sts	0x02A4, r29
    1634:	c0 93 a3 02 	sts	0x02A3, r28
    1638:	df 91       	pop	r29
    163a:	cf 91       	pop	r28
    163c:	08 95       	ret

0000163e <do_rand>:
    163e:	8f 92       	push	r8
    1640:	9f 92       	push	r9
    1642:	af 92       	push	r10
    1644:	bf 92       	push	r11
    1646:	cf 92       	push	r12
    1648:	df 92       	push	r13
    164a:	ef 92       	push	r14
    164c:	ff 92       	push	r15
    164e:	cf 93       	push	r28
    1650:	df 93       	push	r29
    1652:	ec 01       	movw	r28, r24
    1654:	68 81       	ld	r22, Y
    1656:	79 81       	ldd	r23, Y+1	; 0x01
    1658:	8a 81       	ldd	r24, Y+2	; 0x02
    165a:	9b 81       	ldd	r25, Y+3	; 0x03
    165c:	61 15       	cp	r22, r1
    165e:	71 05       	cpc	r23, r1
    1660:	81 05       	cpc	r24, r1
    1662:	91 05       	cpc	r25, r1
    1664:	21 f4       	brne	.+8      	; 0x166e <do_rand+0x30>
    1666:	64 e2       	ldi	r22, 0x24	; 36
    1668:	79 ed       	ldi	r23, 0xD9	; 217
    166a:	8b e5       	ldi	r24, 0x5B	; 91
    166c:	97 e0       	ldi	r25, 0x07	; 7
    166e:	2d e1       	ldi	r18, 0x1D	; 29
    1670:	33 ef       	ldi	r19, 0xF3	; 243
    1672:	41 e0       	ldi	r20, 0x01	; 1
    1674:	50 e0       	ldi	r21, 0x00	; 0
    1676:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <__divmodsi4>
    167a:	49 01       	movw	r8, r18
    167c:	5a 01       	movw	r10, r20
    167e:	9b 01       	movw	r18, r22
    1680:	ac 01       	movw	r20, r24
    1682:	a7 ea       	ldi	r26, 0xA7	; 167
    1684:	b1 e4       	ldi	r27, 0x41	; 65
    1686:	0e 94 c3 0e 	call	0x1d86	; 0x1d86 <__muluhisi3>
    168a:	6b 01       	movw	r12, r22
    168c:	7c 01       	movw	r14, r24
    168e:	ac ee       	ldi	r26, 0xEC	; 236
    1690:	b4 ef       	ldi	r27, 0xF4	; 244
    1692:	a5 01       	movw	r20, r10
    1694:	94 01       	movw	r18, r8
    1696:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <__mulohisi3>
    169a:	c6 0e       	add	r12, r22
    169c:	d7 1e       	adc	r13, r23
    169e:	e8 1e       	adc	r14, r24
    16a0:	f9 1e       	adc	r15, r25
    16a2:	f7 fe       	sbrs	r15, 7
    16a4:	06 c0       	rjmp	.+12     	; 0x16b2 <do_rand+0x74>
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	c8 1a       	sub	r12, r24
    16aa:	d1 08       	sbc	r13, r1
    16ac:	e1 08       	sbc	r14, r1
    16ae:	80 e8       	ldi	r24, 0x80	; 128
    16b0:	f8 0a       	sbc	r15, r24
    16b2:	c8 82       	st	Y, r12
    16b4:	d9 82       	std	Y+1, r13	; 0x01
    16b6:	ea 82       	std	Y+2, r14	; 0x02
    16b8:	fb 82       	std	Y+3, r15	; 0x03
    16ba:	c6 01       	movw	r24, r12
    16bc:	9f 77       	andi	r25, 0x7F	; 127
    16be:	df 91       	pop	r29
    16c0:	cf 91       	pop	r28
    16c2:	ff 90       	pop	r15
    16c4:	ef 90       	pop	r14
    16c6:	df 90       	pop	r13
    16c8:	cf 90       	pop	r12
    16ca:	bf 90       	pop	r11
    16cc:	af 90       	pop	r10
    16ce:	9f 90       	pop	r9
    16d0:	8f 90       	pop	r8
    16d2:	08 95       	ret

000016d4 <rand_r>:
    16d4:	0e 94 1f 0b 	call	0x163e	; 0x163e <do_rand>
    16d8:	08 95       	ret

000016da <rand>:
    16da:	86 e0       	ldi	r24, 0x06	; 6
    16dc:	91 e0       	ldi	r25, 0x01	; 1
    16de:	0e 94 1f 0b 	call	0x163e	; 0x163e <do_rand>
    16e2:	08 95       	ret

000016e4 <srand>:
    16e4:	a0 e0       	ldi	r26, 0x00	; 0
    16e6:	b0 e0       	ldi	r27, 0x00	; 0
    16e8:	80 93 06 01 	sts	0x0106, r24
    16ec:	90 93 07 01 	sts	0x0107, r25
    16f0:	a0 93 08 01 	sts	0x0108, r26
    16f4:	b0 93 09 01 	sts	0x0109, r27
    16f8:	08 95       	ret

000016fa <fdevopen>:
    16fa:	0f 93       	push	r16
    16fc:	1f 93       	push	r17
    16fe:	cf 93       	push	r28
    1700:	df 93       	push	r29
    1702:	ec 01       	movw	r28, r24
    1704:	8b 01       	movw	r16, r22
    1706:	00 97       	sbiw	r24, 0x00	; 0
    1708:	31 f4       	brne	.+12     	; 0x1716 <fdevopen+0x1c>
    170a:	61 15       	cp	r22, r1
    170c:	71 05       	cpc	r23, r1
    170e:	19 f4       	brne	.+6      	; 0x1716 <fdevopen+0x1c>
    1710:	80 e0       	ldi	r24, 0x00	; 0
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	38 c0       	rjmp	.+112    	; 0x1786 <fdevopen+0x8c>
    1716:	6e e0       	ldi	r22, 0x0E	; 14
    1718:	70 e0       	ldi	r23, 0x00	; 0
    171a:	81 e0       	ldi	r24, 0x01	; 1
    171c:	90 e0       	ldi	r25, 0x00	; 0
    171e:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <calloc>
    1722:	fc 01       	movw	r30, r24
    1724:	00 97       	sbiw	r24, 0x00	; 0
    1726:	a1 f3       	breq	.-24     	; 0x1710 <fdevopen+0x16>
    1728:	80 e8       	ldi	r24, 0x80	; 128
    172a:	83 83       	std	Z+3, r24	; 0x03
    172c:	01 15       	cp	r16, r1
    172e:	11 05       	cpc	r17, r1
    1730:	71 f0       	breq	.+28     	; 0x174e <fdevopen+0x54>
    1732:	13 87       	std	Z+11, r17	; 0x0b
    1734:	02 87       	std	Z+10, r16	; 0x0a
    1736:	81 e8       	ldi	r24, 0x81	; 129
    1738:	83 83       	std	Z+3, r24	; 0x03
    173a:	80 91 a7 02 	lds	r24, 0x02A7
    173e:	90 91 a8 02 	lds	r25, 0x02A8
    1742:	89 2b       	or	r24, r25
    1744:	21 f4       	brne	.+8      	; 0x174e <fdevopen+0x54>
    1746:	f0 93 a8 02 	sts	0x02A8, r31
    174a:	e0 93 a7 02 	sts	0x02A7, r30
    174e:	20 97       	sbiw	r28, 0x00	; 0
    1750:	c9 f0       	breq	.+50     	; 0x1784 <fdevopen+0x8a>
    1752:	d1 87       	std	Z+9, r29	; 0x09
    1754:	c0 87       	std	Z+8, r28	; 0x08
    1756:	83 81       	ldd	r24, Z+3	; 0x03
    1758:	82 60       	ori	r24, 0x02	; 2
    175a:	83 83       	std	Z+3, r24	; 0x03
    175c:	80 91 a9 02 	lds	r24, 0x02A9
    1760:	90 91 aa 02 	lds	r25, 0x02AA
    1764:	89 2b       	or	r24, r25
    1766:	71 f4       	brne	.+28     	; 0x1784 <fdevopen+0x8a>
    1768:	f0 93 aa 02 	sts	0x02AA, r31
    176c:	e0 93 a9 02 	sts	0x02A9, r30
    1770:	80 91 ab 02 	lds	r24, 0x02AB
    1774:	90 91 ac 02 	lds	r25, 0x02AC
    1778:	89 2b       	or	r24, r25
    177a:	21 f4       	brne	.+8      	; 0x1784 <fdevopen+0x8a>
    177c:	f0 93 ac 02 	sts	0x02AC, r31
    1780:	e0 93 ab 02 	sts	0x02AB, r30
    1784:	cf 01       	movw	r24, r30
    1786:	df 91       	pop	r29
    1788:	cf 91       	pop	r28
    178a:	1f 91       	pop	r17
    178c:	0f 91       	pop	r16
    178e:	08 95       	ret

00001790 <printf>:
    1790:	a0 e0       	ldi	r26, 0x00	; 0
    1792:	b0 e0       	ldi	r27, 0x00	; 0
    1794:	ee ec       	ldi	r30, 0xCE	; 206
    1796:	fb e0       	ldi	r31, 0x0B	; 11
    1798:	0c 94 e6 0e 	jmp	0x1dcc	; 0x1dcc <__prologue_saves__+0x20>
    179c:	fe 01       	movw	r30, r28
    179e:	35 96       	adiw	r30, 0x05	; 5
    17a0:	61 91       	ld	r22, Z+
    17a2:	71 91       	ld	r23, Z+
    17a4:	af 01       	movw	r20, r30
    17a6:	80 91 a9 02 	lds	r24, 0x02A9
    17aa:	90 91 aa 02 	lds	r25, 0x02AA
    17ae:	0e 94 09 0c 	call	0x1812	; 0x1812 <vfprintf>
    17b2:	e2 e0       	ldi	r30, 0x02	; 2
    17b4:	0c 94 02 0f 	jmp	0x1e04	; 0x1e04 <__epilogue_restores__+0x20>

000017b8 <puts>:
    17b8:	0f 93       	push	r16
    17ba:	1f 93       	push	r17
    17bc:	cf 93       	push	r28
    17be:	df 93       	push	r29
    17c0:	e0 91 a9 02 	lds	r30, 0x02A9
    17c4:	f0 91 aa 02 	lds	r31, 0x02AA
    17c8:	23 81       	ldd	r18, Z+3	; 0x03
    17ca:	21 ff       	sbrs	r18, 1
    17cc:	1b c0       	rjmp	.+54     	; 0x1804 <puts+0x4c>
    17ce:	ec 01       	movw	r28, r24
    17d0:	00 e0       	ldi	r16, 0x00	; 0
    17d2:	10 e0       	ldi	r17, 0x00	; 0
    17d4:	89 91       	ld	r24, Y+
    17d6:	60 91 a9 02 	lds	r22, 0x02A9
    17da:	70 91 aa 02 	lds	r23, 0x02AA
    17de:	db 01       	movw	r26, r22
    17e0:	18 96       	adiw	r26, 0x08	; 8
    17e2:	ed 91       	ld	r30, X+
    17e4:	fc 91       	ld	r31, X
    17e6:	19 97       	sbiw	r26, 0x09	; 9
    17e8:	88 23       	and	r24, r24
    17ea:	31 f0       	breq	.+12     	; 0x17f8 <puts+0x40>
    17ec:	09 95       	icall
    17ee:	89 2b       	or	r24, r25
    17f0:	89 f3       	breq	.-30     	; 0x17d4 <puts+0x1c>
    17f2:	0f ef       	ldi	r16, 0xFF	; 255
    17f4:	1f ef       	ldi	r17, 0xFF	; 255
    17f6:	ee cf       	rjmp	.-36     	; 0x17d4 <puts+0x1c>
    17f8:	8a e0       	ldi	r24, 0x0A	; 10
    17fa:	09 95       	icall
    17fc:	89 2b       	or	r24, r25
    17fe:	11 f4       	brne	.+4      	; 0x1804 <puts+0x4c>
    1800:	c8 01       	movw	r24, r16
    1802:	02 c0       	rjmp	.+4      	; 0x1808 <puts+0x50>
    1804:	8f ef       	ldi	r24, 0xFF	; 255
    1806:	9f ef       	ldi	r25, 0xFF	; 255
    1808:	df 91       	pop	r29
    180a:	cf 91       	pop	r28
    180c:	1f 91       	pop	r17
    180e:	0f 91       	pop	r16
    1810:	08 95       	ret

00001812 <vfprintf>:
    1812:	ac e0       	ldi	r26, 0x0C	; 12
    1814:	b0 e0       	ldi	r27, 0x00	; 0
    1816:	ef e0       	ldi	r30, 0x0F	; 15
    1818:	fc e0       	ldi	r31, 0x0C	; 12
    181a:	0c 94 d6 0e 	jmp	0x1dac	; 0x1dac <__prologue_saves__>
    181e:	7c 01       	movw	r14, r24
    1820:	6b 01       	movw	r12, r22
    1822:	8a 01       	movw	r16, r20
    1824:	fc 01       	movw	r30, r24
    1826:	17 82       	std	Z+7, r1	; 0x07
    1828:	16 82       	std	Z+6, r1	; 0x06
    182a:	83 81       	ldd	r24, Z+3	; 0x03
    182c:	81 ff       	sbrs	r24, 1
    182e:	bd c1       	rjmp	.+890    	; 0x1baa <vfprintf+0x398>
    1830:	ce 01       	movw	r24, r28
    1832:	01 96       	adiw	r24, 0x01	; 1
    1834:	4c 01       	movw	r8, r24
    1836:	f7 01       	movw	r30, r14
    1838:	93 81       	ldd	r25, Z+3	; 0x03
    183a:	f6 01       	movw	r30, r12
    183c:	93 fd       	sbrc	r25, 3
    183e:	85 91       	lpm	r24, Z+
    1840:	93 ff       	sbrs	r25, 3
    1842:	81 91       	ld	r24, Z+
    1844:	6f 01       	movw	r12, r30
    1846:	88 23       	and	r24, r24
    1848:	09 f4       	brne	.+2      	; 0x184c <vfprintf+0x3a>
    184a:	ab c1       	rjmp	.+854    	; 0x1ba2 <vfprintf+0x390>
    184c:	85 32       	cpi	r24, 0x25	; 37
    184e:	39 f4       	brne	.+14     	; 0x185e <vfprintf+0x4c>
    1850:	93 fd       	sbrc	r25, 3
    1852:	85 91       	lpm	r24, Z+
    1854:	93 ff       	sbrs	r25, 3
    1856:	81 91       	ld	r24, Z+
    1858:	6f 01       	movw	r12, r30
    185a:	85 32       	cpi	r24, 0x25	; 37
    185c:	29 f4       	brne	.+10     	; 0x1868 <vfprintf+0x56>
    185e:	b7 01       	movw	r22, r14
    1860:	90 e0       	ldi	r25, 0x00	; 0
    1862:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <fputc>
    1866:	e7 cf       	rjmp	.-50     	; 0x1836 <vfprintf+0x24>
    1868:	51 2c       	mov	r5, r1
    186a:	31 2c       	mov	r3, r1
    186c:	20 e0       	ldi	r18, 0x00	; 0
    186e:	20 32       	cpi	r18, 0x20	; 32
    1870:	a0 f4       	brcc	.+40     	; 0x189a <vfprintf+0x88>
    1872:	8b 32       	cpi	r24, 0x2B	; 43
    1874:	69 f0       	breq	.+26     	; 0x1890 <vfprintf+0x7e>
    1876:	30 f4       	brcc	.+12     	; 0x1884 <vfprintf+0x72>
    1878:	80 32       	cpi	r24, 0x20	; 32
    187a:	59 f0       	breq	.+22     	; 0x1892 <vfprintf+0x80>
    187c:	83 32       	cpi	r24, 0x23	; 35
    187e:	69 f4       	brne	.+26     	; 0x189a <vfprintf+0x88>
    1880:	20 61       	ori	r18, 0x10	; 16
    1882:	2c c0       	rjmp	.+88     	; 0x18dc <vfprintf+0xca>
    1884:	8d 32       	cpi	r24, 0x2D	; 45
    1886:	39 f0       	breq	.+14     	; 0x1896 <vfprintf+0x84>
    1888:	80 33       	cpi	r24, 0x30	; 48
    188a:	39 f4       	brne	.+14     	; 0x189a <vfprintf+0x88>
    188c:	21 60       	ori	r18, 0x01	; 1
    188e:	26 c0       	rjmp	.+76     	; 0x18dc <vfprintf+0xca>
    1890:	22 60       	ori	r18, 0x02	; 2
    1892:	24 60       	ori	r18, 0x04	; 4
    1894:	23 c0       	rjmp	.+70     	; 0x18dc <vfprintf+0xca>
    1896:	28 60       	ori	r18, 0x08	; 8
    1898:	21 c0       	rjmp	.+66     	; 0x18dc <vfprintf+0xca>
    189a:	27 fd       	sbrc	r18, 7
    189c:	27 c0       	rjmp	.+78     	; 0x18ec <vfprintf+0xda>
    189e:	30 ed       	ldi	r19, 0xD0	; 208
    18a0:	38 0f       	add	r19, r24
    18a2:	3a 30       	cpi	r19, 0x0A	; 10
    18a4:	78 f4       	brcc	.+30     	; 0x18c4 <vfprintf+0xb2>
    18a6:	26 ff       	sbrs	r18, 6
    18a8:	06 c0       	rjmp	.+12     	; 0x18b6 <vfprintf+0xa4>
    18aa:	fa e0       	ldi	r31, 0x0A	; 10
    18ac:	5f 9e       	mul	r5, r31
    18ae:	30 0d       	add	r19, r0
    18b0:	11 24       	eor	r1, r1
    18b2:	53 2e       	mov	r5, r19
    18b4:	13 c0       	rjmp	.+38     	; 0x18dc <vfprintf+0xca>
    18b6:	8a e0       	ldi	r24, 0x0A	; 10
    18b8:	38 9e       	mul	r3, r24
    18ba:	30 0d       	add	r19, r0
    18bc:	11 24       	eor	r1, r1
    18be:	33 2e       	mov	r3, r19
    18c0:	20 62       	ori	r18, 0x20	; 32
    18c2:	0c c0       	rjmp	.+24     	; 0x18dc <vfprintf+0xca>
    18c4:	8e 32       	cpi	r24, 0x2E	; 46
    18c6:	21 f4       	brne	.+8      	; 0x18d0 <vfprintf+0xbe>
    18c8:	26 fd       	sbrc	r18, 6
    18ca:	6b c1       	rjmp	.+726    	; 0x1ba2 <vfprintf+0x390>
    18cc:	20 64       	ori	r18, 0x40	; 64
    18ce:	06 c0       	rjmp	.+12     	; 0x18dc <vfprintf+0xca>
    18d0:	8c 36       	cpi	r24, 0x6C	; 108
    18d2:	11 f4       	brne	.+4      	; 0x18d8 <vfprintf+0xc6>
    18d4:	20 68       	ori	r18, 0x80	; 128
    18d6:	02 c0       	rjmp	.+4      	; 0x18dc <vfprintf+0xca>
    18d8:	88 36       	cpi	r24, 0x68	; 104
    18da:	41 f4       	brne	.+16     	; 0x18ec <vfprintf+0xda>
    18dc:	f6 01       	movw	r30, r12
    18de:	93 fd       	sbrc	r25, 3
    18e0:	85 91       	lpm	r24, Z+
    18e2:	93 ff       	sbrs	r25, 3
    18e4:	81 91       	ld	r24, Z+
    18e6:	6f 01       	movw	r12, r30
    18e8:	81 11       	cpse	r24, r1
    18ea:	c1 cf       	rjmp	.-126    	; 0x186e <vfprintf+0x5c>
    18ec:	98 2f       	mov	r25, r24
    18ee:	9f 7d       	andi	r25, 0xDF	; 223
    18f0:	95 54       	subi	r25, 0x45	; 69
    18f2:	93 30       	cpi	r25, 0x03	; 3
    18f4:	28 f4       	brcc	.+10     	; 0x1900 <vfprintf+0xee>
    18f6:	0c 5f       	subi	r16, 0xFC	; 252
    18f8:	1f 4f       	sbci	r17, 0xFF	; 255
    18fa:	ff e3       	ldi	r31, 0x3F	; 63
    18fc:	f9 83       	std	Y+1, r31	; 0x01
    18fe:	0d c0       	rjmp	.+26     	; 0x191a <vfprintf+0x108>
    1900:	83 36       	cpi	r24, 0x63	; 99
    1902:	31 f0       	breq	.+12     	; 0x1910 <vfprintf+0xfe>
    1904:	83 37       	cpi	r24, 0x73	; 115
    1906:	71 f0       	breq	.+28     	; 0x1924 <vfprintf+0x112>
    1908:	83 35       	cpi	r24, 0x53	; 83
    190a:	09 f0       	breq	.+2      	; 0x190e <vfprintf+0xfc>
    190c:	5b c0       	rjmp	.+182    	; 0x19c4 <vfprintf+0x1b2>
    190e:	22 c0       	rjmp	.+68     	; 0x1954 <vfprintf+0x142>
    1910:	f8 01       	movw	r30, r16
    1912:	80 81       	ld	r24, Z
    1914:	89 83       	std	Y+1, r24	; 0x01
    1916:	0e 5f       	subi	r16, 0xFE	; 254
    1918:	1f 4f       	sbci	r17, 0xFF	; 255
    191a:	44 24       	eor	r4, r4
    191c:	43 94       	inc	r4
    191e:	51 2c       	mov	r5, r1
    1920:	54 01       	movw	r10, r8
    1922:	15 c0       	rjmp	.+42     	; 0x194e <vfprintf+0x13c>
    1924:	38 01       	movw	r6, r16
    1926:	f2 e0       	ldi	r31, 0x02	; 2
    1928:	6f 0e       	add	r6, r31
    192a:	71 1c       	adc	r7, r1
    192c:	f8 01       	movw	r30, r16
    192e:	a0 80       	ld	r10, Z
    1930:	b1 80       	ldd	r11, Z+1	; 0x01
    1932:	26 ff       	sbrs	r18, 6
    1934:	03 c0       	rjmp	.+6      	; 0x193c <vfprintf+0x12a>
    1936:	65 2d       	mov	r22, r5
    1938:	70 e0       	ldi	r23, 0x00	; 0
    193a:	02 c0       	rjmp	.+4      	; 0x1940 <vfprintf+0x12e>
    193c:	6f ef       	ldi	r22, 0xFF	; 255
    193e:	7f ef       	ldi	r23, 0xFF	; 255
    1940:	c5 01       	movw	r24, r10
    1942:	2c 87       	std	Y+12, r18	; 0x0c
    1944:	0e 94 09 0e 	call	0x1c12	; 0x1c12 <strnlen>
    1948:	2c 01       	movw	r4, r24
    194a:	83 01       	movw	r16, r6
    194c:	2c 85       	ldd	r18, Y+12	; 0x0c
    194e:	2f 77       	andi	r18, 0x7F	; 127
    1950:	22 2e       	mov	r2, r18
    1952:	17 c0       	rjmp	.+46     	; 0x1982 <vfprintf+0x170>
    1954:	38 01       	movw	r6, r16
    1956:	f2 e0       	ldi	r31, 0x02	; 2
    1958:	6f 0e       	add	r6, r31
    195a:	71 1c       	adc	r7, r1
    195c:	f8 01       	movw	r30, r16
    195e:	a0 80       	ld	r10, Z
    1960:	b1 80       	ldd	r11, Z+1	; 0x01
    1962:	26 ff       	sbrs	r18, 6
    1964:	03 c0       	rjmp	.+6      	; 0x196c <vfprintf+0x15a>
    1966:	65 2d       	mov	r22, r5
    1968:	70 e0       	ldi	r23, 0x00	; 0
    196a:	02 c0       	rjmp	.+4      	; 0x1970 <vfprintf+0x15e>
    196c:	6f ef       	ldi	r22, 0xFF	; 255
    196e:	7f ef       	ldi	r23, 0xFF	; 255
    1970:	c5 01       	movw	r24, r10
    1972:	2c 87       	std	Y+12, r18	; 0x0c
    1974:	0e 94 f7 0d 	call	0x1bee	; 0x1bee <strnlen_P>
    1978:	2c 01       	movw	r4, r24
    197a:	2c 85       	ldd	r18, Y+12	; 0x0c
    197c:	20 68       	ori	r18, 0x80	; 128
    197e:	22 2e       	mov	r2, r18
    1980:	83 01       	movw	r16, r6
    1982:	23 fc       	sbrc	r2, 3
    1984:	1b c0       	rjmp	.+54     	; 0x19bc <vfprintf+0x1aa>
    1986:	83 2d       	mov	r24, r3
    1988:	90 e0       	ldi	r25, 0x00	; 0
    198a:	48 16       	cp	r4, r24
    198c:	59 06       	cpc	r5, r25
    198e:	b0 f4       	brcc	.+44     	; 0x19bc <vfprintf+0x1aa>
    1990:	b7 01       	movw	r22, r14
    1992:	80 e2       	ldi	r24, 0x20	; 32
    1994:	90 e0       	ldi	r25, 0x00	; 0
    1996:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <fputc>
    199a:	3a 94       	dec	r3
    199c:	f4 cf       	rjmp	.-24     	; 0x1986 <vfprintf+0x174>
    199e:	f5 01       	movw	r30, r10
    19a0:	27 fc       	sbrc	r2, 7
    19a2:	85 91       	lpm	r24, Z+
    19a4:	27 fe       	sbrs	r2, 7
    19a6:	81 91       	ld	r24, Z+
    19a8:	5f 01       	movw	r10, r30
    19aa:	b7 01       	movw	r22, r14
    19ac:	90 e0       	ldi	r25, 0x00	; 0
    19ae:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <fputc>
    19b2:	31 10       	cpse	r3, r1
    19b4:	3a 94       	dec	r3
    19b6:	f1 e0       	ldi	r31, 0x01	; 1
    19b8:	4f 1a       	sub	r4, r31
    19ba:	51 08       	sbc	r5, r1
    19bc:	41 14       	cp	r4, r1
    19be:	51 04       	cpc	r5, r1
    19c0:	71 f7       	brne	.-36     	; 0x199e <vfprintf+0x18c>
    19c2:	e5 c0       	rjmp	.+458    	; 0x1b8e <vfprintf+0x37c>
    19c4:	84 36       	cpi	r24, 0x64	; 100
    19c6:	11 f0       	breq	.+4      	; 0x19cc <vfprintf+0x1ba>
    19c8:	89 36       	cpi	r24, 0x69	; 105
    19ca:	39 f5       	brne	.+78     	; 0x1a1a <vfprintf+0x208>
    19cc:	f8 01       	movw	r30, r16
    19ce:	27 ff       	sbrs	r18, 7
    19d0:	07 c0       	rjmp	.+14     	; 0x19e0 <vfprintf+0x1ce>
    19d2:	60 81       	ld	r22, Z
    19d4:	71 81       	ldd	r23, Z+1	; 0x01
    19d6:	82 81       	ldd	r24, Z+2	; 0x02
    19d8:	93 81       	ldd	r25, Z+3	; 0x03
    19da:	0c 5f       	subi	r16, 0xFC	; 252
    19dc:	1f 4f       	sbci	r17, 0xFF	; 255
    19de:	08 c0       	rjmp	.+16     	; 0x19f0 <vfprintf+0x1de>
    19e0:	60 81       	ld	r22, Z
    19e2:	71 81       	ldd	r23, Z+1	; 0x01
    19e4:	88 27       	eor	r24, r24
    19e6:	77 fd       	sbrc	r23, 7
    19e8:	80 95       	com	r24
    19ea:	98 2f       	mov	r25, r24
    19ec:	0e 5f       	subi	r16, 0xFE	; 254
    19ee:	1f 4f       	sbci	r17, 0xFF	; 255
    19f0:	2f 76       	andi	r18, 0x6F	; 111
    19f2:	b2 2e       	mov	r11, r18
    19f4:	97 ff       	sbrs	r25, 7
    19f6:	09 c0       	rjmp	.+18     	; 0x1a0a <vfprintf+0x1f8>
    19f8:	90 95       	com	r25
    19fa:	80 95       	com	r24
    19fc:	70 95       	com	r23
    19fe:	61 95       	neg	r22
    1a00:	7f 4f       	sbci	r23, 0xFF	; 255
    1a02:	8f 4f       	sbci	r24, 0xFF	; 255
    1a04:	9f 4f       	sbci	r25, 0xFF	; 255
    1a06:	20 68       	ori	r18, 0x80	; 128
    1a08:	b2 2e       	mov	r11, r18
    1a0a:	2a e0       	ldi	r18, 0x0A	; 10
    1a0c:	30 e0       	ldi	r19, 0x00	; 0
    1a0e:	a4 01       	movw	r20, r8
    1a10:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <__ultoa_invert>
    1a14:	a8 2e       	mov	r10, r24
    1a16:	a8 18       	sub	r10, r8
    1a18:	44 c0       	rjmp	.+136    	; 0x1aa2 <vfprintf+0x290>
    1a1a:	85 37       	cpi	r24, 0x75	; 117
    1a1c:	29 f4       	brne	.+10     	; 0x1a28 <vfprintf+0x216>
    1a1e:	2f 7e       	andi	r18, 0xEF	; 239
    1a20:	b2 2e       	mov	r11, r18
    1a22:	2a e0       	ldi	r18, 0x0A	; 10
    1a24:	30 e0       	ldi	r19, 0x00	; 0
    1a26:	25 c0       	rjmp	.+74     	; 0x1a72 <vfprintf+0x260>
    1a28:	f2 2f       	mov	r31, r18
    1a2a:	f9 7f       	andi	r31, 0xF9	; 249
    1a2c:	bf 2e       	mov	r11, r31
    1a2e:	8f 36       	cpi	r24, 0x6F	; 111
    1a30:	c1 f0       	breq	.+48     	; 0x1a62 <vfprintf+0x250>
    1a32:	18 f4       	brcc	.+6      	; 0x1a3a <vfprintf+0x228>
    1a34:	88 35       	cpi	r24, 0x58	; 88
    1a36:	79 f0       	breq	.+30     	; 0x1a56 <vfprintf+0x244>
    1a38:	b4 c0       	rjmp	.+360    	; 0x1ba2 <vfprintf+0x390>
    1a3a:	80 37       	cpi	r24, 0x70	; 112
    1a3c:	19 f0       	breq	.+6      	; 0x1a44 <vfprintf+0x232>
    1a3e:	88 37       	cpi	r24, 0x78	; 120
    1a40:	21 f0       	breq	.+8      	; 0x1a4a <vfprintf+0x238>
    1a42:	af c0       	rjmp	.+350    	; 0x1ba2 <vfprintf+0x390>
    1a44:	2f 2f       	mov	r18, r31
    1a46:	20 61       	ori	r18, 0x10	; 16
    1a48:	b2 2e       	mov	r11, r18
    1a4a:	b4 fe       	sbrs	r11, 4
    1a4c:	0d c0       	rjmp	.+26     	; 0x1a68 <vfprintf+0x256>
    1a4e:	8b 2d       	mov	r24, r11
    1a50:	84 60       	ori	r24, 0x04	; 4
    1a52:	b8 2e       	mov	r11, r24
    1a54:	09 c0       	rjmp	.+18     	; 0x1a68 <vfprintf+0x256>
    1a56:	24 ff       	sbrs	r18, 4
    1a58:	0a c0       	rjmp	.+20     	; 0x1a6e <vfprintf+0x25c>
    1a5a:	9f 2f       	mov	r25, r31
    1a5c:	96 60       	ori	r25, 0x06	; 6
    1a5e:	b9 2e       	mov	r11, r25
    1a60:	06 c0       	rjmp	.+12     	; 0x1a6e <vfprintf+0x25c>
    1a62:	28 e0       	ldi	r18, 0x08	; 8
    1a64:	30 e0       	ldi	r19, 0x00	; 0
    1a66:	05 c0       	rjmp	.+10     	; 0x1a72 <vfprintf+0x260>
    1a68:	20 e1       	ldi	r18, 0x10	; 16
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	02 c0       	rjmp	.+4      	; 0x1a72 <vfprintf+0x260>
    1a6e:	20 e1       	ldi	r18, 0x10	; 16
    1a70:	32 e0       	ldi	r19, 0x02	; 2
    1a72:	f8 01       	movw	r30, r16
    1a74:	b7 fe       	sbrs	r11, 7
    1a76:	07 c0       	rjmp	.+14     	; 0x1a86 <vfprintf+0x274>
    1a78:	60 81       	ld	r22, Z
    1a7a:	71 81       	ldd	r23, Z+1	; 0x01
    1a7c:	82 81       	ldd	r24, Z+2	; 0x02
    1a7e:	93 81       	ldd	r25, Z+3	; 0x03
    1a80:	0c 5f       	subi	r16, 0xFC	; 252
    1a82:	1f 4f       	sbci	r17, 0xFF	; 255
    1a84:	06 c0       	rjmp	.+12     	; 0x1a92 <vfprintf+0x280>
    1a86:	60 81       	ld	r22, Z
    1a88:	71 81       	ldd	r23, Z+1	; 0x01
    1a8a:	80 e0       	ldi	r24, 0x00	; 0
    1a8c:	90 e0       	ldi	r25, 0x00	; 0
    1a8e:	0e 5f       	subi	r16, 0xFE	; 254
    1a90:	1f 4f       	sbci	r17, 0xFF	; 255
    1a92:	a4 01       	movw	r20, r8
    1a94:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <__ultoa_invert>
    1a98:	a8 2e       	mov	r10, r24
    1a9a:	a8 18       	sub	r10, r8
    1a9c:	fb 2d       	mov	r31, r11
    1a9e:	ff 77       	andi	r31, 0x7F	; 127
    1aa0:	bf 2e       	mov	r11, r31
    1aa2:	b6 fe       	sbrs	r11, 6
    1aa4:	0b c0       	rjmp	.+22     	; 0x1abc <vfprintf+0x2aa>
    1aa6:	2b 2d       	mov	r18, r11
    1aa8:	2e 7f       	andi	r18, 0xFE	; 254
    1aaa:	a5 14       	cp	r10, r5
    1aac:	50 f4       	brcc	.+20     	; 0x1ac2 <vfprintf+0x2b0>
    1aae:	b4 fe       	sbrs	r11, 4
    1ab0:	0a c0       	rjmp	.+20     	; 0x1ac6 <vfprintf+0x2b4>
    1ab2:	b2 fc       	sbrc	r11, 2
    1ab4:	08 c0       	rjmp	.+16     	; 0x1ac6 <vfprintf+0x2b4>
    1ab6:	2b 2d       	mov	r18, r11
    1ab8:	2e 7e       	andi	r18, 0xEE	; 238
    1aba:	05 c0       	rjmp	.+10     	; 0x1ac6 <vfprintf+0x2b4>
    1abc:	7a 2c       	mov	r7, r10
    1abe:	2b 2d       	mov	r18, r11
    1ac0:	03 c0       	rjmp	.+6      	; 0x1ac8 <vfprintf+0x2b6>
    1ac2:	7a 2c       	mov	r7, r10
    1ac4:	01 c0       	rjmp	.+2      	; 0x1ac8 <vfprintf+0x2b6>
    1ac6:	75 2c       	mov	r7, r5
    1ac8:	24 ff       	sbrs	r18, 4
    1aca:	0d c0       	rjmp	.+26     	; 0x1ae6 <vfprintf+0x2d4>
    1acc:	fe 01       	movw	r30, r28
    1ace:	ea 0d       	add	r30, r10
    1ad0:	f1 1d       	adc	r31, r1
    1ad2:	80 81       	ld	r24, Z
    1ad4:	80 33       	cpi	r24, 0x30	; 48
    1ad6:	11 f4       	brne	.+4      	; 0x1adc <vfprintf+0x2ca>
    1ad8:	29 7e       	andi	r18, 0xE9	; 233
    1ada:	09 c0       	rjmp	.+18     	; 0x1aee <vfprintf+0x2dc>
    1adc:	22 ff       	sbrs	r18, 2
    1ade:	06 c0       	rjmp	.+12     	; 0x1aec <vfprintf+0x2da>
    1ae0:	73 94       	inc	r7
    1ae2:	73 94       	inc	r7
    1ae4:	04 c0       	rjmp	.+8      	; 0x1aee <vfprintf+0x2dc>
    1ae6:	82 2f       	mov	r24, r18
    1ae8:	86 78       	andi	r24, 0x86	; 134
    1aea:	09 f0       	breq	.+2      	; 0x1aee <vfprintf+0x2dc>
    1aec:	73 94       	inc	r7
    1aee:	23 fd       	sbrc	r18, 3
    1af0:	13 c0       	rjmp	.+38     	; 0x1b18 <vfprintf+0x306>
    1af2:	20 ff       	sbrs	r18, 0
    1af4:	06 c0       	rjmp	.+12     	; 0x1b02 <vfprintf+0x2f0>
    1af6:	5a 2c       	mov	r5, r10
    1af8:	73 14       	cp	r7, r3
    1afa:	18 f4       	brcc	.+6      	; 0x1b02 <vfprintf+0x2f0>
    1afc:	53 0c       	add	r5, r3
    1afe:	57 18       	sub	r5, r7
    1b00:	73 2c       	mov	r7, r3
    1b02:	73 14       	cp	r7, r3
    1b04:	68 f4       	brcc	.+26     	; 0x1b20 <vfprintf+0x30e>
    1b06:	b7 01       	movw	r22, r14
    1b08:	80 e2       	ldi	r24, 0x20	; 32
    1b0a:	90 e0       	ldi	r25, 0x00	; 0
    1b0c:	2c 87       	std	Y+12, r18	; 0x0c
    1b0e:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <fputc>
    1b12:	73 94       	inc	r7
    1b14:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b16:	f5 cf       	rjmp	.-22     	; 0x1b02 <vfprintf+0x2f0>
    1b18:	73 14       	cp	r7, r3
    1b1a:	10 f4       	brcc	.+4      	; 0x1b20 <vfprintf+0x30e>
    1b1c:	37 18       	sub	r3, r7
    1b1e:	01 c0       	rjmp	.+2      	; 0x1b22 <vfprintf+0x310>
    1b20:	31 2c       	mov	r3, r1
    1b22:	24 ff       	sbrs	r18, 4
    1b24:	12 c0       	rjmp	.+36     	; 0x1b4a <vfprintf+0x338>
    1b26:	b7 01       	movw	r22, r14
    1b28:	80 e3       	ldi	r24, 0x30	; 48
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	2c 87       	std	Y+12, r18	; 0x0c
    1b2e:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <fputc>
    1b32:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b34:	22 ff       	sbrs	r18, 2
    1b36:	17 c0       	rjmp	.+46     	; 0x1b66 <vfprintf+0x354>
    1b38:	21 ff       	sbrs	r18, 1
    1b3a:	03 c0       	rjmp	.+6      	; 0x1b42 <vfprintf+0x330>
    1b3c:	88 e5       	ldi	r24, 0x58	; 88
    1b3e:	90 e0       	ldi	r25, 0x00	; 0
    1b40:	02 c0       	rjmp	.+4      	; 0x1b46 <vfprintf+0x334>
    1b42:	88 e7       	ldi	r24, 0x78	; 120
    1b44:	90 e0       	ldi	r25, 0x00	; 0
    1b46:	b7 01       	movw	r22, r14
    1b48:	0c c0       	rjmp	.+24     	; 0x1b62 <vfprintf+0x350>
    1b4a:	82 2f       	mov	r24, r18
    1b4c:	86 78       	andi	r24, 0x86	; 134
    1b4e:	59 f0       	breq	.+22     	; 0x1b66 <vfprintf+0x354>
    1b50:	21 fd       	sbrc	r18, 1
    1b52:	02 c0       	rjmp	.+4      	; 0x1b58 <vfprintf+0x346>
    1b54:	80 e2       	ldi	r24, 0x20	; 32
    1b56:	01 c0       	rjmp	.+2      	; 0x1b5a <vfprintf+0x348>
    1b58:	8b e2       	ldi	r24, 0x2B	; 43
    1b5a:	27 fd       	sbrc	r18, 7
    1b5c:	8d e2       	ldi	r24, 0x2D	; 45
    1b5e:	b7 01       	movw	r22, r14
    1b60:	90 e0       	ldi	r25, 0x00	; 0
    1b62:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <fputc>
    1b66:	a5 14       	cp	r10, r5
    1b68:	38 f4       	brcc	.+14     	; 0x1b78 <vfprintf+0x366>
    1b6a:	b7 01       	movw	r22, r14
    1b6c:	80 e3       	ldi	r24, 0x30	; 48
    1b6e:	90 e0       	ldi	r25, 0x00	; 0
    1b70:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <fputc>
    1b74:	5a 94       	dec	r5
    1b76:	f7 cf       	rjmp	.-18     	; 0x1b66 <vfprintf+0x354>
    1b78:	aa 94       	dec	r10
    1b7a:	f4 01       	movw	r30, r8
    1b7c:	ea 0d       	add	r30, r10
    1b7e:	f1 1d       	adc	r31, r1
    1b80:	80 81       	ld	r24, Z
    1b82:	b7 01       	movw	r22, r14
    1b84:	90 e0       	ldi	r25, 0x00	; 0
    1b86:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <fputc>
    1b8a:	a1 10       	cpse	r10, r1
    1b8c:	f5 cf       	rjmp	.-22     	; 0x1b78 <vfprintf+0x366>
    1b8e:	33 20       	and	r3, r3
    1b90:	09 f4       	brne	.+2      	; 0x1b94 <vfprintf+0x382>
    1b92:	51 ce       	rjmp	.-862    	; 0x1836 <vfprintf+0x24>
    1b94:	b7 01       	movw	r22, r14
    1b96:	80 e2       	ldi	r24, 0x20	; 32
    1b98:	90 e0       	ldi	r25, 0x00	; 0
    1b9a:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <fputc>
    1b9e:	3a 94       	dec	r3
    1ba0:	f6 cf       	rjmp	.-20     	; 0x1b8e <vfprintf+0x37c>
    1ba2:	f7 01       	movw	r30, r14
    1ba4:	86 81       	ldd	r24, Z+6	; 0x06
    1ba6:	97 81       	ldd	r25, Z+7	; 0x07
    1ba8:	02 c0       	rjmp	.+4      	; 0x1bae <vfprintf+0x39c>
    1baa:	8f ef       	ldi	r24, 0xFF	; 255
    1bac:	9f ef       	ldi	r25, 0xFF	; 255
    1bae:	2c 96       	adiw	r28, 0x0c	; 12
    1bb0:	e2 e1       	ldi	r30, 0x12	; 18
    1bb2:	0c 94 f2 0e 	jmp	0x1de4	; 0x1de4 <__epilogue_restores__>

00001bb6 <calloc>:
    1bb6:	0f 93       	push	r16
    1bb8:	1f 93       	push	r17
    1bba:	cf 93       	push	r28
    1bbc:	df 93       	push	r29
    1bbe:	86 9f       	mul	r24, r22
    1bc0:	80 01       	movw	r16, r0
    1bc2:	87 9f       	mul	r24, r23
    1bc4:	10 0d       	add	r17, r0
    1bc6:	96 9f       	mul	r25, r22
    1bc8:	10 0d       	add	r17, r0
    1bca:	11 24       	eor	r1, r1
    1bcc:	c8 01       	movw	r24, r16
    1bce:	0e 94 f8 09 	call	0x13f0	; 0x13f0 <malloc>
    1bd2:	ec 01       	movw	r28, r24
    1bd4:	00 97       	sbiw	r24, 0x00	; 0
    1bd6:	29 f0       	breq	.+10     	; 0x1be2 <calloc+0x2c>
    1bd8:	a8 01       	movw	r20, r16
    1bda:	60 e0       	ldi	r22, 0x00	; 0
    1bdc:	70 e0       	ldi	r23, 0x00	; 0
    1bde:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <memset>
    1be2:	ce 01       	movw	r24, r28
    1be4:	df 91       	pop	r29
    1be6:	cf 91       	pop	r28
    1be8:	1f 91       	pop	r17
    1bea:	0f 91       	pop	r16
    1bec:	08 95       	ret

00001bee <strnlen_P>:
    1bee:	fc 01       	movw	r30, r24
    1bf0:	05 90       	lpm	r0, Z+
    1bf2:	61 50       	subi	r22, 0x01	; 1
    1bf4:	70 40       	sbci	r23, 0x00	; 0
    1bf6:	01 10       	cpse	r0, r1
    1bf8:	d8 f7       	brcc	.-10     	; 0x1bf0 <strnlen_P+0x2>
    1bfa:	80 95       	com	r24
    1bfc:	90 95       	com	r25
    1bfe:	8e 0f       	add	r24, r30
    1c00:	9f 1f       	adc	r25, r31
    1c02:	08 95       	ret

00001c04 <memset>:
    1c04:	dc 01       	movw	r26, r24
    1c06:	01 c0       	rjmp	.+2      	; 0x1c0a <memset+0x6>
    1c08:	6d 93       	st	X+, r22
    1c0a:	41 50       	subi	r20, 0x01	; 1
    1c0c:	50 40       	sbci	r21, 0x00	; 0
    1c0e:	e0 f7       	brcc	.-8      	; 0x1c08 <memset+0x4>
    1c10:	08 95       	ret

00001c12 <strnlen>:
    1c12:	fc 01       	movw	r30, r24
    1c14:	61 50       	subi	r22, 0x01	; 1
    1c16:	70 40       	sbci	r23, 0x00	; 0
    1c18:	01 90       	ld	r0, Z+
    1c1a:	01 10       	cpse	r0, r1
    1c1c:	d8 f7       	brcc	.-10     	; 0x1c14 <strnlen+0x2>
    1c1e:	80 95       	com	r24
    1c20:	90 95       	com	r25
    1c22:	8e 0f       	add	r24, r30
    1c24:	9f 1f       	adc	r25, r31
    1c26:	08 95       	ret

00001c28 <fputc>:
    1c28:	0f 93       	push	r16
    1c2a:	1f 93       	push	r17
    1c2c:	cf 93       	push	r28
    1c2e:	df 93       	push	r29
    1c30:	18 2f       	mov	r17, r24
    1c32:	09 2f       	mov	r16, r25
    1c34:	eb 01       	movw	r28, r22
    1c36:	8b 81       	ldd	r24, Y+3	; 0x03
    1c38:	81 fd       	sbrc	r24, 1
    1c3a:	03 c0       	rjmp	.+6      	; 0x1c42 <fputc+0x1a>
    1c3c:	8f ef       	ldi	r24, 0xFF	; 255
    1c3e:	9f ef       	ldi	r25, 0xFF	; 255
    1c40:	20 c0       	rjmp	.+64     	; 0x1c82 <fputc+0x5a>
    1c42:	82 ff       	sbrs	r24, 2
    1c44:	10 c0       	rjmp	.+32     	; 0x1c66 <fputc+0x3e>
    1c46:	4e 81       	ldd	r20, Y+6	; 0x06
    1c48:	5f 81       	ldd	r21, Y+7	; 0x07
    1c4a:	2c 81       	ldd	r18, Y+4	; 0x04
    1c4c:	3d 81       	ldd	r19, Y+5	; 0x05
    1c4e:	42 17       	cp	r20, r18
    1c50:	53 07       	cpc	r21, r19
    1c52:	7c f4       	brge	.+30     	; 0x1c72 <fputc+0x4a>
    1c54:	e8 81       	ld	r30, Y
    1c56:	f9 81       	ldd	r31, Y+1	; 0x01
    1c58:	9f 01       	movw	r18, r30
    1c5a:	2f 5f       	subi	r18, 0xFF	; 255
    1c5c:	3f 4f       	sbci	r19, 0xFF	; 255
    1c5e:	39 83       	std	Y+1, r19	; 0x01
    1c60:	28 83       	st	Y, r18
    1c62:	10 83       	st	Z, r17
    1c64:	06 c0       	rjmp	.+12     	; 0x1c72 <fputc+0x4a>
    1c66:	e8 85       	ldd	r30, Y+8	; 0x08
    1c68:	f9 85       	ldd	r31, Y+9	; 0x09
    1c6a:	81 2f       	mov	r24, r17
    1c6c:	09 95       	icall
    1c6e:	89 2b       	or	r24, r25
    1c70:	29 f7       	brne	.-54     	; 0x1c3c <fputc+0x14>
    1c72:	2e 81       	ldd	r18, Y+6	; 0x06
    1c74:	3f 81       	ldd	r19, Y+7	; 0x07
    1c76:	2f 5f       	subi	r18, 0xFF	; 255
    1c78:	3f 4f       	sbci	r19, 0xFF	; 255
    1c7a:	3f 83       	std	Y+7, r19	; 0x07
    1c7c:	2e 83       	std	Y+6, r18	; 0x06
    1c7e:	81 2f       	mov	r24, r17
    1c80:	90 2f       	mov	r25, r16
    1c82:	df 91       	pop	r29
    1c84:	cf 91       	pop	r28
    1c86:	1f 91       	pop	r17
    1c88:	0f 91       	pop	r16
    1c8a:	08 95       	ret

00001c8c <__ultoa_invert>:
    1c8c:	fa 01       	movw	r30, r20
    1c8e:	aa 27       	eor	r26, r26
    1c90:	28 30       	cpi	r18, 0x08	; 8
    1c92:	51 f1       	breq	.+84     	; 0x1ce8 <__ultoa_invert+0x5c>
    1c94:	20 31       	cpi	r18, 0x10	; 16
    1c96:	81 f1       	breq	.+96     	; 0x1cf8 <__ultoa_invert+0x6c>
    1c98:	e8 94       	clt
    1c9a:	6f 93       	push	r22
    1c9c:	6e 7f       	andi	r22, 0xFE	; 254
    1c9e:	6e 5f       	subi	r22, 0xFE	; 254
    1ca0:	7f 4f       	sbci	r23, 0xFF	; 255
    1ca2:	8f 4f       	sbci	r24, 0xFF	; 255
    1ca4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ca6:	af 4f       	sbci	r26, 0xFF	; 255
    1ca8:	b1 e0       	ldi	r27, 0x01	; 1
    1caa:	3e d0       	rcall	.+124    	; 0x1d28 <__ultoa_invert+0x9c>
    1cac:	b4 e0       	ldi	r27, 0x04	; 4
    1cae:	3c d0       	rcall	.+120    	; 0x1d28 <__ultoa_invert+0x9c>
    1cb0:	67 0f       	add	r22, r23
    1cb2:	78 1f       	adc	r23, r24
    1cb4:	89 1f       	adc	r24, r25
    1cb6:	9a 1f       	adc	r25, r26
    1cb8:	a1 1d       	adc	r26, r1
    1cba:	68 0f       	add	r22, r24
    1cbc:	79 1f       	adc	r23, r25
    1cbe:	8a 1f       	adc	r24, r26
    1cc0:	91 1d       	adc	r25, r1
    1cc2:	a1 1d       	adc	r26, r1
    1cc4:	6a 0f       	add	r22, r26
    1cc6:	71 1d       	adc	r23, r1
    1cc8:	81 1d       	adc	r24, r1
    1cca:	91 1d       	adc	r25, r1
    1ccc:	a1 1d       	adc	r26, r1
    1cce:	20 d0       	rcall	.+64     	; 0x1d10 <__ultoa_invert+0x84>
    1cd0:	09 f4       	brne	.+2      	; 0x1cd4 <__ultoa_invert+0x48>
    1cd2:	68 94       	set
    1cd4:	3f 91       	pop	r19
    1cd6:	2a e0       	ldi	r18, 0x0A	; 10
    1cd8:	26 9f       	mul	r18, r22
    1cda:	11 24       	eor	r1, r1
    1cdc:	30 19       	sub	r19, r0
    1cde:	30 5d       	subi	r19, 0xD0	; 208
    1ce0:	31 93       	st	Z+, r19
    1ce2:	de f6       	brtc	.-74     	; 0x1c9a <__ultoa_invert+0xe>
    1ce4:	cf 01       	movw	r24, r30
    1ce6:	08 95       	ret
    1ce8:	46 2f       	mov	r20, r22
    1cea:	47 70       	andi	r20, 0x07	; 7
    1cec:	40 5d       	subi	r20, 0xD0	; 208
    1cee:	41 93       	st	Z+, r20
    1cf0:	b3 e0       	ldi	r27, 0x03	; 3
    1cf2:	0f d0       	rcall	.+30     	; 0x1d12 <__ultoa_invert+0x86>
    1cf4:	c9 f7       	brne	.-14     	; 0x1ce8 <__ultoa_invert+0x5c>
    1cf6:	f6 cf       	rjmp	.-20     	; 0x1ce4 <__ultoa_invert+0x58>
    1cf8:	46 2f       	mov	r20, r22
    1cfa:	4f 70       	andi	r20, 0x0F	; 15
    1cfc:	40 5d       	subi	r20, 0xD0	; 208
    1cfe:	4a 33       	cpi	r20, 0x3A	; 58
    1d00:	18 f0       	brcs	.+6      	; 0x1d08 <__ultoa_invert+0x7c>
    1d02:	49 5d       	subi	r20, 0xD9	; 217
    1d04:	31 fd       	sbrc	r19, 1
    1d06:	40 52       	subi	r20, 0x20	; 32
    1d08:	41 93       	st	Z+, r20
    1d0a:	02 d0       	rcall	.+4      	; 0x1d10 <__ultoa_invert+0x84>
    1d0c:	a9 f7       	brne	.-22     	; 0x1cf8 <__ultoa_invert+0x6c>
    1d0e:	ea cf       	rjmp	.-44     	; 0x1ce4 <__ultoa_invert+0x58>
    1d10:	b4 e0       	ldi	r27, 0x04	; 4
    1d12:	a6 95       	lsr	r26
    1d14:	97 95       	ror	r25
    1d16:	87 95       	ror	r24
    1d18:	77 95       	ror	r23
    1d1a:	67 95       	ror	r22
    1d1c:	ba 95       	dec	r27
    1d1e:	c9 f7       	brne	.-14     	; 0x1d12 <__ultoa_invert+0x86>
    1d20:	00 97       	sbiw	r24, 0x00	; 0
    1d22:	61 05       	cpc	r22, r1
    1d24:	71 05       	cpc	r23, r1
    1d26:	08 95       	ret
    1d28:	9b 01       	movw	r18, r22
    1d2a:	ac 01       	movw	r20, r24
    1d2c:	0a 2e       	mov	r0, r26
    1d2e:	06 94       	lsr	r0
    1d30:	57 95       	ror	r21
    1d32:	47 95       	ror	r20
    1d34:	37 95       	ror	r19
    1d36:	27 95       	ror	r18
    1d38:	ba 95       	dec	r27
    1d3a:	c9 f7       	brne	.-14     	; 0x1d2e <__ultoa_invert+0xa2>
    1d3c:	62 0f       	add	r22, r18
    1d3e:	73 1f       	adc	r23, r19
    1d40:	84 1f       	adc	r24, r20
    1d42:	95 1f       	adc	r25, r21
    1d44:	a0 1d       	adc	r26, r0
    1d46:	08 95       	ret

00001d48 <__divmodsi4>:
    1d48:	05 2e       	mov	r0, r21
    1d4a:	97 fb       	bst	r25, 7
    1d4c:	1e f4       	brtc	.+6      	; 0x1d54 <__divmodsi4+0xc>
    1d4e:	00 94       	com	r0
    1d50:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <__negsi2>
    1d54:	57 fd       	sbrc	r21, 7
    1d56:	07 d0       	rcall	.+14     	; 0x1d66 <__divmodsi4_neg2>
    1d58:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <__udivmodsi4>
    1d5c:	07 fc       	sbrc	r0, 7
    1d5e:	03 d0       	rcall	.+6      	; 0x1d66 <__divmodsi4_neg2>
    1d60:	4e f4       	brtc	.+18     	; 0x1d74 <__divmodsi4_exit>
    1d62:	0c 94 bb 0e 	jmp	0x1d76	; 0x1d76 <__negsi2>

00001d66 <__divmodsi4_neg2>:
    1d66:	50 95       	com	r21
    1d68:	40 95       	com	r20
    1d6a:	30 95       	com	r19
    1d6c:	21 95       	neg	r18
    1d6e:	3f 4f       	sbci	r19, 0xFF	; 255
    1d70:	4f 4f       	sbci	r20, 0xFF	; 255
    1d72:	5f 4f       	sbci	r21, 0xFF	; 255

00001d74 <__divmodsi4_exit>:
    1d74:	08 95       	ret

00001d76 <__negsi2>:
    1d76:	90 95       	com	r25
    1d78:	80 95       	com	r24
    1d7a:	70 95       	com	r23
    1d7c:	61 95       	neg	r22
    1d7e:	7f 4f       	sbci	r23, 0xFF	; 255
    1d80:	8f 4f       	sbci	r24, 0xFF	; 255
    1d82:	9f 4f       	sbci	r25, 0xFF	; 255
    1d84:	08 95       	ret

00001d86 <__muluhisi3>:
    1d86:	0e 94 2f 0f 	call	0x1e5e	; 0x1e5e <__umulhisi3>
    1d8a:	a5 9f       	mul	r26, r21
    1d8c:	90 0d       	add	r25, r0
    1d8e:	b4 9f       	mul	r27, r20
    1d90:	90 0d       	add	r25, r0
    1d92:	a4 9f       	mul	r26, r20
    1d94:	80 0d       	add	r24, r0
    1d96:	91 1d       	adc	r25, r1
    1d98:	11 24       	eor	r1, r1
    1d9a:	08 95       	ret

00001d9c <__mulshisi3>:
    1d9c:	b7 ff       	sbrs	r27, 7
    1d9e:	0c 94 c3 0e 	jmp	0x1d86	; 0x1d86 <__muluhisi3>

00001da2 <__mulohisi3>:
    1da2:	0e 94 c3 0e 	call	0x1d86	; 0x1d86 <__muluhisi3>
    1da6:	82 1b       	sub	r24, r18
    1da8:	93 0b       	sbc	r25, r19
    1daa:	08 95       	ret

00001dac <__prologue_saves__>:
    1dac:	2f 92       	push	r2
    1dae:	3f 92       	push	r3
    1db0:	4f 92       	push	r4
    1db2:	5f 92       	push	r5
    1db4:	6f 92       	push	r6
    1db6:	7f 92       	push	r7
    1db8:	8f 92       	push	r8
    1dba:	9f 92       	push	r9
    1dbc:	af 92       	push	r10
    1dbe:	bf 92       	push	r11
    1dc0:	cf 92       	push	r12
    1dc2:	df 92       	push	r13
    1dc4:	ef 92       	push	r14
    1dc6:	ff 92       	push	r15
    1dc8:	0f 93       	push	r16
    1dca:	1f 93       	push	r17
    1dcc:	cf 93       	push	r28
    1dce:	df 93       	push	r29
    1dd0:	cd b7       	in	r28, 0x3d	; 61
    1dd2:	de b7       	in	r29, 0x3e	; 62
    1dd4:	ca 1b       	sub	r28, r26
    1dd6:	db 0b       	sbc	r29, r27
    1dd8:	0f b6       	in	r0, 0x3f	; 63
    1dda:	f8 94       	cli
    1ddc:	de bf       	out	0x3e, r29	; 62
    1dde:	0f be       	out	0x3f, r0	; 63
    1de0:	cd bf       	out	0x3d, r28	; 61
    1de2:	09 94       	ijmp

00001de4 <__epilogue_restores__>:
    1de4:	2a 88       	ldd	r2, Y+18	; 0x12
    1de6:	39 88       	ldd	r3, Y+17	; 0x11
    1de8:	48 88       	ldd	r4, Y+16	; 0x10
    1dea:	5f 84       	ldd	r5, Y+15	; 0x0f
    1dec:	6e 84       	ldd	r6, Y+14	; 0x0e
    1dee:	7d 84       	ldd	r7, Y+13	; 0x0d
    1df0:	8c 84       	ldd	r8, Y+12	; 0x0c
    1df2:	9b 84       	ldd	r9, Y+11	; 0x0b
    1df4:	aa 84       	ldd	r10, Y+10	; 0x0a
    1df6:	b9 84       	ldd	r11, Y+9	; 0x09
    1df8:	c8 84       	ldd	r12, Y+8	; 0x08
    1dfa:	df 80       	ldd	r13, Y+7	; 0x07
    1dfc:	ee 80       	ldd	r14, Y+6	; 0x06
    1dfe:	fd 80       	ldd	r15, Y+5	; 0x05
    1e00:	0c 81       	ldd	r16, Y+4	; 0x04
    1e02:	1b 81       	ldd	r17, Y+3	; 0x03
    1e04:	aa 81       	ldd	r26, Y+2	; 0x02
    1e06:	b9 81       	ldd	r27, Y+1	; 0x01
    1e08:	ce 0f       	add	r28, r30
    1e0a:	d1 1d       	adc	r29, r1
    1e0c:	0f b6       	in	r0, 0x3f	; 63
    1e0e:	f8 94       	cli
    1e10:	de bf       	out	0x3e, r29	; 62
    1e12:	0f be       	out	0x3f, r0	; 63
    1e14:	cd bf       	out	0x3d, r28	; 61
    1e16:	ed 01       	movw	r28, r26
    1e18:	08 95       	ret

00001e1a <__udivmodsi4>:
    1e1a:	a1 e2       	ldi	r26, 0x21	; 33
    1e1c:	1a 2e       	mov	r1, r26
    1e1e:	aa 1b       	sub	r26, r26
    1e20:	bb 1b       	sub	r27, r27
    1e22:	fd 01       	movw	r30, r26
    1e24:	0d c0       	rjmp	.+26     	; 0x1e40 <__udivmodsi4_ep>

00001e26 <__udivmodsi4_loop>:
    1e26:	aa 1f       	adc	r26, r26
    1e28:	bb 1f       	adc	r27, r27
    1e2a:	ee 1f       	adc	r30, r30
    1e2c:	ff 1f       	adc	r31, r31
    1e2e:	a2 17       	cp	r26, r18
    1e30:	b3 07       	cpc	r27, r19
    1e32:	e4 07       	cpc	r30, r20
    1e34:	f5 07       	cpc	r31, r21
    1e36:	20 f0       	brcs	.+8      	; 0x1e40 <__udivmodsi4_ep>
    1e38:	a2 1b       	sub	r26, r18
    1e3a:	b3 0b       	sbc	r27, r19
    1e3c:	e4 0b       	sbc	r30, r20
    1e3e:	f5 0b       	sbc	r31, r21

00001e40 <__udivmodsi4_ep>:
    1e40:	66 1f       	adc	r22, r22
    1e42:	77 1f       	adc	r23, r23
    1e44:	88 1f       	adc	r24, r24
    1e46:	99 1f       	adc	r25, r25
    1e48:	1a 94       	dec	r1
    1e4a:	69 f7       	brne	.-38     	; 0x1e26 <__udivmodsi4_loop>
    1e4c:	60 95       	com	r22
    1e4e:	70 95       	com	r23
    1e50:	80 95       	com	r24
    1e52:	90 95       	com	r25
    1e54:	9b 01       	movw	r18, r22
    1e56:	ac 01       	movw	r20, r24
    1e58:	bd 01       	movw	r22, r26
    1e5a:	cf 01       	movw	r24, r30
    1e5c:	08 95       	ret

00001e5e <__umulhisi3>:
    1e5e:	a2 9f       	mul	r26, r18
    1e60:	b0 01       	movw	r22, r0
    1e62:	b3 9f       	mul	r27, r19
    1e64:	c0 01       	movw	r24, r0
    1e66:	a3 9f       	mul	r26, r19
    1e68:	70 0d       	add	r23, r0
    1e6a:	81 1d       	adc	r24, r1
    1e6c:	11 24       	eor	r1, r1
    1e6e:	91 1d       	adc	r25, r1
    1e70:	b2 9f       	mul	r27, r18
    1e72:	70 0d       	add	r23, r0
    1e74:	81 1d       	adc	r24, r1
    1e76:	11 24       	eor	r1, r1
    1e78:	91 1d       	adc	r25, r1
    1e7a:	08 95       	ret

00001e7c <_exit>:
    1e7c:	f8 94       	cli

00001e7e <__stop_program>:
    1e7e:	ff cf       	rjmp	.-2      	; 0x1e7e <__stop_program>
