****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Tue Feb 25 06:57:30 2025
****************************************


  Startpoint: B[11] (input port clocked by clk)
  Endpoint: O[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  B[11] (in)                              0.000      0.000 r
  intadd_0_U4/CO (FADDX1_RVT)             0.035      0.035 r
  intadd_0_U3/CO (FADDX1_RVT)             0.027      0.062 r
  intadd_0_U2/CO (FADDX1_RVT)             0.027      0.089 r
  U11/Y (NAND2X0_RVT)                     0.013      0.102 f
  U12/Y (INVX1_RVT)                       0.018      0.120 r
  U13/Y (AO21X1_RVT)                      0.015      0.136 r
  O[16] (out)                             0.004      0.140 r
  data arrival time                                  0.140

  clock clk (rise edge)                   1.430      1.430
  clock network delay (ideal)             0.000      1.430
  clock reconvergence pessimism           0.000      1.430
  output external delay                   0.000      1.430
  data required time                                 1.430
  ---------------------------------------------------------------
  data required time                                 1.430
  data arrival time                                 -0.140
  ---------------------------------------------------------------
  slack (MET)                                        1.290


1
