_IO_CDRCNTL_D1__RXCDRBYPASS_B23_MASK 0x800
#define MC_IO_CDRCNTL_D1__RXCDRBYPASS_B23__SHIFT 0xb
#define MC_IO_CDRCNTL_D1__RXPHASE1_B01_MASK 0xf000
#define MC_IO_CDRCNTL_D1__RXPHASE1_B01__SHIFT 0xc
#define MC_IO_CDRCNTL_D1__RXPHASE1_B23_MASK 0xf0000
#define MC_IO_CDRCNTL_D1__RXPHASE1_B23__SHIFT 0x10
#define MC_IO_CDRCNTL_D1__DQTXCDREN_B0_MASK 0x100000
#define MC_IO_CDRCNTL_D1__DQTXCDREN_B0__SHIFT 0x14
#define MC_IO_CDRCNTL_D1__DQTXCDREN_B1_MASK 0x200000
#define MC_IO_CDRCNTL_D1__DQTXCDREN_B1__SHIFT 0x15
#define MC_IO_CDRCNTL_D1__DQRXCDREN_B0_MASK 0x400000
#define MC_IO_CDRCNTL_D1__DQRXCDREN_B0__SHIFT 0x16
#define MC_IO_CDRCNTL_D1__DQRXCDREN_B1_MASK 0x800000
#define MC_IO_CDRCNTL_D1__DQRXCDREN_B1__SHIFT 0x17
#define MC_IO_CDRCNTL_D1__WCDRRXCDREN_B0_MASK 0x1000000
#define MC_IO_CDRCNTL_D1__WCDRRXCDREN_B0__SHIFT 0x18
#define MC_IO_CDRCNTL_D1__WCDRRXCDREN_B1_MASK 0x2000000
#define MC_IO_CDRCNTL_D1__WCDRRXCDREN_B1__SHIFT 0x19
#define MC_IO_CDRCNTL_D1__WCDREDC_B0_MASK 0x4000000
#define MC_IO_CDRCNTL_D1__WCDREDC_B0__SHIFT 0x1a
#define MC_IO_CDRCNTL_D1__WCDREDC_B1_MASK 0x8000000
#define MC_IO_CDRCNTL_D1__WCDREDC_B1__SHIFT 0x1b
#define MC_IO_CDRCNTL_D1__DQRXSEL_B0_MASK 0x10000000
#define MC_IO_CDRCNTL_D1__DQRXSEL_B0__SHIFT 0x1c
#define MC_IO_CDRCNTL_D1__DQRXSEL_B1_MASK 0x20000000
#define MC_IO_CDRCNTL_D1__DQRXSEL_B1__SHIFT 0x1d
#define MC_IO_CDRCNTL_D1__DQTXSEL_B0_MASK 0x40000000
#define MC_IO_CDRCNTL_D1__DQTXSEL_B0__SHIFT 0x1e
#define MC_IO_CDRCNTL_D1__DQTXSEL_B1_MASK 0x80000000
#define MC_IO_CDRCNTL_D1__DQTXSEL_B1__SHIFT 0x1f
#define MC_IO_CDRCNTL1_D1__DQ_RXPHASE_B0_MASK 0xff
#define MC_IO_CDRCNTL1_D1__DQ_RXPHASE_B0__SHIFT 0x0
#define MC_IO_CDRCNTL1_D1__DQ_RXPHASE_B1_MASK 0xff00
#define MC_IO_CDRCNTL1_D1__DQ_RXPHASE_B1__SHIFT 0x8
#define MC_IO_CDRCNTL1_D1__WCDR_TXPHASE_B0_MASK 0xff0000
#define MC_IO_CDRCNTL1_D1__WCDR_TXPHASE_B0__SHIFT 0x10
#define MC_IO_CDRCNTL1_D1__WCDR_TXPHASE_B1_MASK 0xff000000
#define MC_IO_CDRCNTL1_D1__WCDR_TXPHASE_B1__SHIFT 0x18
#define MC_IO_CDRCNTL2_D1__CDR_FB_SEL0_MASK 0x1
#define MC_IO_CDRCNTL2_D1__CDR_FB_SEL0__SHIFT 0x0
#define MC_IO_CDRCNTL2_D1__CDR_FB_SEL1_MASK 0x2
#define MC_IO_CDRCNTL2_D1__CDR_FB_SEL1__SHIFT 0x1
#define MC_IO_CDRCNTL2_D1__EDC_RXEN_OVR0_MASK 0x4
#define MC_IO_CDRCNTL2_D1__EDC_RXEN_OVR0__SHIFT 0x2
#define MC_IO_CDRCNTL2_D1__EDC_RXEN_OVR1_MASK 0x8
#define MC_IO_CDRCNTL2_D1__EDC_RXEN_OVR1__SHIFT 0x3
#define MC_IO_CDRCNTL2_D1__TXCDRBYPASS0_MASK 0x10
#define MC_IO_CDRCNTL2_D1__TXCDRBYPASS0__SHIFT 0x4
#define MC_IO_CDRCNTL2_D1__TXCDRBYPASS1_MASK 0x20
#define MC_IO_CDRCNTL2_D1__TXCDRBYPASS1__SHIFT 0x5
#define MC_IO_CDRCNTL2_D1__WCK_RXEN_OVR0_MASK 0x40
#define MC_IO_CDRCNTL2_D1__WCK_RXEN_OVR0__SHIFT 0x6
#define MC_IO_CDRCNTL2_D1__WCK_RXEN_OVR1_MASK 0x80
#define MC_IO_CDRCNTL2_D1__WCK_RXEN_OVR1__SHIFT 0x7
#define MC_IO_CDRCNTL2_D1__WCDRTXPWRON_MASK 0xf00
#define MC_IO_CDRCNTL2_D1__WCDRTXPWRON__SHIFT 0x8
#define MC_IO_CDRCNTL2_D1__WCDRTXSEL_MASK 0xf000
#define MC_IO_CDRCNTL2_D1__WCDRTXSEL__SHIFT 0xc
#define MC_IO_CDRCNTL2_D1__WCDRTRACK01_MASK 0xf0000
#define MC_IO_CDRCNTL2_D1__WCDRTRACK01__SHIFT 0x10
#define MC_SEQ_FIFO_CTL__W_LD_INIT_D0_MASK 0x3
#define MC_SEQ_FIFO_CTL__W_LD_INIT_D0__SHIFT 0x0
#define MC_SEQ_FIFO_CTL__W_SYC_SEL_MASK 0xc
#define MC_SEQ_FIFO_CTL__W_SYC_SEL__SHIFT 0x2
#define MC_SEQ_FIFO_CTL__R_LD_INIT_MASK 0x30
#define MC_SEQ_FIFO_CTL__R_LD_INIT__SHIFT 0x4
#define MC_SEQ_FIFO_CTL__R_SYC_SEL_MASK 0xc0
#define MC_SEQ_FIFO_CTL__R_SYC_SEL__SHIFT 0x6
#define MC_SEQ_FIFO_CTL__CG_DIS_D0_MASK 0x100
#define MC_SEQ_FIFO_CTL__CG_DIS_D0__SHIFT 0x8
#define MC_SEQ_FIFO_CTL__CG_DIS_D1_MASK 0x200
#define MC_SEQ_FIFO_CTL__CG_DIS_D1__SHIFT 0x9
#define MC_SEQ_FIFO_CTL__W_LD_INIT_D1_MASK 0xc00
#define MC_SEQ_FIFO_CTL__W_LD_INIT_D1__SHIFT 0xa
#define MC_SEQ_FIFO_CTL__SYC_DLY_MASK 0x7000
#define MC_SEQ_FIFO_CTL__SYC_DLY__SHIFT 0xc
#define MC_SEQ_FIFO_CTL__W_ASYC_EXT_MASK 0x30000
#define MC_SEQ_FIFO_CTL__W_ASYC_EXT__SHIFT 0x10
#define MC_SEQ_FIFO_CTL__W_DSYC_EXT_MASK 0xc0000
#define MC_SEQ_FIFO_CTL__W_DSYC_EXT__SHIFT 0x12
#define MC_SEQ_FIFO_CTL__R_DQS_LD_INIT_MASK 0xf00000
#define MC_SEQ_FIFO_CTL__R_DQS_LD_INIT__SHIFT 0x14
#define MC_SEQ_FIFO_CTL__R_DQS_STEP_MASK 0xf000000
#define MC_SEQ_FIFO_CTL__R_DQS_STEP__SHIFT 0x18
#define MC_SEQ_FIFO_CTL__R_DQS_FRC_MASK 0x10000000
#define MC_SEQ_FIFO_CTL__R_DQS_FRC__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ0_MASK 0xf
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ1_MASK 0xf0
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ2_MASK 0xf00
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ3_MASK 0xf000
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ4_MASK 0xf0000
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ4__SHIFT 0x10
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ5_MASK 0xf00000
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ5__SHIFT 0x14
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ6_MASK 0xf000000
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ6__SHIFT 0x18
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ7_MASK 0xf0000000
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ7__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ0_MASK 0xf
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ1_MASK 0xf0
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ2_MASK 0xf00
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ3_MASK 0xf000
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ4_MASK 0xf0000
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ4__SHIFT 0x10
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ5_MASK 0xf00000
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ5__SHIFT 0x14
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ6_MASK 0xf000000
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ6__SHIFT 0x18
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ7_MASK 0xf0000000
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ7__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ0_MASK 0xf
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ1_MASK 0xf0
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ2_MASK 0xf00
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ3_MASK 0xf000
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ4_MASK 0xf0000
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ4__SHIFT 0x10
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ5_MASK 0xf00000
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ5__SHIFT 0x14
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ6_MASK 0xf000000
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ6__SHIFT 0x18
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ7_MASK 0xf0000000
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ7__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ0_MASK 0xf
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ1_MASK 0xf0
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ2_MASK 0xf00
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ3_MASK 0xf000
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ4_MASK 0xf0000
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ4__SHIFT 0x10
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ5_MASK 0xf00000
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ5__SHIFT 0x14
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ6_MASK 0xf000000
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ6__SHIFT 0x18
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ7_MASK 0xf0000000
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ7__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_DBI_D0__DBI0_MASK 0xf
#define MC_SEQ_TXFRAMING_DBI_D0__DBI0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_DBI_D0__DBI1_MASK 0xf0
#define MC_SEQ_TXFRAMING_DBI_D0__DBI1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_DBI_D0__DBI2_MASK 0xf00
#define MC_SEQ_TXFRAMING_DBI_D0__DBI2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_DBI_D0__DBI3_MASK 0xf000
#define MC_SEQ_TXFRAMING_DBI_D0__DBI3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_EDC_D0__EDC0_MASK 0xf
#define MC_SEQ_TXFRAMING_EDC_D0__EDC0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_EDC_D0__EDC1_MASK 0xf0
#define MC_SEQ_TXFRAMING_EDC_D0__EDC1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_EDC_D0__EDC2_MASK 0xf00
#define MC_SEQ_TXFRAMING_EDC_D0__EDC2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_EDC_D0__EDC3_MASK 0xf000
#define MC_SEQ_TXFRAMING_EDC_D0__EDC3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR0_MASK 0xf0000
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR0__SHIFT 0x10
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR1_MASK 0xf00000
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR1__SHIFT 0x14
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR2_MASK 0xf000000
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR2__SHIFT 0x18
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR3_MASK 0xf0000000
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR3__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_FCK_D0__FCK0_MASK 0xf
#define MC_SEQ_TXFRAMING_FCK_D0__FCK0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_FCK_D0__FCK1_MASK 0xf0
#define MC_SEQ_TXFRAMING_FCK_D0__FCK1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_FCK_D0__FCK2_MASK 0xf00
#define MC_SEQ_TXFRAMING_FCK_D0__FCK2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_FCK_D0__FCK3_MASK 0xf000
#define MC_SEQ_TXFRAMING_FCK_D0__FCK3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ0_MASK 0xf
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ1_MASK 0xf0
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ2_MASK 0xf00
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ3_MASK 0xf000
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ4_MASK 0xf0000
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ4__SHIFT 0x10
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ5_MASK 0xf00000
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ5__SHIFT 0x14
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ6_MASK 0xf000000
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ6__SHIFT 0x18
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ7_MASK 0xf0000000
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ7__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ0_MASK 0xf
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ1_MASK 0xf0
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ2_MASK 0xf00
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ3_MASK 0xf000
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ4_MASK 0xf0000
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ4__SHIFT 0x10
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ5_MASK 0xf00000
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ5__SHIFT 0x14
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ6_MASK 0xf000000
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ6__SHIFT 0x18
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ7_MASK 0xf0000000
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ7__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ0_MASK 0xf
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ1_MASK 0xf0
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ2_MASK 0xf00
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ3_MASK 0xf000
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ4_MASK 0xf0000
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ4__SHIFT 0x10
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ5_MASK 0xf00000
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ5__SHIFT 0x14
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ6_MASK 0xf000000
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ6__SHIFT 0x18
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ7_MASK 0xf0000000
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ7__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ0_MASK 0xf
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ1_MASK 0xf0
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ2_MASK 0xf00
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ3_MASK 0xf000
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ4_MASK 0xf0000
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ4__SHIFT 0x10
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ5_MASK 0xf00000
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ5__SHIFT 0x14
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ6_MASK 0xf000000
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ6__SHIFT 0x18
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ7_MASK 0xf0000000
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ7__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_DBI_D1__DBI0_MASK 0xf
#define MC_SEQ_TXFRAMING_DBI_D1__DBI0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_DBI_D1__DBI1_MASK 0xf0
#define MC_SEQ_TXFRAMING_DBI_D1__DBI1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_DBI_D1__DBI2_MASK 0xf00
#define MC_SEQ_TXFRAMING_DBI_D1__DBI2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_DBI_D1__DBI3_MASK 0xf000
#define MC_SEQ_TXFRAMING_DBI_D1__DBI3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_EDC_D1__EDC0_MASK 0xf
#define MC_SEQ_TXFRAMING_EDC_D1__EDC0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_EDC_D1__EDC1_MASK 0xf0
#define MC_SEQ_TXFRAMING_EDC_D1__EDC1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_EDC_D1__EDC2_MASK 0xf00
#define MC_SEQ_TXFRAMING_EDC_D1__EDC2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_EDC_D1__EDC3_MASK 0xf000
#define MC_SEQ_TXFRAMING_EDC_D1__EDC3__SHIFT 0xc
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR0_MASK 0xf0000
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR0__SHIFT 0x10
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR1_MASK 0xf00000
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR1__SHIFT 0x14
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR2_MASK 0xf000000
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR2__SHIFT 0x18
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR3_MASK 0xf0000000
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR3__SHIFT 0x1c
#define MC_SEQ_TXFRAMING_FCK_D1__FCK0_MASK 0xf
#define MC_SEQ_TXFRAMING_FCK_D1__FCK0__SHIFT 0x0
#define MC_SEQ_TXFRAMING_FCK_D1__FCK1_MASK 0xf0
#define MC_SEQ_TXFRAMING_FCK_D1__FCK1__SHIFT 0x4
#define MC_SEQ_TXFRAMING_FCK_D1__FCK2_MASK 0xf00
#define MC_SEQ_TXFRAMING_FCK_D1__FCK2__SHIFT 0x8
#define MC_SEQ_TXFRAMING_FCK_D1__FCK3_MASK 0xf000
#define MC_SEQ_TXFRAMING_FCK_D1__FCK3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ0_MASK 0xf
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ1_MASK 0xf0
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ2_MASK 0xf00
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ3_MASK 0xf000
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ4_MASK 0xf0000
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ4__SHIFT 0x10
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ5_MASK 0xf00000
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ5__SHIFT 0x14
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ6_MASK 0xf000000
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ6__SHIFT 0x18
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ7_MASK 0xf0000000
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ7__SHIFT 0x1c
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ0_MASK 0xf
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ1_MASK 0xf0
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ2_MASK 0xf00
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ3_MASK 0xf000
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ4_MASK 0xf0000
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ4__SHIFT 0x10
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ5_MASK 0xf00000
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ5__SHIFT 0x14
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ6_MASK 0xf000000
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ6__SHIFT 0x18
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ7_MASK 0xf0000000
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ7__SHIFT 0x1c
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ0_MASK 0xf
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ1_MASK 0xf0
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ2_MASK 0xf00
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ3_MASK 0xf000
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ4_MASK 0xf0000
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ4__SHIFT 0x10
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ5_MASK 0xf00000
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ5__SHIFT 0x14
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ6_MASK 0xf000000
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ6__SHIFT 0x18
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ7_MASK 0xf0000000
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ7__SHIFT 0x1c
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ0_MASK 0xf
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ1_MASK 0xf0
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ2_MASK 0xf00
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ3_MASK 0xf000
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ4_MASK 0xf0000
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ4__SHIFT 0x10
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ5_MASK 0xf00000
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ5__SHIFT 0x14
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ6_MASK 0xf000000
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ6__SHIFT 0x18
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ7_MASK 0xf0000000
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ7__SHIFT 0x1c
#define MC_SEQ_RXFRAMING_DBI_D0__DBI0_MASK 0xf
#define MC_SEQ_RXFRAMING_DBI_D0__DBI0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_DBI_D0__DBI1_MASK 0xf0
#define MC_SEQ_RXFRAMING_DBI_D0__DBI1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_DBI_D0__DBI2_MASK 0xf00
#define MC_SEQ_RXFRAMING_DBI_D0__DBI2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_DBI_D0__DBI3_MASK 0xf000
#define MC_SEQ_RXFRAMING_DBI_D0__DBI3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_EDC_D0__EDC0_MASK 0xf
#define MC_SEQ_RXFRAMING_EDC_D0__EDC0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_EDC_D0__EDC1_MASK 0xf0
#define MC_SEQ_RXFRAMING_EDC_D0__EDC1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_EDC_D0__EDC2_MASK 0xf00
#define MC_SEQ_RXFRAMING_EDC_D0__EDC2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_EDC_D0__EDC3_MASK 0xf000
#define MC_SEQ_RXFRAMING_EDC_D0__EDC3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR0_MASK 0xf0000
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR0__SHIFT 0x10
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR1_MASK 0xf00000
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR1__SHIFT 0x14
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR2_MASK 0xf000000
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR2__SHIFT 0x18
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR3_MASK 0xf0000000
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR3__SHIFT 0x1c
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ0_MASK 0xf
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ1_MASK 0xf0
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ2_MASK 0xf00
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ3_MASK 0xf000
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ4_MASK 0xf0000
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ4__SHIFT 0x10
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ5_MASK 0xf00000
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ5__SHIFT 0x14
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ6_MASK 0xf000000
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ6__SHIFT 0x18
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ7_MASK 0xf0000000
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ7__SHIFT 0x1c
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ0_MASK 0xf
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ1_MASK 0xf0
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ2_MASK 0xf00
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ3_MASK 0xf000
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ4_MASK 0xf0000
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ4__SHIFT 0x10
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ5_MASK 0xf00000
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ5__SHIFT 0x14
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ6_MASK 0xf000000
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ6__SHIFT 0x18
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ7_MASK 0xf0000000
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ7__SHIFT 0x1c
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ0_MASK 0xf
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ1_MASK 0xf0
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ2_MASK 0xf00
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ3_MASK 0xf000
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ4_MASK 0xf0000
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ4__SHIFT 0x10
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ5_MASK 0xf00000
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ5__SHIFT 0x14
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ6_MASK 0xf000000
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ6__SHIFT 0x18
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ7_MASK 0xf0000000
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ7__SHIFT 0x1c
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ0_MASK 0xf
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ1_MASK 0xf0
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ2_MASK 0xf00
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ3_MASK 0xf000
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ4_MASK 0xf0000
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ4__SHIFT 0x10
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ5_MASK 0xf00000
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ5__SHIFT 0x14
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ6_MASK 0xf000000
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ6__SHIFT 0x18
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ7_MASK 0xf0000000
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ7__SHIFT 0x1c
#define MC_SEQ_RXFRAMING_DBI_D1__DBI0_MASK 0xf
#define MC_SEQ_RXFRAMING_DBI_D1__DBI0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_DBI_D1__DBI1_MASK 0xf0
#define MC_SEQ_RXFRAMING_DBI_D1__DBI1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_DBI_D1__DBI2_MASK 0xf00
#define MC_SEQ_RXFRAMING_DBI_D1__DBI2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_DBI_D1__DBI3_MASK 0xf000
#define MC_SEQ_RXFRAMING_DBI_D1__DBI3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_EDC_D1__EDC0_MASK 0xf
#define MC_SEQ_RXFRAMING_EDC_D1__EDC0__SHIFT 0x0
#define MC_SEQ_RXFRAMING_EDC_D1__EDC1_MASK 0xf0
#define MC_SEQ_RXFRAMING_EDC_D1__EDC1__SHIFT 0x4
#define MC_SEQ_RXFRAMING_EDC_D1__EDC2_MASK 0xf00
#define MC_SEQ_RXFRAMING_EDC_D1__EDC2__SHIFT 0x8
#define MC_SEQ_RXFRAMING_EDC_D1__EDC3_MASK 0xf000
#define MC_SEQ_RXFRAMING_EDC_D1__EDC3__SHIFT 0xc
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR0_MASK 0xf0000
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR0__SHIFT 0x10
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR1_MASK 0xf00000
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR1__SHIFT 0x14
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR2_MASK 0xf000000
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR2__SHIFT 0x18
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR3_MASK 0xf0000000
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR3__SHIFT 0x1c
#define MC_IO_PAD_CNTL__MEM_IO_IMP_MIN_MASK 0xff
#define MC_IO_PAD_CNTL__MEM_IO_IMP_MIN__SHIFT 0x0
#define MC_IO_PAD_CNTL__MEM_IO_IMP_MAX_MASK 0xff00
#define MC_IO_PAD_CNTL__MEM_IO_IMP_MAX__SHIFT 0x8
#define MC_IO_PAD_CNTL__TXPHASE_GRAY_MASK 0x10000
#define MC_IO_PAD_CNTL__TXPHASE_GRAY__SHIFT 0x10
#define MC_IO_PAD_CNTL__RXPHASE_GRAY_MASK 0x20000
#define MC_IO_PAD_CNTL__RXPHASE_GRAY__SHIFT 0x11
#define MC_IO_PAD_CNTL__OVL_YCLKON_D0_MASK 0x40000
#define MC_IO_PAD_CNTL__OVL_YCLKON_D0__SHIFT 0x12
#define MC_IO_PAD_CNTL__OVL_YCLKON_D1_MASK 0x80000
#define MC_IO_PAD_CNTL__OVL_YCLKON_D1__SHIFT 0x13
#define MC_IO_PAD_CNTL__ATBSEL_MASK 0xf00000
#define MC_IO_PAD_CNTL__ATBSEL__SHIFT 0x14
#define MC_IO_PAD_CNTL__ATBEN_MASK 0x3f000000
#define MC_IO_PAD_CNTL__ATBEN__SHIFT 0x18
#define MC_IO_PAD_CNTL__ATBSEL_D1_MASK 0x40000000
#define MC_IO_PAD_CNTL__ATBSEL_D1__SHIFT 0x1e
#define MC_IO_PAD_CNTL__ATBSEL_D0_MASK 0x80000000
#define MC_IO_PAD_CNTL__ATBSEL_D0__SHIFT 0x1f
#define MC_IO_PAD_CNTL_D0__DELAY_CLK_SYNC_MASK 0x4
#define MC_IO_PAD_CNTL_D0__DELAY_CLK_SYNC__SHIFT 0x2
#define MC_IO_PAD_CNTL_D0__DELAY_CMD_SYNC_MASK 0x8
#define MC_IO_PAD_CNTL_D0__DELAY_CMD_SYNC__SHIFT 0x3
#define MC_IO_PAD_CNTL_D0__DELAY_ADR_SYNC_MASK 0x10
#define MC_IO_PAD_CNTL_D0__DELAY_ADR_SYNC__SHIFT 0x4
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_CLK_MASK 0x80
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_CLK__SHIFT 0x7
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_CMD_MASK 0x100
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_CMD__SHIFT 0x8
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_ADR_MASK 0x200
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_ADR__SHIFT 0x9
#define MC_IO_PAD_CNTL_D0__FORCE_EN_RD_STR_MASK 0x400
#define MC_IO_PAD_CNTL_D0__FORCE_EN_RD_STR__SHIFT 0xa
#define MC_IO_PAD_CNTL_D0__EN_RD_STR_DLY_MASK 0x800
#define MC_IO_PAD_CNTL_D0__EN_RD_STR_DLY__SHIFT 0xb
#define MC_IO_PAD_CNTL_D0__DISABLE_CMD_MASK 0x1000
#define MC_IO_PAD_CNTL_D0__DISABLE_CMD__SHIFT 0xc
#define MC_IO_PAD_CNTL_D0__DISABLE_ADR_MASK 0x2000
#define MC_IO_PAD_CNTL_D0__DISABLE_ADR__SHIFT 0xd
#define MC_IO_PAD_CNTL_D0__VREFI_EN_MASK 0x4000
#define MC_IO_PAD_CNTL_D0__VREFI_EN__SHIFT 0xe
#define MC_IO_PAD_CNTL_D0__VREFI_SEL_MASK 0xf8000
#define MC_IO_PAD_CNTL_D0__VREFI_SEL__SHIFT 0xf
#define MC_IO_PAD_CNTL_D0__CK_AUTO_EN_MASK 0x100000
#define MC_IO_PAD_CNTL_D0__CK_AUTO_EN__SHIFT 0x14
#define MC_IO_PAD_CNTL_D0__CK_DELAY_SEL_MASK 0x200000
#define MC_IO_PAD_CNTL_D0__CK_DELAY_SEL__SHIFT 0x15
#define MC_IO_PAD_CNTL_D0__CK_DELAY_N_MASK 0xc00000
#define MC_IO_PAD_CNTL_D0__CK_DELAY_N__SHIFT 0x16
#define MC_IO_PAD_CNTL_D0__CK_DELAY_P_MASK 0x3000000
#define MC_IO_PAD_CNTL_D0__CK_DELAY_P__SHIFT 0x18
#define MC_IO_PAD_CNTL_D0__TXPWROFF_CKE_MASK 0x8000000
#define MC_IO_PAD_CNTL_D0__TXPWROFF_CKE__SHIFT 0x1b
#define MC_IO_PAD_CNTL_D0__UNI_STR_MASK 0x10000000
#define MC_IO_PAD_CNTL_D0__UNI_STR__SHIFT 0x1c
#define MC_IO_PAD_CNTL_D0__DIFF_STR_MASK 0x20000000
#define MC_IO_PAD_CNTL_D0__DIFF_STR__SHIFT 0x1d
#define MC_IO_PAD_CNTL_D0__GDDR_PWRON_MASK 0x40000000
#define MC_IO_PAD_CNTL_D0__GDDR_PWRON__SHIFT 0x1e
#define MC_IO_PAD_CNTL_D0__TXPWROFF_CLK_MASK 0x80000000
#define MC_IO_PAD_CNTL_D0__TXPWROFF_CLK__SHIFT 0x1f
#define MC_IO_PAD_CNTL_D1__DELAY_DATA_SYNC_MASK 0x1
#define MC_IO_PAD_CNTL_D1__DELAY_DATA_SYNC__SHIFT 0x0
#define MC_IO_PAD_CNTL_D1__DELAY_STR_SYNC_MASK 0x2
#define MC_IO_PAD_CNTL_D1__DELAY_STR_SYNC__SHIFT 0x1
#define MC_IO_PAD_CNTL_D1__DELAY_CLK_SYNC_MASK 0x4
#define MC_IO_PAD_CNTL_D1__DELAY_CLK_SYNC__SHIFT 0x2
#define MC_IO_PAD_CNTL_D1__DELAY_CMD_SYNC_MASK 0x8
#define MC_IO_PAD_CNTL_D1__DELAY_CMD_SYNC__SHIFT 0x3
#define MC_IO_PAD_CNTL_D1__DELAY_ADR_SYNC_MASK 0x10
#define MC_IO_PAD_CNTL_D1__DELAY_ADR_SYNC__SHIFT 0x4
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_DATA_MASK 0x20
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_DATA__SHIFT 0x5
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_STR_MASK 0x40
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_STR__SHIFT 0x6
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_CLK_MASK 0x80
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_CLK__SHIFT 0x7
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_CMD_MASK 0x100
#define MC_IO