
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8888 
WARNING: [Synth 8-992] tempData is already implicitly declared earlier [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/top.v:78]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 304.180 ; gain = 94.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'i2cDeviceLM75' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/i2cDeviceLM75.v:23]
	Parameter REG_TEMP bound to: 2'b00 
	Parameter REG_CONF bound to: 2'b01 
	Parameter REG_THYST bound to: 2'b10 
	Parameter REG_TOS bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/i2cDeviceLM75.v:50]
INFO: [Synth 8-256] done synthesizing module 'i2cDeviceLM75' (1#1) [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/i2cDeviceLM75.v:23]
INFO: [Synth 8-638] synthesizing module 'i2Core' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/i2Core.v:24]
	Parameter stIdle bound to: 0 - type: integer 
	Parameter stShift bound to: 1 - type: integer 
	Parameter stWrite bound to: 2 - type: integer 
	Parameter stAcknowledge bound to: 3 - type: integer 
	Parameter stAcknowledge2 bound to: 4 - type: integer 
	Parameter stAcknowledgeCheck bound to: 5 - type: integer 
	Parameter stSend bound to: 6 - type: integer 
	Parameter stSendLoad bound to: 7 - type: integer 
	Parameter ihigh bound to: 1'b1 
	Parameter ilow bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'i2Core' (2#1) [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/i2Core.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/.Xil/Vivado-11140-DESKTOP-ODF6HD0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/.Xil/Vivado-11140-DESKTOP-ODF6HD0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'slowCounter' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/slowCounter.v:23]
INFO: [Synth 8-256] done synthesizing module 'slowCounter' (4#1) [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/slowCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/.Xil/Vivado-11140-DESKTOP-ODF6HD0/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (5#1) [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/.Xil/Vivado-11140-DESKTOP-ODF6HD0/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design i2cDeviceLM75 has unconnected port systemClock
WARNING: [Synth 8-3331] design i2cDeviceLM75 has unconnected port dataInput[7]
WARNING: [Synth 8-3331] design i2cDeviceLM75 has unconnected port dataInput[6]
WARNING: [Synth 8-3331] design i2cDeviceLM75 has unconnected port dataInput[5]
WARNING: [Synth 8-3331] design i2cDeviceLM75 has unconnected port dataInput[4]
WARNING: [Synth 8-3331] design i2cDeviceLM75 has unconnected port dataInput[3]
WARNING: [Synth 8-3331] design i2cDeviceLM75 has unconnected port dataInput[2]
WARNING: [Synth 8-3331] design top has unconnected port debug[6]
WARNING: [Synth 8-3331] design top has unconnected port debug[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 324.980 ; gain = 115.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 324.980 ; gain = 115.348
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'temperatureDataMemory' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/top.v:91]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clockDivider' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/top.v:80]
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/.Xil/Vivado-11140-DESKTOP-ODF6HD0/dcp/clk_wiz_0_in_context.xdc] for cell 'clockDivider'
Finished Parsing XDC File [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/.Xil/Vivado-11140-DESKTOP-ODF6HD0/dcp/clk_wiz_0_in_context.xdc] for cell 'clockDivider'
Parsing XDC File [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/.Xil/Vivado-11140-DESKTOP-ODF6HD0/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'temperatureDataMemory'
Finished Parsing XDC File [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/.Xil/Vivado-11140-DESKTOP-ODF6HD0/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'temperatureDataMemory'
Parsing XDC File [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/constrs_1/imports/Arty/Arty_Master.xdc]
Finished Parsing XDC File [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/constrs_1/imports/Arty/Arty_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/constrs_1/imports/Arty/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 626.848 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'temperatureDataMemory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for systemClock. (constraint file  C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/.Xil/Vivado-11140-DESKTOP-ODF6HD0/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for systemClock. (constraint file  C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/.Xil/Vivado-11140-DESKTOP-ODF6HD0/dcp/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clockDivider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for temperatureDataMemory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "registerPointer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataReceived" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receivedAddress" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'dataOutput_reg' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/i2cDeviceLM75.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'OsTemperature_reg' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/i2cDeviceLM75.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'HystTemperature_reg' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/i2cDeviceLM75.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'registerPointer_reg' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/i2cDeviceLM75.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'configurationReg_reg' [C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.srcs/sources_1/new/i2cDeviceLM75.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2cDeviceLM75 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module i2Core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port debug[6]
WARNING: [Synth 8-3331] design top has unconnected port debug[1]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\device75/HystTemperature_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\device75/HystTemperature_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\device75/OsTemperature_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\device75/OsTemperature_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\device75/HystTemperature_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\device75/HystTemperature_reg[2] )
WARNING: [Synth 8-3332] Sequential element (device75/OsTemperature_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (device75/OsTemperature_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (device75/HystTemperature_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (device75/HystTemperature_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (device75/HystTemperature_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (device75/HystTemperature_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (insta/dataReceived_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (insta/dataReceived_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (insta/dataReceived_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (insta/dataReceived_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (insta/dataReceived_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (insta/dataReceived_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (insta/stateHint_reg) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clockDivider/clk_out1' to pin 'clockDivider/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |     8|
|4     |LUT1          |    32|
|5     |LUT2          |     1|
|6     |LUT3          |    11|
|7     |LUT4          |    17|
|8     |LUT5          |    10|
|9     |LUT6          |    16|
|10    |FDRE          |    70|
|11    |LD            |     8|
|12    |LDC           |     2|
|13    |IBUF          |     1|
|14    |IOBUF         |     1|
|15    |OBUF          |     6|
|16    |OBUFT         |     2|
+------+--------------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |   195|
|2     |  device75    |i2cDeviceLM75 |    18|
|3     |  insta       |i2Core        |    87|
|4     |  slowCounter |slowCounter   |    70|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 626.848 ; gain = 417.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 626.848 ; gain = 105.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 626.848 ; gain = 417.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 8 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 626.848 ; gain = 414.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/Felix/Desktop/Projects/Arty/Project/project_1/project_1.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 626.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 08 18:08:22 2017...
