// Seed: 3014879411
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  inout id_6;
  input id_5;
  inout id_4;
  inout id_3;
  output id_2;
  input id_1;
  initial begin
    id_3 <= 1;
    id_7 = id_6;
    id_4 <= id_5;
  end
  logic id_7;
  assign id_7 = 1 - id_6;
  logic id_8;
  type_11(
      id_1, {1, id_2, 1}
  );
  assign id_4 = 1;
  assign id_2 = id_3;
endmodule
