===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.7983 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3199 ( 10.6%)    0.3199 ( 17.8%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2710 (  9.0%)    0.2710 ( 15.1%)    Parse modules
    0.0452 (  1.5%)    0.0452 (  2.5%)    Verify circuit
    2.5371 ( 84.2%)    1.3214 ( 73.5%)  'firrtl.circuit' Pipeline
    0.0433 (  1.4%)    0.0433 (  2.4%)    LowerFIRRTLAnnotations
    0.2398 (  8.0%)    0.1308 (  7.3%)    'firrtl.module' Pipeline
    0.0947 (  3.1%)    0.0544 (  3.0%)      DropName
    0.1450 (  4.8%)    0.0764 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0110 (  0.4%)    0.0061 (  0.3%)    'firrtl.module' Pipeline
    0.0110 (  0.4%)    0.0061 (  0.3%)      LowerCHIRRTLPass
    0.0189 (  0.6%)    0.0189 (  1.0%)    InferWidths
    0.0470 (  1.6%)    0.0470 (  2.6%)    MemToRegOfVec
    0.0774 (  2.6%)    0.0774 (  4.3%)    InferResets
    0.0064 (  0.2%)    0.0064 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0159 (  0.5%)    0.0159 (  0.9%)    WireDFT
    0.1188 (  3.9%)    0.1188 (  6.6%)    LowerFIRRTLTypes
    0.1048 (  3.5%)    0.0605 (  3.4%)    'firrtl.module' Pipeline
    0.1027 (  3.4%)    0.0593 (  3.3%)      ExpandWhens
    0.0021 (  0.1%)    0.0012 (  0.1%)      SFCCompat
    0.0186 (  0.6%)    0.0186 (  1.0%)    CheckCombCycles
    0.0058 (  0.2%)    0.0058 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.8600 ( 28.5%)    0.4510 ( 25.1%)    'firrtl.module' Pipeline
    0.8210 ( 27.2%)    0.4326 ( 24.1%)      Canonicalizer
    0.0389 (  1.3%)    0.0205 (  1.1%)      InferReadWrite
    0.0168 (  0.6%)    0.0168 (  0.9%)    PrefixModules
    0.0039 (  0.1%)    0.0039 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0287 (  1.0%)    0.0287 (  1.6%)    Inliner
    0.0361 (  1.2%)    0.0361 (  2.0%)    IMConstProp
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.0%)    0.0011 (  0.1%)    AddSeqMemPorts
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0148 (  0.5%)    0.0148 (  0.8%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1656 (  5.5%)    0.1656 (  9.2%)    'firrtl.module' Pipeline
    0.0118 (  0.4%)    0.0118 (  0.7%)      DropName
    0.1539 (  5.1%)    0.1539 (  8.6%)      Canonicalizer
    0.0188 (  0.6%)    0.0188 (  1.0%)    IMDeadCodeElim
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0411 (  1.4%)    0.0411 (  2.3%)  LowerFIRRTLToHW
    0.0007 (  0.0%)    0.0007 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0227 (  0.8%)    0.0227 (  1.3%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0491 (  1.6%)    0.0491 (  2.7%)  'hw.module' Pipeline
    0.0137 (  0.5%)    0.0137 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0231 (  0.8%)    0.0231 (  1.3%)    Canonicalizer
    0.0090 (  0.3%)    0.0090 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0033 (  0.1%)    0.0033 (  0.2%)    HWCleanup
    0.0055 (  0.2%)    0.0055 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0053 (  0.2%)    0.0053 (  0.3%)    PrettifyVerilog
    0.0042 (  0.1%)    0.0042 (  0.2%)  StripDebugInfoWithPred
    0.0318 (  1.1%)    0.0318 (  1.8%)  ExportVerilog
    0.0015 (  0.0%)    0.0015 (  0.1%)  Rest
    3.0140 (100.0%)    1.7983 (100.0%)  Total

{
  totalTime: 1.81,
  maxMemory: 69107712
}
