

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO'
================================================================
* Date:           Fri Apr  4 16:47:43 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.359 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   393219|   393219|  2.359 ms|  2.359 ms|  393217|  393217|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                              Loop Name                             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP  |   393217|   393217|         3|          1|          1|  393216|       yes|
        +--------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.80>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [HLS/src/Crypto1.cpp:119]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS/src/Crypto1.cpp:117]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS/src/Crypto1.cpp:115]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_0, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_0, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten26"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%store_ln115 = store i2 0, i2 %i" [HLS/src/Crypto1.cpp:115]   --->   Operation 16 'store' 'store_ln115' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten13"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%store_ln117 = store i6 0, i6 %j" [HLS/src/Crypto1.cpp:117]   --->   Operation 18 'store' 'store_ln117' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%store_ln119 = store i13 0, i13 %k" [HLS/src/Crypto1.cpp:119]   --->   Operation 19 'store' 'store_ln119' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc99"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i19 %indvar_flatten13" [HLS/src/Crypto1.cpp:117]   --->   Operation 21 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i19 %indvar_flatten26" [HLS/src/Crypto1.cpp:115]   --->   Operation 22 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln115 = icmp_eq  i19 %indvar_flatten26_load, i19 393216" [HLS/src/Crypto1.cpp:115]   --->   Operation 23 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.30ns)   --->   "%add_ln115_1 = add i19 %indvar_flatten26_load, i19 1" [HLS/src/Crypto1.cpp:115]   --->   Operation 24 'add' 'add_ln115_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc105, void %sw.epilog.loopexit587.exitStub" [HLS/src/Crypto1.cpp:115]   --->   Operation 25 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln117 = icmp_eq  i19 %indvar_flatten13_load, i19 131072" [HLS/src/Crypto1.cpp:117]   --->   Operation 26 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln115)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%add_ln117_1 = add i19 %indvar_flatten13_load, i19 1" [HLS/src/Crypto1.cpp:117]   --->   Operation 27 'add' 'add_ln117_1' <Predicate = (!icmp_ln115)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.61ns)   --->   "%select_ln117_1 = select i1 %icmp_ln117, i19 1, i19 %add_ln117_1" [HLS/src/Crypto1.cpp:117]   --->   Operation 28 'select' 'select_ln117_1' <Predicate = (!icmp_ln115)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%store_ln115 = store i19 %add_ln115_1, i19 %indvar_flatten26" [HLS/src/Crypto1.cpp:115]   --->   Operation 29 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.80>
ST_2 : Operation 30 [1/1] (0.80ns)   --->   "%store_ln117 = store i19 %select_ln117_1, i19 %indvar_flatten13" [HLS/src/Crypto1.cpp:117]   --->   Operation 30 'store' 'store_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.80>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i13 %k" [HLS/src/Crypto1.cpp:119]   --->   Operation 31 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [HLS/src/Crypto1.cpp:115]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [HLS/src/Crypto1.cpp:115]   --->   Operation 33 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.80ns)   --->   "%add_ln115 = add i2 %i_load, i2 1" [HLS/src/Crypto1.cpp:115]   --->   Operation 34 'add' 'add_ln115' <Predicate = (icmp_ln117)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.56ns)   --->   "%select_ln115 = select i1 %icmp_ln117, i6 0, i6 %j_load" [HLS/src/Crypto1.cpp:115]   --->   Operation 35 'select' 'select_ln115' <Predicate = true> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln115)   --->   "%xor_ln115 = xor i1 %icmp_ln117, i1 1" [HLS/src/Crypto1.cpp:115]   --->   Operation 36 'xor' 'xor_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.26ns)   --->   "%icmp_ln119 = icmp_eq  i13 %k_load, i13 4096" [HLS/src/Crypto1.cpp:119]   --->   Operation 37 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln115 = and i1 %icmp_ln119, i1 %xor_ln115" [HLS/src/Crypto1.cpp:115]   --->   Operation 38 'and' 'and_ln115' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.47ns)   --->   "%select_ln115_1 = select i1 %icmp_ln117, i2 %add_ln115, i2 %i_load" [HLS/src/Crypto1.cpp:115]   --->   Operation 39 'select' 'select_ln115_1' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.18ns)   --->   "%add_ln117 = add i6 %select_ln115, i6 1" [HLS/src/Crypto1.cpp:117]   --->   Operation 40 'add' 'add_ln117' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node k_6_mid2)   --->   "%empty = or i1 %and_ln115, i1 %icmp_ln117" [HLS/src/Crypto1.cpp:115]   --->   Operation 41 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.56ns) (out node of the LUT)   --->   "%k_6_mid2 = select i1 %empty, i13 0, i13 %k_load" [HLS/src/Crypto1.cpp:115]   --->   Operation 42 'select' 'k_6_mid2' <Predicate = true> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.56ns)   --->   "%select_ln117 = select i1 %and_ln115, i6 %add_ln117, i6 %select_ln115" [HLS/src/Crypto1.cpp:117]   --->   Operation 43 'select' 'select_ln117' <Predicate = true> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %select_ln115_1, i5 0" [HLS/src/Crypto1.cpp:120]   --->   Operation 44 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i6 %select_ln117" [HLS/src/Crypto1.cpp:120]   --->   Operation 45 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.23ns)   --->   "%add_ln119_1 = add i7 %tmp_s, i7 %zext_ln120" [HLS/src/Crypto1.cpp:119]   --->   Operation 46 'add' 'add_ln119_1' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i13 %k_6_mid2" [HLS/src/Crypto1.cpp:119]   --->   Operation 47 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln119_5 = trunc i13 %k_6_mid2" [HLS/src/Crypto1.cpp:119]   --->   Operation 48 'trunc' 'trunc_ln119_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %k_6_mid2, i32 2, i32 11" [HLS/src/Crypto1.cpp:119]   --->   Operation 49 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 %select_ln115_1, i12 %trunc_ln119" [HLS/src/Crypto1.cpp:120]   --->   Operation 50 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i14 %tmp_52" [HLS/src/Crypto1.cpp:120]   --->   Operation 51 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%NTTTwiddleIn_addr = getelementptr i32 %NTTTwiddleIn, i64 0, i64 %zext_ln120_1" [HLS/src/Crypto1.cpp:120]   --->   Operation 52 'getelementptr' 'NTTTwiddleIn_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%INTTTwiddleIn_addr = getelementptr i32 %INTTTwiddleIn, i64 0, i64 %zext_ln120_1" [HLS/src/Crypto1.cpp:121]   --->   Operation 53 'getelementptr' 'INTTTwiddleIn_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (1.99ns)   --->   "%NTTTwiddleIn_load = load i14 %NTTTwiddleIn_addr" [HLS/src/Crypto1.cpp:120]   --->   Operation 54 'load' 'NTTTwiddleIn_load' <Predicate = true> <Delay = 1.99> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_3 : Operation 55 [2/2] (1.99ns)   --->   "%INTTTwiddleIn_load = load i14 %INTTTwiddleIn_addr" [HLS/src/Crypto1.cpp:121]   --->   Operation 55 'load' 'INTTTwiddleIn_load' <Predicate = true> <Delay = 1.99> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_3 : Operation 56 [1/1] (1.20ns)   --->   "%switch_ln120 = switch i2 %trunc_ln119_5, void %arrayidx9861.case.3, i2 0, void %arrayidx9861.case.0, i2 1, void %arrayidx9861.case.1, i2 2, void %arrayidx9861.case.2" [HLS/src/Crypto1.cpp:120]   --->   Operation 56 'switch' 'switch_ln120' <Predicate = true> <Delay = 1.20>
ST_3 : Operation 57 [1/1] (1.26ns)   --->   "%add_ln119 = add i13 %k_6_mid2, i13 1" [HLS/src/Crypto1.cpp:119]   --->   Operation 57 'add' 'add_ln119' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.80ns)   --->   "%store_ln115 = store i2 %select_ln115_1, i2 %i" [HLS/src/Crypto1.cpp:115]   --->   Operation 58 'store' 'store_ln115' <Predicate = true> <Delay = 0.80>
ST_3 : Operation 59 [1/1] (0.80ns)   --->   "%store_ln117 = store i6 %select_ln117, i6 %j" [HLS/src/Crypto1.cpp:117]   --->   Operation 59 'store' 'store_ln117' <Predicate = true> <Delay = 0.80>
ST_3 : Operation 60 [1/1] (0.80ns)   --->   "%store_ln119 = store i13 %add_ln119, i13 %k" [HLS/src/Crypto1.cpp:119]   --->   Operation 60 'store' 'store_ln119' <Predicate = true> <Delay = 0.80>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc99" [HLS/src/Crypto1.cpp:119]   --->   Operation 61 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.80ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 0.80>

State 4 <SV = 3> <Delay = 3.99>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 393216, i64 393216, i64 393216"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [HLS/src/Crypto1.cpp:119]   --->   Operation 64 'specpipeline' 'specpipeline_ln119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %add_ln119_1, i10 %lshr_ln" [HLS/src/Crypto1.cpp:120]   --->   Operation 65 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i17 %tmp_51" [HLS/src/Crypto1.cpp:120]   --->   Operation 66 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_addr = getelementptr i32 %NTTTWiddleRAM, i64 0, i64 %zext_ln120_2" [HLS/src/Crypto1.cpp:120]   --->   Operation 67 'getelementptr' 'NTTTWiddleRAM_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_1_addr = getelementptr i32 %NTTTWiddleRAM_1, i64 0, i64 %zext_ln120_2" [HLS/src/Crypto1.cpp:120]   --->   Operation 68 'getelementptr' 'NTTTWiddleRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_2_addr = getelementptr i32 %NTTTWiddleRAM_2, i64 0, i64 %zext_ln120_2" [HLS/src/Crypto1.cpp:120]   --->   Operation 69 'getelementptr' 'NTTTWiddleRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_3_addr = getelementptr i32 %NTTTWiddleRAM_3, i64 0, i64 %zext_ln120_2" [HLS/src/Crypto1.cpp:120]   --->   Operation 70 'getelementptr' 'NTTTWiddleRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_addr = getelementptr i32 %INTTTWiddleRAM, i64 0, i64 %zext_ln120_2" [HLS/src/Crypto1.cpp:121]   --->   Operation 71 'getelementptr' 'INTTTWiddleRAM_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_1_addr = getelementptr i32 %INTTTWiddleRAM_1, i64 0, i64 %zext_ln120_2" [HLS/src/Crypto1.cpp:121]   --->   Operation 72 'getelementptr' 'INTTTWiddleRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_2_addr = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln120_2" [HLS/src/Crypto1.cpp:121]   --->   Operation 73 'getelementptr' 'INTTTWiddleRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_3_addr = getelementptr i32 %INTTTWiddleRAM_3, i64 0, i64 %zext_ln120_2" [HLS/src/Crypto1.cpp:121]   --->   Operation 74 'getelementptr' 'INTTTWiddleRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (1.99ns)   --->   "%NTTTwiddleIn_load = load i14 %NTTTwiddleIn_addr" [HLS/src/Crypto1.cpp:120]   --->   Operation 75 'load' 'NTTTwiddleIn_load' <Predicate = true> <Delay = 1.99> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_4 : Operation 76 [1/2] (1.99ns)   --->   "%INTTTwiddleIn_load = load i14 %INTTTwiddleIn_addr" [HLS/src/Crypto1.cpp:121]   --->   Operation 76 'load' 'INTTTwiddleIn_load' <Predicate = true> <Delay = 1.99> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12288> <RAM>
ST_4 : Operation 77 [1/1] (1.99ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i17 %NTTTWiddleRAM_2_addr" [HLS/src/Crypto1.cpp:120]   --->   Operation 77 'store' 'store_ln120' <Predicate = (trunc_ln119_5 == 2)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98304> <RAM>
ST_4 : Operation 78 [1/1] (1.99ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i17 %INTTTWiddleRAM_2_addr" [HLS/src/Crypto1.cpp:121]   --->   Operation 78 'store' 'store_ln121' <Predicate = (trunc_ln119_5 == 2)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98304> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx9861.exit" [HLS/src/Crypto1.cpp:121]   --->   Operation 79 'br' 'br_ln121' <Predicate = (trunc_ln119_5 == 2)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.99ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i17 %NTTTWiddleRAM_1_addr" [HLS/src/Crypto1.cpp:120]   --->   Operation 80 'store' 'store_ln120' <Predicate = (trunc_ln119_5 == 1)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98304> <RAM>
ST_4 : Operation 81 [1/1] (1.99ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i17 %INTTTWiddleRAM_1_addr" [HLS/src/Crypto1.cpp:121]   --->   Operation 81 'store' 'store_ln121' <Predicate = (trunc_ln119_5 == 1)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98304> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx9861.exit" [HLS/src/Crypto1.cpp:121]   --->   Operation 82 'br' 'br_ln121' <Predicate = (trunc_ln119_5 == 1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.99ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i17 %NTTTWiddleRAM_addr" [HLS/src/Crypto1.cpp:120]   --->   Operation 83 'store' 'store_ln120' <Predicate = (trunc_ln119_5 == 0)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98304> <RAM>
ST_4 : Operation 84 [1/1] (1.99ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i17 %INTTTWiddleRAM_addr" [HLS/src/Crypto1.cpp:121]   --->   Operation 84 'store' 'store_ln121' <Predicate = (trunc_ln119_5 == 0)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98304> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx9861.exit" [HLS/src/Crypto1.cpp:121]   --->   Operation 85 'br' 'br_ln121' <Predicate = (trunc_ln119_5 == 0)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.99ns)   --->   "%store_ln120 = store i32 %NTTTwiddleIn_load, i17 %NTTTWiddleRAM_3_addr" [HLS/src/Crypto1.cpp:120]   --->   Operation 86 'store' 'store_ln120' <Predicate = (trunc_ln119_5 == 3)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98304> <RAM>
ST_4 : Operation 87 [1/1] (1.99ns)   --->   "%store_ln121 = store i32 %INTTTwiddleIn_load, i17 %INTTTWiddleRAM_3_addr" [HLS/src/Crypto1.cpp:121]   --->   Operation 87 'store' 'store_ln121' <Predicate = (trunc_ln119_5 == 3)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98304> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln121 = br void %arrayidx9861.exit" [HLS/src/Crypto1.cpp:121]   --->   Operation 88 'br' 'br_ln121' <Predicate = (trunc_ln119_5 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.000ns, clock uncertainty: 1.620ns.

 <State 1>: 0.807ns
The critical path consists of the following:
	'alloca' operation 19 bit ('indvar_flatten26') [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten26' [20]  (0.807 ns)

 <State 2>: 2.734ns
The critical path consists of the following:
	'load' operation 19 bit ('indvar_flatten13_load', HLS/src/Crypto1.cpp:117) on local variable 'indvar_flatten13' [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln117', HLS/src/Crypto1.cpp:117) [39]  (1.309 ns)
	'select' operation 19 bit ('select_ln117_1', HLS/src/Crypto1.cpp:117) [92]  (0.618 ns)
	'store' operation 0 bit ('store_ln117', HLS/src/Crypto1.cpp:117) of variable 'select_ln117_1', HLS/src/Crypto1.cpp:117 on local variable 'indvar_flatten13' [95]  (0.807 ns)

 <State 3>: 4.359ns
The critical path consists of the following:
	'load' operation 13 bit ('k_load', HLS/src/Crypto1.cpp:119) on local variable 'k', HLS/src/Crypto1.cpp:119 [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln119', HLS/src/Crypto1.cpp:119) [42]  (1.260 ns)
	'and' operation 1 bit ('and_ln115', HLS/src/Crypto1.cpp:115) [43]  (0.464 ns)
	'or' operation 1 bit ('empty', HLS/src/Crypto1.cpp:115) [46]  (0.000 ns)
	'select' operation 13 bit ('k_6_mid2', HLS/src/Crypto1.cpp:115) [47]  (0.567 ns)
	'add' operation 13 bit ('add_ln119', HLS/src/Crypto1.cpp:119) [90]  (1.260 ns)
	'store' operation 0 bit ('store_ln119', HLS/src/Crypto1.cpp:119) of variable 'add_ln119', HLS/src/Crypto1.cpp:119 on local variable 'k', HLS/src/Crypto1.cpp:119 [97]  (0.807 ns)

 <State 4>: 3.996ns
The critical path consists of the following:
	'load' operation 32 bit ('NTTTwiddleIn_load', HLS/src/Crypto1.cpp:120) on array 'NTTTwiddleIn' [70]  (1.998 ns)
	'store' operation 0 bit ('store_ln120', HLS/src/Crypto1.cpp:120) of variable 'NTTTwiddleIn_load', HLS/src/Crypto1.cpp:120 on array 'NTTTWiddleRAM_2' [74]  (1.998 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
