-- generated by newgenasym Thu Apr 14 16:09:17 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lea_6t is
    port (    
	\aadet*\:  INOUT  STD_LOGIC;    
	EXTINT0:   INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (5 DOWNTO 1);    
	\n/c\:     INOUT  STD_LOGIC;    
	RESERVED1: INOUT  STD_LOGIC;    
	RESERVED2: INOUT  STD_LOGIC;    
	RESERVED3: INOUT  STD_LOGIC;    
	RESERVED4: INOUT  STD_LOGIC;    
	\reset*\:  INOUT  STD_LOGIC;    
	RF_IN:     INOUT  STD_LOGIC;    
	RXD1:      INOUT  STD_LOGIC;    
	SCL2:      INOUT  STD_LOGIC;    
	SDA2:      INOUT  STD_LOGIC;    
	TIMEPULSE: INOUT  STD_LOGIC;    
	TIMEPULSE2: INOUT  STD_LOGIC;    
	TXD1:      INOUT  STD_LOGIC;    
	USB_DM:    INOUT  STD_LOGIC;    
	USB_DP:    INOUT  STD_LOGIC;    
	V_ANT:     INOUT  STD_LOGIC;    
	V_BCKP:    INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	VCC_OUT:   INOUT  STD_LOGIC;    
	VCC_RF:    INOUT  STD_LOGIC;    
	VDDUSB:    INOUT  STD_LOGIC);
end lea_6t;
