# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab4/task1 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/lab4task1_ASM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:00 on Feb 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/lab4task1_ASM.sv 
# -- Compiling module lab4task1_ASM
# -- Compiling module lab4task1_ASM_tb
# 
# Top level modules:
# 	lab4task1_ASM_tb
# End time: 19:24:00 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab4/task1 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/lab4task1_FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:00 on Feb 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/lab4task1_FSM.sv 
# -- Compiling module lab4task1_FSM
# -- Compiling module lab4task1_FSM_tb
# 
# Top level modules:
# 	lab4task1_FSM_tb
# End time: 19:24:00 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab4/task1 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/hexadecimal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:00 on Feb 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/hexadecimal.sv 
# -- Compiling module hexadecimal
# -- Compiling module hexadecimal_testbench
# 
# Top level modules:
# 	hexadecimal_testbench
# End time: 19:24:00 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab4/task1 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/lab4task1_fpga.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:00 on Feb 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/lab4task1_fpga.sv 
# -- Compiling module lab4task1_fpga
# ** Error: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/lab4task1_fpga.sv(33): 'hx0' already declared in this scope.
# -- Compiling module lab4task1_fpga_tb
# End time: 19:24:00 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab4_run_msim_rtl_verilog.do line 11
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab4/task1 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/lab4task1_..."
vsim work.lab4task1_FSM_tb
# vsim work.lab4task1_FSM_tb 
# Start time: 19:24:05 on Feb 16,2024
# Loading sv_std.std
# Loading work.lab4task1_FSM_tb
# Loading work.lab4task1_FSM
add wave -position end  sim:/lab4task1_FSM_tb/clk
add wave -position end  sim:/lab4task1_FSM_tb/reset
add wave -position end  sim:/lab4task1_FSM_tb/start
add wave -position end  sim:/lab4task1_FSM_tb/done
add wave -position end  sim:/lab4task1_FSM_tb/s
add wave -position end  sim:/lab4task1_FSM_tb/shr
run -all
# ** Note: $stop    : C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/lab4task1_FSM.sv(78)
#    Time: 750 ps  Iteration: 1  Instance: /lab4task1_FSM_tb
# Break in Module lab4task1_FSM_tb at C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task1/lab4task1_FSM.sv line 78
# End time: 19:24:57 on Feb 16,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
