
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000237c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  08002488  08002488  00003488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800268c  0800268c  0000400c  2**0
                  CONTENTS
  4 .ARM          00000008  0800268c  0800268c  0000368c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002694  08002694  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002694  08002694  00003694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002698  08002698  00003698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800269c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  2000000c  080026a8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  080026a8  000040e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007c40  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019c8  00000000  00000000  0000bc75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000700  00000000  00000000  0000d640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000054b  00000000  00000000  0000dd40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d60  00000000  00000000  0000e28b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009845  00000000  00000000  00024feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008184c  00000000  00000000  0002e830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b007c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a48  00000000  00000000  000b00c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000b1b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002470 	.word	0x08002470

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002470 	.word	0x08002470

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <uart_send_string>:
// Variable to store the received character
volatile uint8_t received_char;
volatile uint8_t data_received = 0;

// Helper function to send strings via UART (non-blocking)
void uart_send_string(const char *str) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
    // Wait until UART is ready before sending another string
    while (HAL_UART_GetState(&huart2) != HAL_UART_STATE_READY);
 8000178:	bf00      	nop
 800017a:	480a      	ldr	r0, [pc, #40]	@ (80001a4 <uart_send_string+0x34>)
 800017c:	f001 fecd 	bl	8001f1a <HAL_UART_GetState>
 8000180:	4603      	mov	r3, r0
 8000182:	2b20      	cmp	r3, #32
 8000184:	d1f9      	bne.n	800017a <uart_send_string+0xa>

    // Now send the string in non-blocking mode
    HAL_UART_Transmit_IT(&huart2, (uint8_t*)str, strlen(str));
 8000186:	6878      	ldr	r0, [r7, #4]
 8000188:	f7ff ffea 	bl	8000160 <strlen>
 800018c:	4603      	mov	r3, r0
 800018e:	b29b      	uxth	r3, r3
 8000190:	461a      	mov	r2, r3
 8000192:	6879      	ldr	r1, [r7, #4]
 8000194:	4803      	ldr	r0, [pc, #12]	@ (80001a4 <uart_send_string+0x34>)
 8000196:	f001 fbb7 	bl	8001908 <HAL_UART_Transmit_IT>
}
 800019a:	bf00      	nop
 800019c:	3708      	adds	r7, #8
 800019e:	46bd      	mov	sp, r7
 80001a0:	bd80      	pop	{r7, pc}
 80001a2:	bf00      	nop
 80001a4:	20000094 	.word	0x20000094

080001a8 <update_status_window>:

// Function to update the status window
void update_status_window(void) {
 80001a8:	b580      	push	{r7, lr}
 80001aa:	af00      	add	r7, sp, #0
	uart_send_string("\x1b[2J");  // Clear the screen
 80001ac:	480f      	ldr	r0, [pc, #60]	@ (80001ec <update_status_window+0x44>)
 80001ae:	f7ff ffdf 	bl	8000170 <uart_send_string>
	uart_send_string("\x1b[0;0H");  // Move cursor to top-left corner
 80001b2:	480f      	ldr	r0, [pc, #60]	@ (80001f0 <update_status_window+0x48>)
 80001b4:	f7ff ffdc 	bl	8000170 <uart_send_string>
	uart_send_string("\x1b[10;r");  // Create a scrollable window
 80001b8:	480e      	ldr	r0, [pc, #56]	@ (80001f4 <update_status_window+0x4c>)
 80001ba:	f7ff ffd9 	bl	8000170 <uart_send_string>
    uart_send_string("==== Status Window ====\r\n");
 80001be:	480e      	ldr	r0, [pc, #56]	@ (80001f8 <update_status_window+0x50>)
 80001c0:	f7ff ffd6 	bl	8000170 <uart_send_string>
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) {
 80001c4:	2120      	movs	r1, #32
 80001c6:	480d      	ldr	r0, [pc, #52]	@ (80001fc <update_status_window+0x54>)
 80001c8:	f000 feec 	bl	8000fa4 <HAL_GPIO_ReadPin>
 80001cc:	4603      	mov	r3, r0
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d003      	beq.n	80001da <update_status_window+0x32>
        uart_send_string("LED is ON\r\n");
 80001d2:	480b      	ldr	r0, [pc, #44]	@ (8000200 <update_status_window+0x58>)
 80001d4:	f7ff ffcc 	bl	8000170 <uart_send_string>
 80001d8:	e002      	b.n	80001e0 <update_status_window+0x38>
    } else {
        uart_send_string("LED is OFF\r\n");
 80001da:	480a      	ldr	r0, [pc, #40]	@ (8000204 <update_status_window+0x5c>)
 80001dc:	f7ff ffc8 	bl	8000170 <uart_send_string>
    }
    uart_send_string("=======================\r\n");
 80001e0:	4809      	ldr	r0, [pc, #36]	@ (8000208 <update_status_window+0x60>)
 80001e2:	f7ff ffc5 	bl	8000170 <uart_send_string>
}
 80001e6:	bf00      	nop
 80001e8:	bd80      	pop	{r7, pc}
 80001ea:	bf00      	nop
 80001ec:	08002488 	.word	0x08002488
 80001f0:	08002490 	.word	0x08002490
 80001f4:	08002498 	.word	0x08002498
 80001f8:	080024a0 	.word	0x080024a0
 80001fc:	40010800 	.word	0x40010800
 8000200:	080024bc 	.word	0x080024bc
 8000204:	080024c8 	.word	0x080024c8
 8000208:	080024d8 	.word	0x080024d8

0800020c <cli_process_command>:

// Process command function
void cli_process_command(const char *cmd) {
 800020c:	b580      	push	{r7, lr}
 800020e:	b082      	sub	sp, #8
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
    uart_send_string("\r\n");  // Start new line before processing command output
 8000214:	4835      	ldr	r0, [pc, #212]	@ (80002ec <cli_process_command+0xe0>)
 8000216:	f7ff ffab 	bl	8000170 <uart_send_string>

    if (strcmp(cmd, "LED ON") == 0) {
 800021a:	4935      	ldr	r1, [pc, #212]	@ (80002f0 <cli_process_command+0xe4>)
 800021c:	6878      	ldr	r0, [r7, #4]
 800021e:	f7ff ff95 	bl	800014c <strcmp>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d108      	bne.n	800023a <cli_process_command+0x2e>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000228:	2201      	movs	r2, #1
 800022a:	2120      	movs	r1, #32
 800022c:	4831      	ldr	r0, [pc, #196]	@ (80002f4 <cli_process_command+0xe8>)
 800022e:	f000 fed0 	bl	8000fd2 <HAL_GPIO_WritePin>
        uart_send_string("LED turned ON\r\n");
 8000232:	4831      	ldr	r0, [pc, #196]	@ (80002f8 <cli_process_command+0xec>)
 8000234:	f7ff ff9c 	bl	8000170 <uart_send_string>
 8000238:	e051      	b.n	80002de <cli_process_command+0xd2>
    } else if (strcmp(cmd, "LED OFF") == 0) {
 800023a:	4930      	ldr	r1, [pc, #192]	@ (80002fc <cli_process_command+0xf0>)
 800023c:	6878      	ldr	r0, [r7, #4]
 800023e:	f7ff ff85 	bl	800014c <strcmp>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d108      	bne.n	800025a <cli_process_command+0x4e>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000248:	2200      	movs	r2, #0
 800024a:	2120      	movs	r1, #32
 800024c:	4829      	ldr	r0, [pc, #164]	@ (80002f4 <cli_process_command+0xe8>)
 800024e:	f000 fec0 	bl	8000fd2 <HAL_GPIO_WritePin>
        uart_send_string("LED turned OFF\r\n");
 8000252:	482b      	ldr	r0, [pc, #172]	@ (8000300 <cli_process_command+0xf4>)
 8000254:	f7ff ff8c 	bl	8000170 <uart_send_string>
 8000258:	e041      	b.n	80002de <cli_process_command+0xd2>
    } else if (strcmp(cmd, "STATUS") == 0) {
 800025a:	492a      	ldr	r1, [pc, #168]	@ (8000304 <cli_process_command+0xf8>)
 800025c:	6878      	ldr	r0, [r7, #4]
 800025e:	f7ff ff75 	bl	800014c <strcmp>
 8000262:	4603      	mov	r3, r0
 8000264:	2b00      	cmp	r3, #0
 8000266:	d11a      	bne.n	800029e <cli_process_command+0x92>
        // Clear the screen when STATUS command is entered
        uart_send_string("\x1b[2J");  // Clear the screen
 8000268:	4827      	ldr	r0, [pc, #156]	@ (8000308 <cli_process_command+0xfc>)
 800026a:	f7ff ff81 	bl	8000170 <uart_send_string>
        uart_send_string("\x1b[0;0H");  // Move cursor to the top-left corner
 800026e:	4827      	ldr	r0, [pc, #156]	@ (800030c <cli_process_command+0x100>)
 8000270:	f7ff ff7e 	bl	8000170 <uart_send_string>

        // Now send the status information
        uart_send_string("==== Status Window ====\r\n");
 8000274:	4826      	ldr	r0, [pc, #152]	@ (8000310 <cli_process_command+0x104>)
 8000276:	f7ff ff7b 	bl	8000170 <uart_send_string>
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) {
 800027a:	2120      	movs	r1, #32
 800027c:	481d      	ldr	r0, [pc, #116]	@ (80002f4 <cli_process_command+0xe8>)
 800027e:	f000 fe91 	bl	8000fa4 <HAL_GPIO_ReadPin>
 8000282:	4603      	mov	r3, r0
 8000284:	2b00      	cmp	r3, #0
 8000286:	d003      	beq.n	8000290 <cli_process_command+0x84>
            uart_send_string("LED is ON\r\n");
 8000288:	4822      	ldr	r0, [pc, #136]	@ (8000314 <cli_process_command+0x108>)
 800028a:	f7ff ff71 	bl	8000170 <uart_send_string>
 800028e:	e002      	b.n	8000296 <cli_process_command+0x8a>
        } else {
            uart_send_string("LED is OFF\r\n");
 8000290:	4821      	ldr	r0, [pc, #132]	@ (8000318 <cli_process_command+0x10c>)
 8000292:	f7ff ff6d 	bl	8000170 <uart_send_string>
        }
        uart_send_string("=======================\r\n");
 8000296:	4821      	ldr	r0, [pc, #132]	@ (800031c <cli_process_command+0x110>)
 8000298:	f7ff ff6a 	bl	8000170 <uart_send_string>
 800029c:	e01f      	b.n	80002de <cli_process_command+0xd2>
    } else if (strcmp(cmd, "HELP") == 0) {
 800029e:	4920      	ldr	r1, [pc, #128]	@ (8000320 <cli_process_command+0x114>)
 80002a0:	6878      	ldr	r0, [r7, #4]
 80002a2:	f7ff ff53 	bl	800014c <strcmp>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d10f      	bne.n	80002cc <cli_process_command+0xc0>
        uart_send_string("Available commands:\r\n");
 80002ac:	481d      	ldr	r0, [pc, #116]	@ (8000324 <cli_process_command+0x118>)
 80002ae:	f7ff ff5f 	bl	8000170 <uart_send_string>
        uart_send_string("LED ON - Turns the LED on\r\n");
 80002b2:	481d      	ldr	r0, [pc, #116]	@ (8000328 <cli_process_command+0x11c>)
 80002b4:	f7ff ff5c 	bl	8000170 <uart_send_string>
        uart_send_string("LED OFF - Turns the LED off\r\n");
 80002b8:	481c      	ldr	r0, [pc, #112]	@ (800032c <cli_process_command+0x120>)
 80002ba:	f7ff ff59 	bl	8000170 <uart_send_string>
        uart_send_string("STATUS - Shows the current LED state\r\n");
 80002be:	481c      	ldr	r0, [pc, #112]	@ (8000330 <cli_process_command+0x124>)
 80002c0:	f7ff ff56 	bl	8000170 <uart_send_string>
        uart_send_string("HELP - Displays this help message\r\n");
 80002c4:	481b      	ldr	r0, [pc, #108]	@ (8000334 <cli_process_command+0x128>)
 80002c6:	f7ff ff53 	bl	8000170 <uart_send_string>
 80002ca:	e008      	b.n	80002de <cli_process_command+0xd2>
    } else {
        uart_send_string("Unknown command: ");
 80002cc:	481a      	ldr	r0, [pc, #104]	@ (8000338 <cli_process_command+0x12c>)
 80002ce:	f7ff ff4f 	bl	8000170 <uart_send_string>
        uart_send_string(cmd);
 80002d2:	6878      	ldr	r0, [r7, #4]
 80002d4:	f7ff ff4c 	bl	8000170 <uart_send_string>
        uart_send_string("\r\n");
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <cli_process_command+0xe0>)
 80002da:	f7ff ff49 	bl	8000170 <uart_send_string>
    }

    // Show the prompt again after processing the command
    cli_prompt();
 80002de:	f000 f82d 	bl	800033c <cli_prompt>
}
 80002e2:	bf00      	nop
 80002e4:	3708      	adds	r7, #8
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	080024f4 	.word	0x080024f4
 80002f0:	080024f8 	.word	0x080024f8
 80002f4:	40010800 	.word	0x40010800
 80002f8:	08002500 	.word	0x08002500
 80002fc:	08002510 	.word	0x08002510
 8000300:	08002518 	.word	0x08002518
 8000304:	0800252c 	.word	0x0800252c
 8000308:	08002488 	.word	0x08002488
 800030c:	08002490 	.word	0x08002490
 8000310:	080024a0 	.word	0x080024a0
 8000314:	080024bc 	.word	0x080024bc
 8000318:	080024c8 	.word	0x080024c8
 800031c:	080024d8 	.word	0x080024d8
 8000320:	08002534 	.word	0x08002534
 8000324:	0800253c 	.word	0x0800253c
 8000328:	08002554 	.word	0x08002554
 800032c:	08002570 	.word	0x08002570
 8000330:	08002590 	.word	0x08002590
 8000334:	080025b8 	.word	0x080025b8
 8000338:	080025dc 	.word	0x080025dc

0800033c <cli_prompt>:




// Function to show the prompt
void cli_prompt(void) {
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
    uart_send_string("> ");
 8000340:	4802      	ldr	r0, [pc, #8]	@ (800034c <cli_prompt+0x10>)
 8000342:	f7ff ff15 	bl	8000170 <uart_send_string>
}
 8000346:	bf00      	nop
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	080025f0 	.word	0x080025f0

08000350 <cli_welcome>:

// Function to display welcome message
void cli_welcome(void) {
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
    uart_send_string("\x1b[2J");  // Clear the screen
 8000354:	480a      	ldr	r0, [pc, #40]	@ (8000380 <cli_welcome+0x30>)
 8000356:	f7ff ff0b 	bl	8000170 <uart_send_string>
    uart_send_string("\x1b[0;0H");  // Move cursor to top-left corner
 800035a:	480a      	ldr	r0, [pc, #40]	@ (8000384 <cli_welcome+0x34>)
 800035c:	f7ff ff08 	bl	8000170 <uart_send_string>
    uart_send_string("\x1b[10;r");  // Create a scrollable window
 8000360:	4809      	ldr	r0, [pc, #36]	@ (8000388 <cli_welcome+0x38>)
 8000362:	f7ff ff05 	bl	8000170 <uart_send_string>

    update_status_window();  // Initial status window update
 8000366:	f7ff ff1f 	bl	80001a8 <update_status_window>
    uart_send_string("Welcome to the Lab 3 CLI!\r\n");
 800036a:	4808      	ldr	r0, [pc, #32]	@ (800038c <cli_welcome+0x3c>)
 800036c:	f7ff ff00 	bl	8000170 <uart_send_string>
    uart_send_string("Type 'HELP' for a list of commands.\r\n\r\n");
 8000370:	4807      	ldr	r0, [pc, #28]	@ (8000390 <cli_welcome+0x40>)
 8000372:	f7ff fefd 	bl	8000170 <uart_send_string>
    cli_prompt();  // Show initial prompt
 8000376:	f7ff ffe1 	bl	800033c <cli_prompt>
}
 800037a:	bf00      	nop
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	08002488 	.word	0x08002488
 8000384:	08002490 	.word	0x08002490
 8000388:	08002498 	.word	0x08002498
 800038c:	080025f4 	.word	0x080025f4
 8000390:	08002610 	.word	0x08002610

08000394 <cli_run>:



// Main CLI function using non-blocking USART
void cli_run(void) {
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
    if (data_received) {
 8000398:	4b27      	ldr	r3, [pc, #156]	@ (8000438 <cli_run+0xa4>)
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	b2db      	uxtb	r3, r3
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d048      	beq.n	8000434 <cli_run+0xa0>
        // Reset the flag
        data_received = 0;
 80003a2:	4b25      	ldr	r3, [pc, #148]	@ (8000438 <cli_run+0xa4>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	701a      	strb	r2, [r3, #0]

        // Check for new line (command end)
        if (received_char == '\r' || received_char == '\n') {
 80003a8:	4b24      	ldr	r3, [pc, #144]	@ (800043c <cli_run+0xa8>)
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	2b0d      	cmp	r3, #13
 80003b0:	d004      	beq.n	80003bc <cli_run+0x28>
 80003b2:	4b22      	ldr	r3, [pc, #136]	@ (800043c <cli_run+0xa8>)
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	2b0a      	cmp	r3, #10
 80003ba:	d10b      	bne.n	80003d4 <cli_run+0x40>
            input_buffer[buffer_index] = '\0';  // Null-terminate the string
 80003bc:	4b20      	ldr	r3, [pc, #128]	@ (8000440 <cli_run+0xac>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a20      	ldr	r2, [pc, #128]	@ (8000444 <cli_run+0xb0>)
 80003c2:	2100      	movs	r1, #0
 80003c4:	54d1      	strb	r1, [r2, r3]
            cli_process_command(input_buffer);  // Process the command
 80003c6:	481f      	ldr	r0, [pc, #124]	@ (8000444 <cli_run+0xb0>)
 80003c8:	f7ff ff20 	bl	800020c <cli_process_command>
            buffer_index = 0;                   // Reset buffer
 80003cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000440 <cli_run+0xac>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	e02a      	b.n	800042a <cli_run+0x96>
        } else if (received_char == '\b') {  // Backspace handling
 80003d4:	4b19      	ldr	r3, [pc, #100]	@ (800043c <cli_run+0xa8>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	2b08      	cmp	r3, #8
 80003dc:	d10c      	bne.n	80003f8 <cli_run+0x64>
            if (buffer_index > 0) {
 80003de:	4b18      	ldr	r3, [pc, #96]	@ (8000440 <cli_run+0xac>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	dd21      	ble.n	800042a <cli_run+0x96>
                buffer_index--;
 80003e6:	4b16      	ldr	r3, [pc, #88]	@ (8000440 <cli_run+0xac>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	3b01      	subs	r3, #1
 80003ec:	4a14      	ldr	r2, [pc, #80]	@ (8000440 <cli_run+0xac>)
 80003ee:	6013      	str	r3, [r2, #0]
                uart_send_string("\b \b");  // Erase the character from the terminal
 80003f0:	4815      	ldr	r0, [pc, #84]	@ (8000448 <cli_run+0xb4>)
 80003f2:	f7ff febd 	bl	8000170 <uart_send_string>
 80003f6:	e018      	b.n	800042a <cli_run+0x96>
            }
        } else {
            input_buffer[buffer_index++] = received_char;  // Add to buffer
 80003f8:	4b11      	ldr	r3, [pc, #68]	@ (8000440 <cli_run+0xac>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	1c5a      	adds	r2, r3, #1
 80003fe:	4910      	ldr	r1, [pc, #64]	@ (8000440 <cli_run+0xac>)
 8000400:	600a      	str	r2, [r1, #0]
 8000402:	4a0e      	ldr	r2, [pc, #56]	@ (800043c <cli_run+0xa8>)
 8000404:	7812      	ldrb	r2, [r2, #0]
 8000406:	b2d1      	uxtb	r1, r2
 8000408:	4a0e      	ldr	r2, [pc, #56]	@ (8000444 <cli_run+0xb0>)
 800040a:	54d1      	strb	r1, [r2, r3]
            uart_send_string((const char *)&received_char);  // Echo character
 800040c:	480b      	ldr	r0, [pc, #44]	@ (800043c <cli_run+0xa8>)
 800040e:	f7ff feaf 	bl	8000170 <uart_send_string>

            // Prevent buffer overflow
            if (buffer_index >= sizeof(input_buffer)) {
 8000412:	4b0b      	ldr	r3, [pc, #44]	@ (8000440 <cli_run+0xac>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	2b63      	cmp	r3, #99	@ 0x63
 8000418:	d907      	bls.n	800042a <cli_run+0x96>
                buffer_index = 0;
 800041a:	4b09      	ldr	r3, [pc, #36]	@ (8000440 <cli_run+0xac>)
 800041c:	2200      	movs	r2, #0
 800041e:	601a      	str	r2, [r3, #0]
                uart_send_string("\r\nError: Input buffer overflow.\r\n");
 8000420:	480a      	ldr	r0, [pc, #40]	@ (800044c <cli_run+0xb8>)
 8000422:	f7ff fea5 	bl	8000170 <uart_send_string>
                cli_prompt();
 8000426:	f7ff ff89 	bl	800033c <cli_prompt>
            }
        }

        // Start receiving next character (non-blocking)
        HAL_UART_Receive_IT(&huart2, (uint8_t *)&received_char, 1);  // Re-enable non-blocking receive
 800042a:	2201      	movs	r2, #1
 800042c:	4903      	ldr	r1, [pc, #12]	@ (800043c <cli_run+0xa8>)
 800042e:	4808      	ldr	r0, [pc, #32]	@ (8000450 <cli_run+0xbc>)
 8000430:	f001 fa9f 	bl	8001972 <HAL_UART_Receive_IT>
    }
}
 8000434:	bf00      	nop
 8000436:	bd80      	pop	{r7, pc}
 8000438:	20000091 	.word	0x20000091
 800043c:	20000090 	.word	0x20000090
 8000440:	2000008c 	.word	0x2000008c
 8000444:	20000028 	.word	0x20000028
 8000448:	08002638 	.word	0x08002638
 800044c:	0800263c 	.word	0x0800263c
 8000450:	20000094 	.word	0x20000094

08000454 <HAL_UART_RxCpltCallback>:

// UART Receive Complete Callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4a05      	ldr	r2, [pc, #20]	@ (8000478 <HAL_UART_RxCpltCallback+0x24>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d102      	bne.n	800046c <HAL_UART_RxCpltCallback+0x18>
        // Set the data received flag
        data_received = 1;
 8000466:	4b05      	ldr	r3, [pc, #20]	@ (800047c <HAL_UART_RxCpltCallback+0x28>)
 8000468:	2201      	movs	r2, #1
 800046a:	701a      	strb	r2, [r3, #0]
    }
}
 800046c:	bf00      	nop
 800046e:	370c      	adds	r7, #12
 8000470:	46bd      	mov	sp, r7
 8000472:	bc80      	pop	{r7}
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	40004400 	.word	0x40004400
 800047c:	20000091 	.word	0x20000091

08000480 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b088      	sub	sp, #32
 8000484:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000486:	f107 0310 	add.w	r3, r7, #16
 800048a:	2200      	movs	r2, #0
 800048c:	601a      	str	r2, [r3, #0]
 800048e:	605a      	str	r2, [r3, #4]
 8000490:	609a      	str	r2, [r3, #8]
 8000492:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000494:	4b2d      	ldr	r3, [pc, #180]	@ (800054c <MX_GPIO_Init+0xcc>)
 8000496:	699b      	ldr	r3, [r3, #24]
 8000498:	4a2c      	ldr	r2, [pc, #176]	@ (800054c <MX_GPIO_Init+0xcc>)
 800049a:	f043 0310 	orr.w	r3, r3, #16
 800049e:	6193      	str	r3, [r2, #24]
 80004a0:	4b2a      	ldr	r3, [pc, #168]	@ (800054c <MX_GPIO_Init+0xcc>)
 80004a2:	699b      	ldr	r3, [r3, #24]
 80004a4:	f003 0310 	and.w	r3, r3, #16
 80004a8:	60fb      	str	r3, [r7, #12]
 80004aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004ac:	4b27      	ldr	r3, [pc, #156]	@ (800054c <MX_GPIO_Init+0xcc>)
 80004ae:	699b      	ldr	r3, [r3, #24]
 80004b0:	4a26      	ldr	r2, [pc, #152]	@ (800054c <MX_GPIO_Init+0xcc>)
 80004b2:	f043 0320 	orr.w	r3, r3, #32
 80004b6:	6193      	str	r3, [r2, #24]
 80004b8:	4b24      	ldr	r3, [pc, #144]	@ (800054c <MX_GPIO_Init+0xcc>)
 80004ba:	699b      	ldr	r3, [r3, #24]
 80004bc:	f003 0320 	and.w	r3, r3, #32
 80004c0:	60bb      	str	r3, [r7, #8]
 80004c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c4:	4b21      	ldr	r3, [pc, #132]	@ (800054c <MX_GPIO_Init+0xcc>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	4a20      	ldr	r2, [pc, #128]	@ (800054c <MX_GPIO_Init+0xcc>)
 80004ca:	f043 0304 	orr.w	r3, r3, #4
 80004ce:	6193      	str	r3, [r2, #24]
 80004d0:	4b1e      	ldr	r3, [pc, #120]	@ (800054c <MX_GPIO_Init+0xcc>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	f003 0304 	and.w	r3, r3, #4
 80004d8:	607b      	str	r3, [r7, #4]
 80004da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004dc:	4b1b      	ldr	r3, [pc, #108]	@ (800054c <MX_GPIO_Init+0xcc>)
 80004de:	699b      	ldr	r3, [r3, #24]
 80004e0:	4a1a      	ldr	r2, [pc, #104]	@ (800054c <MX_GPIO_Init+0xcc>)
 80004e2:	f043 0308 	orr.w	r3, r3, #8
 80004e6:	6193      	str	r3, [r2, #24]
 80004e8:	4b18      	ldr	r3, [pc, #96]	@ (800054c <MX_GPIO_Init+0xcc>)
 80004ea:	699b      	ldr	r3, [r3, #24]
 80004ec:	f003 0308 	and.w	r3, r3, #8
 80004f0:	603b      	str	r3, [r7, #0]
 80004f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2120      	movs	r1, #32
 80004f8:	4815      	ldr	r0, [pc, #84]	@ (8000550 <MX_GPIO_Init+0xd0>)
 80004fa:	f000 fd6a 	bl	8000fd2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000502:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000504:	4b13      	ldr	r3, [pc, #76]	@ (8000554 <MX_GPIO_Init+0xd4>)
 8000506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000508:	2300      	movs	r3, #0
 800050a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800050c:	f107 0310 	add.w	r3, r7, #16
 8000510:	4619      	mov	r1, r3
 8000512:	4811      	ldr	r0, [pc, #68]	@ (8000558 <MX_GPIO_Init+0xd8>)
 8000514:	f000 fbc2 	bl	8000c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000518:	2320      	movs	r3, #32
 800051a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800051c:	2301      	movs	r3, #1
 800051e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000520:	2300      	movs	r3, #0
 8000522:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000524:	2302      	movs	r3, #2
 8000526:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000528:	f107 0310 	add.w	r3, r7, #16
 800052c:	4619      	mov	r1, r3
 800052e:	4808      	ldr	r0, [pc, #32]	@ (8000550 <MX_GPIO_Init+0xd0>)
 8000530:	f000 fbb4 	bl	8000c9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000534:	2200      	movs	r2, #0
 8000536:	2100      	movs	r1, #0
 8000538:	2028      	movs	r0, #40	@ 0x28
 800053a:	f000 fac6 	bl	8000aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800053e:	2028      	movs	r0, #40	@ 0x28
 8000540:	f000 fadf 	bl	8000b02 <HAL_NVIC_EnableIRQ>

}
 8000544:	bf00      	nop
 8000546:	3720      	adds	r7, #32
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	40021000 	.word	0x40021000
 8000550:	40010800 	.word	0x40010800
 8000554:	10110000 	.word	0x10110000
 8000558:	40011000 	.word	0x40011000

0800055c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000562:	f000 f979 	bl	8000858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000566:	f000 f823 	bl	80005b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056a:	f7ff ff89 	bl	8000480 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800056e:	f000 f8dd 	bl	800072c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Display welcome message and initial CLI prompt
  cli_welcome();
 8000572:	f7ff feed 	bl	8000350 <cli_welcome>

  // Start receiving the first character (non-blocking)
  HAL_UART_Receive_IT(&huart2, (uint8_t *)&received_char, 1);
 8000576:	2201      	movs	r2, #1
 8000578:	490b      	ldr	r1, [pc, #44]	@ (80005a8 <main+0x4c>)
 800057a:	480c      	ldr	r0, [pc, #48]	@ (80005ac <main+0x50>)
 800057c:	f001 f9f9 	bl	8001972 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */
  // Declare this at the top of main.c

  uint32_t last_update_time = 0;  // Add this declaration
 8000580:	2300      	movs	r3, #0
 8000582:	607b      	str	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  cli_run();
 8000584:	f7ff ff06 	bl	8000394 <cli_run>
      // Get the current time in milliseconds
      uint32_t current_time = HAL_GetTick();
 8000588:	f000 f9be 	bl	8000908 <HAL_GetTick>
 800058c:	6038      	str	r0, [r7, #0]

      // Check if 5 seconds (5000 milliseconds) have passed since the last update
      if (current_time - last_update_time >= 10000) {
 800058e:	683a      	ldr	r2, [r7, #0]
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	1ad3      	subs	r3, r2, r3
 8000594:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000598:	4293      	cmp	r3, r2
 800059a:	d9f3      	bls.n	8000584 <main+0x28>
          update_status_window();  // Update the status window
 800059c:	f7ff fe04 	bl	80001a8 <update_status_window>
          last_update_time = current_time;  // Reset the timer
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	607b      	str	r3, [r7, #4]
  {
 80005a4:	e7ee      	b.n	8000584 <main+0x28>
 80005a6:	bf00      	nop
 80005a8:	20000090 	.word	0x20000090
 80005ac:	20000094 	.word	0x20000094

080005b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b090      	sub	sp, #64	@ 0x40
 80005b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b6:	f107 0318 	add.w	r3, r7, #24
 80005ba:	2228      	movs	r2, #40	@ 0x28
 80005bc:	2100      	movs	r1, #0
 80005be:	4618      	mov	r0, r3
 80005c0:	f001 ff2a 	bl	8002418 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]
 80005d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005d2:	2302      	movs	r3, #2
 80005d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d6:	2301      	movs	r3, #1
 80005d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005da:	2310      	movs	r3, #16
 80005dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005de:	2302      	movs	r3, #2
 80005e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80005e2:	2300      	movs	r3, #0
 80005e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80005e6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80005ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ec:	f107 0318 	add.w	r3, r7, #24
 80005f0:	4618      	mov	r0, r3
 80005f2:	f000 fd29 	bl	8001048 <HAL_RCC_OscConfig>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80005fc:	f000 f819 	bl	8000632 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000600:	230f      	movs	r3, #15
 8000602:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000604:	2302      	movs	r3, #2
 8000606:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000608:	2300      	movs	r3, #0
 800060a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800060c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000610:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2102      	movs	r1, #2
 800061a:	4618      	mov	r0, r3
 800061c:	f000 ff96 	bl	800154c <HAL_RCC_ClockConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000626:	f000 f804 	bl	8000632 <Error_Handler>
  }
}
 800062a:	bf00      	nop
 800062c:	3740      	adds	r7, #64	@ 0x40
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}

08000632 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000632:	b480      	push	{r7}
 8000634:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000636:	b672      	cpsid	i
}
 8000638:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800063a:	bf00      	nop
 800063c:	e7fd      	b.n	800063a <Error_Handler+0x8>
	...

08000640 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000646:	4b15      	ldr	r3, [pc, #84]	@ (800069c <HAL_MspInit+0x5c>)
 8000648:	699b      	ldr	r3, [r3, #24]
 800064a:	4a14      	ldr	r2, [pc, #80]	@ (800069c <HAL_MspInit+0x5c>)
 800064c:	f043 0301 	orr.w	r3, r3, #1
 8000650:	6193      	str	r3, [r2, #24]
 8000652:	4b12      	ldr	r3, [pc, #72]	@ (800069c <HAL_MspInit+0x5c>)
 8000654:	699b      	ldr	r3, [r3, #24]
 8000656:	f003 0301 	and.w	r3, r3, #1
 800065a:	60bb      	str	r3, [r7, #8]
 800065c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800065e:	4b0f      	ldr	r3, [pc, #60]	@ (800069c <HAL_MspInit+0x5c>)
 8000660:	69db      	ldr	r3, [r3, #28]
 8000662:	4a0e      	ldr	r2, [pc, #56]	@ (800069c <HAL_MspInit+0x5c>)
 8000664:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000668:	61d3      	str	r3, [r2, #28]
 800066a:	4b0c      	ldr	r3, [pc, #48]	@ (800069c <HAL_MspInit+0x5c>)
 800066c:	69db      	ldr	r3, [r3, #28]
 800066e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000676:	4b0a      	ldr	r3, [pc, #40]	@ (80006a0 <HAL_MspInit+0x60>)
 8000678:	685b      	ldr	r3, [r3, #4]
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	4a04      	ldr	r2, [pc, #16]	@ (80006a0 <HAL_MspInit+0x60>)
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000692:	bf00      	nop
 8000694:	3714      	adds	r7, #20
 8000696:	46bd      	mov	sp, r7
 8000698:	bc80      	pop	{r7}
 800069a:	4770      	bx	lr
 800069c:	40021000 	.word	0x40021000
 80006a0:	40010000 	.word	0x40010000

080006a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006a8:	bf00      	nop
 80006aa:	e7fd      	b.n	80006a8 <NMI_Handler+0x4>

080006ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006b0:	bf00      	nop
 80006b2:	e7fd      	b.n	80006b0 <HardFault_Handler+0x4>

080006b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006b8:	bf00      	nop
 80006ba:	e7fd      	b.n	80006b8 <MemManage_Handler+0x4>

080006bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006c0:	bf00      	nop
 80006c2:	e7fd      	b.n	80006c0 <BusFault_Handler+0x4>

080006c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <UsageFault_Handler+0x4>

080006cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006d0:	bf00      	nop
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr

080006d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	bc80      	pop	{r7}
 80006e2:	4770      	bx	lr

080006e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr

080006f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006f4:	f000 f8f6 	bl	80008e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f8:	bf00      	nop
 80006fa:	bd80      	pop	{r7, pc}

080006fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000700:	4802      	ldr	r0, [pc, #8]	@ (800070c <USART2_IRQHandler+0x10>)
 8000702:	f001 f95b 	bl	80019bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20000094 	.word	0x20000094

08000710 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000714:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000718:	f000 fc74 	bl	8001004 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}

08000720 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	bc80      	pop	{r7}
 800072a:	4770      	bx	lr

0800072c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000730:	4b11      	ldr	r3, [pc, #68]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000732:	4a12      	ldr	r2, [pc, #72]	@ (800077c <MX_USART2_UART_Init+0x50>)
 8000734:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000736:	4b10      	ldr	r3, [pc, #64]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000738:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800073c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800073e:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000744:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800074a:	4b0b      	ldr	r3, [pc, #44]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000750:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000752:	220c      	movs	r2, #12
 8000754:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000756:	4b08      	ldr	r3, [pc, #32]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800075c:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 800075e:	2200      	movs	r2, #0
 8000760:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000762:	4805      	ldr	r0, [pc, #20]	@ (8000778 <MX_USART2_UART_Init+0x4c>)
 8000764:	f001 f880 	bl	8001868 <HAL_UART_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800076e:	f7ff ff60 	bl	8000632 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000094 	.word	0x20000094
 800077c:	40004400 	.word	0x40004400

08000780 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b088      	sub	sp, #32
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000788:	f107 0310 	add.w	r3, r7, #16
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4a19      	ldr	r2, [pc, #100]	@ (8000800 <HAL_UART_MspInit+0x80>)
 800079c:	4293      	cmp	r3, r2
 800079e:	d12b      	bne.n	80007f8 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007a0:	4b18      	ldr	r3, [pc, #96]	@ (8000804 <HAL_UART_MspInit+0x84>)
 80007a2:	69db      	ldr	r3, [r3, #28]
 80007a4:	4a17      	ldr	r2, [pc, #92]	@ (8000804 <HAL_UART_MspInit+0x84>)
 80007a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007aa:	61d3      	str	r3, [r2, #28]
 80007ac:	4b15      	ldr	r3, [pc, #84]	@ (8000804 <HAL_UART_MspInit+0x84>)
 80007ae:	69db      	ldr	r3, [r3, #28]
 80007b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007b4:	60fb      	str	r3, [r7, #12]
 80007b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b8:	4b12      	ldr	r3, [pc, #72]	@ (8000804 <HAL_UART_MspInit+0x84>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	4a11      	ldr	r2, [pc, #68]	@ (8000804 <HAL_UART_MspInit+0x84>)
 80007be:	f043 0304 	orr.w	r3, r3, #4
 80007c2:	6193      	str	r3, [r2, #24]
 80007c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <HAL_UART_MspInit+0x84>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	f003 0304 	and.w	r3, r3, #4
 80007cc:	60bb      	str	r3, [r7, #8]
 80007ce:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007d0:	230c      	movs	r3, #12
 80007d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d4:	2302      	movs	r3, #2
 80007d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d8:	2302      	movs	r3, #2
 80007da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007dc:	f107 0310 	add.w	r3, r7, #16
 80007e0:	4619      	mov	r1, r3
 80007e2:	4809      	ldr	r0, [pc, #36]	@ (8000808 <HAL_UART_MspInit+0x88>)
 80007e4:	f000 fa5a 	bl	8000c9c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2100      	movs	r1, #0
 80007ec:	2026      	movs	r0, #38	@ 0x26
 80007ee:	f000 f96c 	bl	8000aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80007f2:	2026      	movs	r0, #38	@ 0x26
 80007f4:	f000 f985 	bl	8000b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80007f8:	bf00      	nop
 80007fa:	3720      	adds	r7, #32
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	40004400 	.word	0x40004400
 8000804:	40021000 	.word	0x40021000
 8000808:	40010800 	.word	0x40010800

0800080c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800080c:	f7ff ff88 	bl	8000720 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000810:	480b      	ldr	r0, [pc, #44]	@ (8000840 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000812:	490c      	ldr	r1, [pc, #48]	@ (8000844 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000814:	4a0c      	ldr	r2, [pc, #48]	@ (8000848 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000816:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000818:	e002      	b.n	8000820 <LoopCopyDataInit>

0800081a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800081a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800081c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800081e:	3304      	adds	r3, #4

08000820 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000820:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000822:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000824:	d3f9      	bcc.n	800081a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000826:	4a09      	ldr	r2, [pc, #36]	@ (800084c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000828:	4c09      	ldr	r4, [pc, #36]	@ (8000850 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800082c:	e001      	b.n	8000832 <LoopFillZerobss>

0800082e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800082e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000830:	3204      	adds	r2, #4

08000832 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000832:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000834:	d3fb      	bcc.n	800082e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000836:	f001 fdf7 	bl	8002428 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800083a:	f7ff fe8f 	bl	800055c <main>
  bx lr
 800083e:	4770      	bx	lr
  ldr r0, =_sdata
 8000840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000844:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000848:	0800269c 	.word	0x0800269c
  ldr r2, =_sbss
 800084c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000850:	200000e0 	.word	0x200000e0

08000854 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000854:	e7fe      	b.n	8000854 <ADC1_2_IRQHandler>
	...

08000858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800085c:	4b08      	ldr	r3, [pc, #32]	@ (8000880 <HAL_Init+0x28>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a07      	ldr	r2, [pc, #28]	@ (8000880 <HAL_Init+0x28>)
 8000862:	f043 0310 	orr.w	r3, r3, #16
 8000866:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000868:	2003      	movs	r0, #3
 800086a:	f000 f923 	bl	8000ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800086e:	2000      	movs	r0, #0
 8000870:	f000 f808 	bl	8000884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000874:	f7ff fee4 	bl	8000640 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000878:	2300      	movs	r3, #0
}
 800087a:	4618      	mov	r0, r3
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40022000 	.word	0x40022000

08000884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800088c:	4b12      	ldr	r3, [pc, #72]	@ (80008d8 <HAL_InitTick+0x54>)
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <HAL_InitTick+0x58>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	4619      	mov	r1, r3
 8000896:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800089a:	fbb3 f3f1 	udiv	r3, r3, r1
 800089e:	fbb2 f3f3 	udiv	r3, r2, r3
 80008a2:	4618      	mov	r0, r3
 80008a4:	f000 f93b 	bl	8000b1e <HAL_SYSTICK_Config>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008ae:	2301      	movs	r3, #1
 80008b0:	e00e      	b.n	80008d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	2b0f      	cmp	r3, #15
 80008b6:	d80a      	bhi.n	80008ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008b8:	2200      	movs	r2, #0
 80008ba:	6879      	ldr	r1, [r7, #4]
 80008bc:	f04f 30ff 	mov.w	r0, #4294967295
 80008c0:	f000 f903 	bl	8000aca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008c4:	4a06      	ldr	r2, [pc, #24]	@ (80008e0 <HAL_InitTick+0x5c>)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008ca:	2300      	movs	r3, #0
 80008cc:	e000      	b.n	80008d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008ce:	2301      	movs	r3, #1
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	3708      	adds	r7, #8
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	20000000 	.word	0x20000000
 80008dc:	20000008 	.word	0x20000008
 80008e0:	20000004 	.word	0x20000004

080008e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008e8:	4b05      	ldr	r3, [pc, #20]	@ (8000900 <HAL_IncTick+0x1c>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	461a      	mov	r2, r3
 80008ee:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <HAL_IncTick+0x20>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4413      	add	r3, r2
 80008f4:	4a03      	ldr	r2, [pc, #12]	@ (8000904 <HAL_IncTick+0x20>)
 80008f6:	6013      	str	r3, [r2, #0]
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bc80      	pop	{r7}
 80008fe:	4770      	bx	lr
 8000900:	20000008 	.word	0x20000008
 8000904:	200000dc 	.word	0x200000dc

08000908 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  return uwTick;
 800090c:	4b02      	ldr	r3, [pc, #8]	@ (8000918 <HAL_GetTick+0x10>)
 800090e:	681b      	ldr	r3, [r3, #0]
}
 8000910:	4618      	mov	r0, r3
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr
 8000918:	200000dc 	.word	0x200000dc

0800091c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	f003 0307 	and.w	r3, r3, #7
 800092a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <__NVIC_SetPriorityGrouping+0x44>)
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000932:	68ba      	ldr	r2, [r7, #8]
 8000934:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000938:	4013      	ands	r3, r2
 800093a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000944:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000948:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800094c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800094e:	4a04      	ldr	r2, [pc, #16]	@ (8000960 <__NVIC_SetPriorityGrouping+0x44>)
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	60d3      	str	r3, [r2, #12]
}
 8000954:	bf00      	nop
 8000956:	3714      	adds	r7, #20
 8000958:	46bd      	mov	sp, r7
 800095a:	bc80      	pop	{r7}
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	e000ed00 	.word	0xe000ed00

08000964 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000968:	4b04      	ldr	r3, [pc, #16]	@ (800097c <__NVIC_GetPriorityGrouping+0x18>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	0a1b      	lsrs	r3, r3, #8
 800096e:	f003 0307 	and.w	r3, r3, #7
}
 8000972:	4618      	mov	r0, r3
 8000974:	46bd      	mov	sp, r7
 8000976:	bc80      	pop	{r7}
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	e000ed00 	.word	0xe000ed00

08000980 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800098a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098e:	2b00      	cmp	r3, #0
 8000990:	db0b      	blt.n	80009aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	f003 021f 	and.w	r2, r3, #31
 8000998:	4906      	ldr	r1, [pc, #24]	@ (80009b4 <__NVIC_EnableIRQ+0x34>)
 800099a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099e:	095b      	lsrs	r3, r3, #5
 80009a0:	2001      	movs	r0, #1
 80009a2:	fa00 f202 	lsl.w	r2, r0, r2
 80009a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009aa:	bf00      	nop
 80009ac:	370c      	adds	r7, #12
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bc80      	pop	{r7}
 80009b2:	4770      	bx	lr
 80009b4:	e000e100 	.word	0xe000e100

080009b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	4603      	mov	r3, r0
 80009c0:	6039      	str	r1, [r7, #0]
 80009c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	db0a      	blt.n	80009e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	490c      	ldr	r1, [pc, #48]	@ (8000a04 <__NVIC_SetPriority+0x4c>)
 80009d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d6:	0112      	lsls	r2, r2, #4
 80009d8:	b2d2      	uxtb	r2, r2
 80009da:	440b      	add	r3, r1
 80009dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009e0:	e00a      	b.n	80009f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	b2da      	uxtb	r2, r3
 80009e6:	4908      	ldr	r1, [pc, #32]	@ (8000a08 <__NVIC_SetPriority+0x50>)
 80009e8:	79fb      	ldrb	r3, [r7, #7]
 80009ea:	f003 030f 	and.w	r3, r3, #15
 80009ee:	3b04      	subs	r3, #4
 80009f0:	0112      	lsls	r2, r2, #4
 80009f2:	b2d2      	uxtb	r2, r2
 80009f4:	440b      	add	r3, r1
 80009f6:	761a      	strb	r2, [r3, #24]
}
 80009f8:	bf00      	nop
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bc80      	pop	{r7}
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	e000e100 	.word	0xe000e100
 8000a08:	e000ed00 	.word	0xe000ed00

08000a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b089      	sub	sp, #36	@ 0x24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	f003 0307 	and.w	r3, r3, #7
 8000a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a20:	69fb      	ldr	r3, [r7, #28]
 8000a22:	f1c3 0307 	rsb	r3, r3, #7
 8000a26:	2b04      	cmp	r3, #4
 8000a28:	bf28      	it	cs
 8000a2a:	2304      	movcs	r3, #4
 8000a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	3304      	adds	r3, #4
 8000a32:	2b06      	cmp	r3, #6
 8000a34:	d902      	bls.n	8000a3c <NVIC_EncodePriority+0x30>
 8000a36:	69fb      	ldr	r3, [r7, #28]
 8000a38:	3b03      	subs	r3, #3
 8000a3a:	e000      	b.n	8000a3e <NVIC_EncodePriority+0x32>
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a40:	f04f 32ff 	mov.w	r2, #4294967295
 8000a44:	69bb      	ldr	r3, [r7, #24]
 8000a46:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4a:	43da      	mvns	r2, r3
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	401a      	ands	r2, r3
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a54:	f04f 31ff 	mov.w	r1, #4294967295
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a5e:	43d9      	mvns	r1, r3
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a64:	4313      	orrs	r3, r2
         );
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3724      	adds	r7, #36	@ 0x24
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bc80      	pop	{r7}
 8000a6e:	4770      	bx	lr

08000a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a80:	d301      	bcc.n	8000a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a82:	2301      	movs	r3, #1
 8000a84:	e00f      	b.n	8000aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a86:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab0 <SysTick_Config+0x40>)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	3b01      	subs	r3, #1
 8000a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a8e:	210f      	movs	r1, #15
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	f7ff ff90 	bl	80009b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a98:	4b05      	ldr	r3, [pc, #20]	@ (8000ab0 <SysTick_Config+0x40>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a9e:	4b04      	ldr	r3, [pc, #16]	@ (8000ab0 <SysTick_Config+0x40>)
 8000aa0:	2207      	movs	r2, #7
 8000aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000aa4:	2300      	movs	r3, #0
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	e000e010 	.word	0xe000e010

08000ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f7ff ff2d 	bl	800091c <__NVIC_SetPriorityGrouping>
}
 8000ac2:	bf00      	nop
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b086      	sub	sp, #24
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	60b9      	str	r1, [r7, #8]
 8000ad4:	607a      	str	r2, [r7, #4]
 8000ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000adc:	f7ff ff42 	bl	8000964 <__NVIC_GetPriorityGrouping>
 8000ae0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	68b9      	ldr	r1, [r7, #8]
 8000ae6:	6978      	ldr	r0, [r7, #20]
 8000ae8:	f7ff ff90 	bl	8000a0c <NVIC_EncodePriority>
 8000aec:	4602      	mov	r2, r0
 8000aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000af2:	4611      	mov	r1, r2
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff ff5f 	bl	80009b8 <__NVIC_SetPriority>
}
 8000afa:	bf00      	nop
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b082      	sub	sp, #8
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	4603      	mov	r3, r0
 8000b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff ff35 	bl	8000980 <__NVIC_EnableIRQ>
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	b082      	sub	sp, #8
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b26:	6878      	ldr	r0, [r7, #4]
 8000b28:	f7ff ffa2 	bl	8000a70 <SysTick_Config>
 8000b2c:	4603      	mov	r3, r0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b36:	b480      	push	{r7}
 8000b38:	b085      	sub	sp, #20
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	2b02      	cmp	r3, #2
 8000b4c:	d008      	beq.n	8000b60 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2204      	movs	r2, #4
 8000b52:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2200      	movs	r2, #0
 8000b58:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	e020      	b.n	8000ba2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f022 020e 	bic.w	r2, r2, #14
 8000b6e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f022 0201 	bic.w	r2, r2, #1
 8000b7e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b88:	2101      	movs	r1, #1
 8000b8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b8e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2201      	movs	r2, #1
 8000b94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3714      	adds	r7, #20
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bc80      	pop	{r7}
 8000baa:	4770      	bx	lr

08000bac <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d005      	beq.n	8000bd0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2204      	movs	r2, #4
 8000bc8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	73fb      	strb	r3, [r7, #15]
 8000bce:	e051      	b.n	8000c74 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f022 020e 	bic.w	r2, r2, #14
 8000bde:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f022 0201 	bic.w	r2, r2, #1
 8000bee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a22      	ldr	r2, [pc, #136]	@ (8000c80 <HAL_DMA_Abort_IT+0xd4>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d029      	beq.n	8000c4e <HAL_DMA_Abort_IT+0xa2>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a21      	ldr	r2, [pc, #132]	@ (8000c84 <HAL_DMA_Abort_IT+0xd8>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d022      	beq.n	8000c4a <HAL_DMA_Abort_IT+0x9e>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a1f      	ldr	r2, [pc, #124]	@ (8000c88 <HAL_DMA_Abort_IT+0xdc>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d01a      	beq.n	8000c44 <HAL_DMA_Abort_IT+0x98>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a1e      	ldr	r2, [pc, #120]	@ (8000c8c <HAL_DMA_Abort_IT+0xe0>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d012      	beq.n	8000c3e <HAL_DMA_Abort_IT+0x92>
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000c90 <HAL_DMA_Abort_IT+0xe4>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d00a      	beq.n	8000c38 <HAL_DMA_Abort_IT+0x8c>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a1b      	ldr	r2, [pc, #108]	@ (8000c94 <HAL_DMA_Abort_IT+0xe8>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d102      	bne.n	8000c32 <HAL_DMA_Abort_IT+0x86>
 8000c2c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000c30:	e00e      	b.n	8000c50 <HAL_DMA_Abort_IT+0xa4>
 8000c32:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000c36:	e00b      	b.n	8000c50 <HAL_DMA_Abort_IT+0xa4>
 8000c38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c3c:	e008      	b.n	8000c50 <HAL_DMA_Abort_IT+0xa4>
 8000c3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c42:	e005      	b.n	8000c50 <HAL_DMA_Abort_IT+0xa4>
 8000c44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c48:	e002      	b.n	8000c50 <HAL_DMA_Abort_IT+0xa4>
 8000c4a:	2310      	movs	r3, #16
 8000c4c:	e000      	b.n	8000c50 <HAL_DMA_Abort_IT+0xa4>
 8000c4e:	2301      	movs	r3, #1
 8000c50:	4a11      	ldr	r2, [pc, #68]	@ (8000c98 <HAL_DMA_Abort_IT+0xec>)
 8000c52:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2201      	movs	r2, #1
 8000c58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2200      	movs	r2, #0
 8000c60:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d003      	beq.n	8000c74 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	4798      	blx	r3
    } 
  }
  return status;
 8000c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40020008 	.word	0x40020008
 8000c84:	4002001c 	.word	0x4002001c
 8000c88:	40020030 	.word	0x40020030
 8000c8c:	40020044 	.word	0x40020044
 8000c90:	40020058 	.word	0x40020058
 8000c94:	4002006c 	.word	0x4002006c
 8000c98:	40020000 	.word	0x40020000

08000c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b08b      	sub	sp, #44	@ 0x2c
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000caa:	2300      	movs	r3, #0
 8000cac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cae:	e169      	b.n	8000f84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	69fa      	ldr	r2, [r7, #28]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cc4:	69ba      	ldr	r2, [r7, #24]
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	f040 8158 	bne.w	8000f7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	4a9a      	ldr	r2, [pc, #616]	@ (8000f3c <HAL_GPIO_Init+0x2a0>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d05e      	beq.n	8000d96 <HAL_GPIO_Init+0xfa>
 8000cd8:	4a98      	ldr	r2, [pc, #608]	@ (8000f3c <HAL_GPIO_Init+0x2a0>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d875      	bhi.n	8000dca <HAL_GPIO_Init+0x12e>
 8000cde:	4a98      	ldr	r2, [pc, #608]	@ (8000f40 <HAL_GPIO_Init+0x2a4>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d058      	beq.n	8000d96 <HAL_GPIO_Init+0xfa>
 8000ce4:	4a96      	ldr	r2, [pc, #600]	@ (8000f40 <HAL_GPIO_Init+0x2a4>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d86f      	bhi.n	8000dca <HAL_GPIO_Init+0x12e>
 8000cea:	4a96      	ldr	r2, [pc, #600]	@ (8000f44 <HAL_GPIO_Init+0x2a8>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d052      	beq.n	8000d96 <HAL_GPIO_Init+0xfa>
 8000cf0:	4a94      	ldr	r2, [pc, #592]	@ (8000f44 <HAL_GPIO_Init+0x2a8>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d869      	bhi.n	8000dca <HAL_GPIO_Init+0x12e>
 8000cf6:	4a94      	ldr	r2, [pc, #592]	@ (8000f48 <HAL_GPIO_Init+0x2ac>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d04c      	beq.n	8000d96 <HAL_GPIO_Init+0xfa>
 8000cfc:	4a92      	ldr	r2, [pc, #584]	@ (8000f48 <HAL_GPIO_Init+0x2ac>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d863      	bhi.n	8000dca <HAL_GPIO_Init+0x12e>
 8000d02:	4a92      	ldr	r2, [pc, #584]	@ (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d046      	beq.n	8000d96 <HAL_GPIO_Init+0xfa>
 8000d08:	4a90      	ldr	r2, [pc, #576]	@ (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d85d      	bhi.n	8000dca <HAL_GPIO_Init+0x12e>
 8000d0e:	2b12      	cmp	r3, #18
 8000d10:	d82a      	bhi.n	8000d68 <HAL_GPIO_Init+0xcc>
 8000d12:	2b12      	cmp	r3, #18
 8000d14:	d859      	bhi.n	8000dca <HAL_GPIO_Init+0x12e>
 8000d16:	a201      	add	r2, pc, #4	@ (adr r2, 8000d1c <HAL_GPIO_Init+0x80>)
 8000d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d1c:	08000d97 	.word	0x08000d97
 8000d20:	08000d71 	.word	0x08000d71
 8000d24:	08000d83 	.word	0x08000d83
 8000d28:	08000dc5 	.word	0x08000dc5
 8000d2c:	08000dcb 	.word	0x08000dcb
 8000d30:	08000dcb 	.word	0x08000dcb
 8000d34:	08000dcb 	.word	0x08000dcb
 8000d38:	08000dcb 	.word	0x08000dcb
 8000d3c:	08000dcb 	.word	0x08000dcb
 8000d40:	08000dcb 	.word	0x08000dcb
 8000d44:	08000dcb 	.word	0x08000dcb
 8000d48:	08000dcb 	.word	0x08000dcb
 8000d4c:	08000dcb 	.word	0x08000dcb
 8000d50:	08000dcb 	.word	0x08000dcb
 8000d54:	08000dcb 	.word	0x08000dcb
 8000d58:	08000dcb 	.word	0x08000dcb
 8000d5c:	08000dcb 	.word	0x08000dcb
 8000d60:	08000d79 	.word	0x08000d79
 8000d64:	08000d8d 	.word	0x08000d8d
 8000d68:	4a79      	ldr	r2, [pc, #484]	@ (8000f50 <HAL_GPIO_Init+0x2b4>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d013      	beq.n	8000d96 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d6e:	e02c      	b.n	8000dca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	623b      	str	r3, [r7, #32]
          break;
 8000d76:	e029      	b.n	8000dcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	3304      	adds	r3, #4
 8000d7e:	623b      	str	r3, [r7, #32]
          break;
 8000d80:	e024      	b.n	8000dcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	68db      	ldr	r3, [r3, #12]
 8000d86:	3308      	adds	r3, #8
 8000d88:	623b      	str	r3, [r7, #32]
          break;
 8000d8a:	e01f      	b.n	8000dcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	330c      	adds	r3, #12
 8000d92:	623b      	str	r3, [r7, #32]
          break;
 8000d94:	e01a      	b.n	8000dcc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d102      	bne.n	8000da4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d9e:	2304      	movs	r3, #4
 8000da0:	623b      	str	r3, [r7, #32]
          break;
 8000da2:	e013      	b.n	8000dcc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	689b      	ldr	r3, [r3, #8]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d105      	bne.n	8000db8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000dac:	2308      	movs	r3, #8
 8000dae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	69fa      	ldr	r2, [r7, #28]
 8000db4:	611a      	str	r2, [r3, #16]
          break;
 8000db6:	e009      	b.n	8000dcc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000db8:	2308      	movs	r3, #8
 8000dba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	69fa      	ldr	r2, [r7, #28]
 8000dc0:	615a      	str	r2, [r3, #20]
          break;
 8000dc2:	e003      	b.n	8000dcc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	623b      	str	r3, [r7, #32]
          break;
 8000dc8:	e000      	b.n	8000dcc <HAL_GPIO_Init+0x130>
          break;
 8000dca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000dcc:	69bb      	ldr	r3, [r7, #24]
 8000dce:	2bff      	cmp	r3, #255	@ 0xff
 8000dd0:	d801      	bhi.n	8000dd6 <HAL_GPIO_Init+0x13a>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	e001      	b.n	8000dda <HAL_GPIO_Init+0x13e>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	3304      	adds	r3, #4
 8000dda:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ddc:	69bb      	ldr	r3, [r7, #24]
 8000dde:	2bff      	cmp	r3, #255	@ 0xff
 8000de0:	d802      	bhi.n	8000de8 <HAL_GPIO_Init+0x14c>
 8000de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	e002      	b.n	8000dee <HAL_GPIO_Init+0x152>
 8000de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dea:	3b08      	subs	r3, #8
 8000dec:	009b      	lsls	r3, r3, #2
 8000dee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	210f      	movs	r1, #15
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	401a      	ands	r2, r3
 8000e00:	6a39      	ldr	r1, [r7, #32]
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	fa01 f303 	lsl.w	r3, r1, r3
 8000e08:	431a      	orrs	r2, r3
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	f000 80b1 	beq.w	8000f7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e1c:	4b4d      	ldr	r3, [pc, #308]	@ (8000f54 <HAL_GPIO_Init+0x2b8>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	4a4c      	ldr	r2, [pc, #304]	@ (8000f54 <HAL_GPIO_Init+0x2b8>)
 8000e22:	f043 0301 	orr.w	r3, r3, #1
 8000e26:	6193      	str	r3, [r2, #24]
 8000e28:	4b4a      	ldr	r3, [pc, #296]	@ (8000f54 <HAL_GPIO_Init+0x2b8>)
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	f003 0301 	and.w	r3, r3, #1
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e34:	4a48      	ldr	r2, [pc, #288]	@ (8000f58 <HAL_GPIO_Init+0x2bc>)
 8000e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e38:	089b      	lsrs	r3, r3, #2
 8000e3a:	3302      	adds	r3, #2
 8000e3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e44:	f003 0303 	and.w	r3, r3, #3
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	220f      	movs	r2, #15
 8000e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e50:	43db      	mvns	r3, r3
 8000e52:	68fa      	ldr	r2, [r7, #12]
 8000e54:	4013      	ands	r3, r2
 8000e56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4a40      	ldr	r2, [pc, #256]	@ (8000f5c <HAL_GPIO_Init+0x2c0>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d013      	beq.n	8000e88 <HAL_GPIO_Init+0x1ec>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4a3f      	ldr	r2, [pc, #252]	@ (8000f60 <HAL_GPIO_Init+0x2c4>)
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d00d      	beq.n	8000e84 <HAL_GPIO_Init+0x1e8>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4a3e      	ldr	r2, [pc, #248]	@ (8000f64 <HAL_GPIO_Init+0x2c8>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d007      	beq.n	8000e80 <HAL_GPIO_Init+0x1e4>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	4a3d      	ldr	r2, [pc, #244]	@ (8000f68 <HAL_GPIO_Init+0x2cc>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d101      	bne.n	8000e7c <HAL_GPIO_Init+0x1e0>
 8000e78:	2303      	movs	r3, #3
 8000e7a:	e006      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e7c:	2304      	movs	r3, #4
 8000e7e:	e004      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e80:	2302      	movs	r3, #2
 8000e82:	e002      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e84:	2301      	movs	r3, #1
 8000e86:	e000      	b.n	8000e8a <HAL_GPIO_Init+0x1ee>
 8000e88:	2300      	movs	r3, #0
 8000e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e8c:	f002 0203 	and.w	r2, r2, #3
 8000e90:	0092      	lsls	r2, r2, #2
 8000e92:	4093      	lsls	r3, r2
 8000e94:	68fa      	ldr	r2, [r7, #12]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e9a:	492f      	ldr	r1, [pc, #188]	@ (8000f58 <HAL_GPIO_Init+0x2bc>)
 8000e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9e:	089b      	lsrs	r3, r3, #2
 8000ea0:	3302      	adds	r3, #2
 8000ea2:	68fa      	ldr	r2, [r7, #12]
 8000ea4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d006      	beq.n	8000ec2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000eb4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	492c      	ldr	r1, [pc, #176]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000eba:	69bb      	ldr	r3, [r7, #24]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	608b      	str	r3, [r1, #8]
 8000ec0:	e006      	b.n	8000ed0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ec2:	4b2a      	ldr	r3, [pc, #168]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000ec4:	689a      	ldr	r2, [r3, #8]
 8000ec6:	69bb      	ldr	r3, [r7, #24]
 8000ec8:	43db      	mvns	r3, r3
 8000eca:	4928      	ldr	r1, [pc, #160]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000ecc:	4013      	ands	r3, r2
 8000ece:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d006      	beq.n	8000eea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000edc:	4b23      	ldr	r3, [pc, #140]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000ede:	68da      	ldr	r2, [r3, #12]
 8000ee0:	4922      	ldr	r1, [pc, #136]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000ee2:	69bb      	ldr	r3, [r7, #24]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	60cb      	str	r3, [r1, #12]
 8000ee8:	e006      	b.n	8000ef8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000eea:	4b20      	ldr	r3, [pc, #128]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000eec:	68da      	ldr	r2, [r3, #12]
 8000eee:	69bb      	ldr	r3, [r7, #24]
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	491e      	ldr	r1, [pc, #120]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d006      	beq.n	8000f12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f04:	4b19      	ldr	r3, [pc, #100]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000f06:	685a      	ldr	r2, [r3, #4]
 8000f08:	4918      	ldr	r1, [pc, #96]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	604b      	str	r3, [r1, #4]
 8000f10:	e006      	b.n	8000f20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f12:	4b16      	ldr	r3, [pc, #88]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000f14:	685a      	ldr	r2, [r3, #4]
 8000f16:	69bb      	ldr	r3, [r7, #24]
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	4914      	ldr	r1, [pc, #80]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d021      	beq.n	8000f70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	490e      	ldr	r1, [pc, #56]	@ (8000f6c <HAL_GPIO_Init+0x2d0>)
 8000f32:	69bb      	ldr	r3, [r7, #24]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	600b      	str	r3, [r1, #0]
 8000f38:	e021      	b.n	8000f7e <HAL_GPIO_Init+0x2e2>
 8000f3a:	bf00      	nop
 8000f3c:	10320000 	.word	0x10320000
 8000f40:	10310000 	.word	0x10310000
 8000f44:	10220000 	.word	0x10220000
 8000f48:	10210000 	.word	0x10210000
 8000f4c:	10120000 	.word	0x10120000
 8000f50:	10110000 	.word	0x10110000
 8000f54:	40021000 	.word	0x40021000
 8000f58:	40010000 	.word	0x40010000
 8000f5c:	40010800 	.word	0x40010800
 8000f60:	40010c00 	.word	0x40010c00
 8000f64:	40011000 	.word	0x40011000
 8000f68:	40011400 	.word	0x40011400
 8000f6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f70:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa0 <HAL_GPIO_Init+0x304>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	43db      	mvns	r3, r3
 8000f78:	4909      	ldr	r1, [pc, #36]	@ (8000fa0 <HAL_GPIO_Init+0x304>)
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f80:	3301      	adds	r3, #1
 8000f82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	f47f ae8e 	bne.w	8000cb0 <HAL_GPIO_Init+0x14>
  }
}
 8000f94:	bf00      	nop
 8000f96:	bf00      	nop
 8000f98:	372c      	adds	r7, #44	@ 0x2c
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr
 8000fa0:	40010400 	.word	0x40010400

08000fa4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	689a      	ldr	r2, [r3, #8]
 8000fb4:	887b      	ldrh	r3, [r7, #2]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d002      	beq.n	8000fc2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	73fb      	strb	r3, [r7, #15]
 8000fc0:	e001      	b.n	8000fc6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3714      	adds	r7, #20
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc80      	pop	{r7}
 8000fd0:	4770      	bx	lr

08000fd2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	b083      	sub	sp, #12
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	807b      	strh	r3, [r7, #2]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fe2:	787b      	ldrb	r3, [r7, #1]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fe8:	887a      	ldrh	r2, [r7, #2]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000fee:	e003      	b.n	8000ff8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ff0:	887b      	ldrh	r3, [r7, #2]
 8000ff2:	041a      	lsls	r2, r3, #16
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	611a      	str	r2, [r3, #16]
}
 8000ff8:	bf00      	nop
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bc80      	pop	{r7}
 8001000:	4770      	bx	lr
	...

08001004 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800100e:	4b08      	ldr	r3, [pc, #32]	@ (8001030 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001010:	695a      	ldr	r2, [r3, #20]
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	4013      	ands	r3, r2
 8001016:	2b00      	cmp	r3, #0
 8001018:	d006      	beq.n	8001028 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800101a:	4a05      	ldr	r2, [pc, #20]	@ (8001030 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001020:	88fb      	ldrh	r3, [r7, #6]
 8001022:	4618      	mov	r0, r3
 8001024:	f000 f806 	bl	8001034 <HAL_GPIO_EXTI_Callback>
  }
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40010400 	.word	0x40010400

08001034 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800103e:	bf00      	nop
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr

08001048 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d101      	bne.n	800105a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e272      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	2b00      	cmp	r3, #0
 8001064:	f000 8087 	beq.w	8001176 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001068:	4b92      	ldr	r3, [pc, #584]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f003 030c 	and.w	r3, r3, #12
 8001070:	2b04      	cmp	r3, #4
 8001072:	d00c      	beq.n	800108e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001074:	4b8f      	ldr	r3, [pc, #572]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f003 030c 	and.w	r3, r3, #12
 800107c:	2b08      	cmp	r3, #8
 800107e:	d112      	bne.n	80010a6 <HAL_RCC_OscConfig+0x5e>
 8001080:	4b8c      	ldr	r3, [pc, #560]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800108c:	d10b      	bne.n	80010a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800108e:	4b89      	ldr	r3, [pc, #548]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d06c      	beq.n	8001174 <HAL_RCC_OscConfig+0x12c>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d168      	bne.n	8001174 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e24c      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010ae:	d106      	bne.n	80010be <HAL_RCC_OscConfig+0x76>
 80010b0:	4b80      	ldr	r3, [pc, #512]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a7f      	ldr	r2, [pc, #508]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010ba:	6013      	str	r3, [r2, #0]
 80010bc:	e02e      	b.n	800111c <HAL_RCC_OscConfig+0xd4>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d10c      	bne.n	80010e0 <HAL_RCC_OscConfig+0x98>
 80010c6:	4b7b      	ldr	r3, [pc, #492]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a7a      	ldr	r2, [pc, #488]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010d0:	6013      	str	r3, [r2, #0]
 80010d2:	4b78      	ldr	r3, [pc, #480]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a77      	ldr	r2, [pc, #476]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010dc:	6013      	str	r3, [r2, #0]
 80010de:	e01d      	b.n	800111c <HAL_RCC_OscConfig+0xd4>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010e8:	d10c      	bne.n	8001104 <HAL_RCC_OscConfig+0xbc>
 80010ea:	4b72      	ldr	r3, [pc, #456]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a71      	ldr	r2, [pc, #452]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	4b6f      	ldr	r3, [pc, #444]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a6e      	ldr	r2, [pc, #440]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80010fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001100:	6013      	str	r3, [r2, #0]
 8001102:	e00b      	b.n	800111c <HAL_RCC_OscConfig+0xd4>
 8001104:	4b6b      	ldr	r3, [pc, #428]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a6a      	ldr	r2, [pc, #424]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 800110a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800110e:	6013      	str	r3, [r2, #0]
 8001110:	4b68      	ldr	r3, [pc, #416]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a67      	ldr	r2, [pc, #412]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001116:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800111a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d013      	beq.n	800114c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001124:	f7ff fbf0 	bl	8000908 <HAL_GetTick>
 8001128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800112a:	e008      	b.n	800113e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800112c:	f7ff fbec 	bl	8000908 <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b64      	cmp	r3, #100	@ 0x64
 8001138:	d901      	bls.n	800113e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e200      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800113e:	4b5d      	ldr	r3, [pc, #372]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d0f0      	beq.n	800112c <HAL_RCC_OscConfig+0xe4>
 800114a:	e014      	b.n	8001176 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114c:	f7ff fbdc 	bl	8000908 <HAL_GetTick>
 8001150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001154:	f7ff fbd8 	bl	8000908 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b64      	cmp	r3, #100	@ 0x64
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e1ec      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001166:	4b53      	ldr	r3, [pc, #332]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d1f0      	bne.n	8001154 <HAL_RCC_OscConfig+0x10c>
 8001172:	e000      	b.n	8001176 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001174:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 0302 	and.w	r3, r3, #2
 800117e:	2b00      	cmp	r3, #0
 8001180:	d063      	beq.n	800124a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001182:	4b4c      	ldr	r3, [pc, #304]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 030c 	and.w	r3, r3, #12
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00b      	beq.n	80011a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800118e:	4b49      	ldr	r3, [pc, #292]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f003 030c 	and.w	r3, r3, #12
 8001196:	2b08      	cmp	r3, #8
 8001198:	d11c      	bne.n	80011d4 <HAL_RCC_OscConfig+0x18c>
 800119a:	4b46      	ldr	r3, [pc, #280]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d116      	bne.n	80011d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011a6:	4b43      	ldr	r3, [pc, #268]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d005      	beq.n	80011be <HAL_RCC_OscConfig+0x176>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	691b      	ldr	r3, [r3, #16]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d001      	beq.n	80011be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e1c0      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011be:	4b3d      	ldr	r3, [pc, #244]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	00db      	lsls	r3, r3, #3
 80011cc:	4939      	ldr	r1, [pc, #228]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80011ce:	4313      	orrs	r3, r2
 80011d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011d2:	e03a      	b.n	800124a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	691b      	ldr	r3, [r3, #16]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d020      	beq.n	800121e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011dc:	4b36      	ldr	r3, [pc, #216]	@ (80012b8 <HAL_RCC_OscConfig+0x270>)
 80011de:	2201      	movs	r2, #1
 80011e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e2:	f7ff fb91 	bl	8000908 <HAL_GetTick>
 80011e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e8:	e008      	b.n	80011fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011ea:	f7ff fb8d 	bl	8000908 <HAL_GetTick>
 80011ee:	4602      	mov	r2, r0
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d901      	bls.n	80011fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80011f8:	2303      	movs	r3, #3
 80011fa:	e1a1      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011fc:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f003 0302 	and.w	r3, r3, #2
 8001204:	2b00      	cmp	r3, #0
 8001206:	d0f0      	beq.n	80011ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001208:	4b2a      	ldr	r3, [pc, #168]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	00db      	lsls	r3, r3, #3
 8001216:	4927      	ldr	r1, [pc, #156]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001218:	4313      	orrs	r3, r2
 800121a:	600b      	str	r3, [r1, #0]
 800121c:	e015      	b.n	800124a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800121e:	4b26      	ldr	r3, [pc, #152]	@ (80012b8 <HAL_RCC_OscConfig+0x270>)
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001224:	f7ff fb70 	bl	8000908 <HAL_GetTick>
 8001228:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800122a:	e008      	b.n	800123e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800122c:	f7ff fb6c 	bl	8000908 <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b02      	cmp	r3, #2
 8001238:	d901      	bls.n	800123e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e180      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800123e:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	2b00      	cmp	r3, #0
 8001248:	d1f0      	bne.n	800122c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 0308 	and.w	r3, r3, #8
 8001252:	2b00      	cmp	r3, #0
 8001254:	d03a      	beq.n	80012cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d019      	beq.n	8001292 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800125e:	4b17      	ldr	r3, [pc, #92]	@ (80012bc <HAL_RCC_OscConfig+0x274>)
 8001260:	2201      	movs	r2, #1
 8001262:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001264:	f7ff fb50 	bl	8000908 <HAL_GetTick>
 8001268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800126a:	e008      	b.n	800127e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800126c:	f7ff fb4c 	bl	8000908 <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	2b02      	cmp	r3, #2
 8001278:	d901      	bls.n	800127e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800127a:	2303      	movs	r3, #3
 800127c:	e160      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800127e:	4b0d      	ldr	r3, [pc, #52]	@ (80012b4 <HAL_RCC_OscConfig+0x26c>)
 8001280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	2b00      	cmp	r3, #0
 8001288:	d0f0      	beq.n	800126c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800128a:	2001      	movs	r0, #1
 800128c:	f000 face 	bl	800182c <RCC_Delay>
 8001290:	e01c      	b.n	80012cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001292:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <HAL_RCC_OscConfig+0x274>)
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001298:	f7ff fb36 	bl	8000908 <HAL_GetTick>
 800129c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800129e:	e00f      	b.n	80012c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a0:	f7ff fb32 	bl	8000908 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d908      	bls.n	80012c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e146      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000
 80012b8:	42420000 	.word	0x42420000
 80012bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c0:	4b92      	ldr	r3, [pc, #584]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80012c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1e9      	bne.n	80012a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0304 	and.w	r3, r3, #4
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	f000 80a6 	beq.w	8001426 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012de:	4b8b      	ldr	r3, [pc, #556]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d10d      	bne.n	8001306 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	4b88      	ldr	r3, [pc, #544]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	4a87      	ldr	r2, [pc, #540]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80012f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f4:	61d3      	str	r3, [r2, #28]
 80012f6:	4b85      	ldr	r3, [pc, #532]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001302:	2301      	movs	r3, #1
 8001304:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001306:	4b82      	ldr	r3, [pc, #520]	@ (8001510 <HAL_RCC_OscConfig+0x4c8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800130e:	2b00      	cmp	r3, #0
 8001310:	d118      	bne.n	8001344 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001312:	4b7f      	ldr	r3, [pc, #508]	@ (8001510 <HAL_RCC_OscConfig+0x4c8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a7e      	ldr	r2, [pc, #504]	@ (8001510 <HAL_RCC_OscConfig+0x4c8>)
 8001318:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800131c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800131e:	f7ff faf3 	bl	8000908 <HAL_GetTick>
 8001322:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001324:	e008      	b.n	8001338 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001326:	f7ff faef 	bl	8000908 <HAL_GetTick>
 800132a:	4602      	mov	r2, r0
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	2b64      	cmp	r3, #100	@ 0x64
 8001332:	d901      	bls.n	8001338 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001334:	2303      	movs	r3, #3
 8001336:	e103      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001338:	4b75      	ldr	r3, [pc, #468]	@ (8001510 <HAL_RCC_OscConfig+0x4c8>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001340:	2b00      	cmp	r3, #0
 8001342:	d0f0      	beq.n	8001326 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d106      	bne.n	800135a <HAL_RCC_OscConfig+0x312>
 800134c:	4b6f      	ldr	r3, [pc, #444]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800134e:	6a1b      	ldr	r3, [r3, #32]
 8001350:	4a6e      	ldr	r2, [pc, #440]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	6213      	str	r3, [r2, #32]
 8001358:	e02d      	b.n	80013b6 <HAL_RCC_OscConfig+0x36e>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10c      	bne.n	800137c <HAL_RCC_OscConfig+0x334>
 8001362:	4b6a      	ldr	r3, [pc, #424]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001364:	6a1b      	ldr	r3, [r3, #32]
 8001366:	4a69      	ldr	r2, [pc, #420]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001368:	f023 0301 	bic.w	r3, r3, #1
 800136c:	6213      	str	r3, [r2, #32]
 800136e:	4b67      	ldr	r3, [pc, #412]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001370:	6a1b      	ldr	r3, [r3, #32]
 8001372:	4a66      	ldr	r2, [pc, #408]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001374:	f023 0304 	bic.w	r3, r3, #4
 8001378:	6213      	str	r3, [r2, #32]
 800137a:	e01c      	b.n	80013b6 <HAL_RCC_OscConfig+0x36e>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	2b05      	cmp	r3, #5
 8001382:	d10c      	bne.n	800139e <HAL_RCC_OscConfig+0x356>
 8001384:	4b61      	ldr	r3, [pc, #388]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001386:	6a1b      	ldr	r3, [r3, #32]
 8001388:	4a60      	ldr	r2, [pc, #384]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800138a:	f043 0304 	orr.w	r3, r3, #4
 800138e:	6213      	str	r3, [r2, #32]
 8001390:	4b5e      	ldr	r3, [pc, #376]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001392:	6a1b      	ldr	r3, [r3, #32]
 8001394:	4a5d      	ldr	r2, [pc, #372]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	6213      	str	r3, [r2, #32]
 800139c:	e00b      	b.n	80013b6 <HAL_RCC_OscConfig+0x36e>
 800139e:	4b5b      	ldr	r3, [pc, #364]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80013a0:	6a1b      	ldr	r3, [r3, #32]
 80013a2:	4a5a      	ldr	r2, [pc, #360]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80013a4:	f023 0301 	bic.w	r3, r3, #1
 80013a8:	6213      	str	r3, [r2, #32]
 80013aa:	4b58      	ldr	r3, [pc, #352]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80013ac:	6a1b      	ldr	r3, [r3, #32]
 80013ae:	4a57      	ldr	r2, [pc, #348]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80013b0:	f023 0304 	bic.w	r3, r3, #4
 80013b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	68db      	ldr	r3, [r3, #12]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d015      	beq.n	80013ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013be:	f7ff faa3 	bl	8000908 <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013c4:	e00a      	b.n	80013dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013c6:	f7ff fa9f 	bl	8000908 <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d901      	bls.n	80013dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e0b1      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013dc:	4b4b      	ldr	r3, [pc, #300]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80013de:	6a1b      	ldr	r3, [r3, #32]
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d0ee      	beq.n	80013c6 <HAL_RCC_OscConfig+0x37e>
 80013e8:	e014      	b.n	8001414 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ea:	f7ff fa8d 	bl	8000908 <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013f0:	e00a      	b.n	8001408 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013f2:	f7ff fa89 	bl	8000908 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001400:	4293      	cmp	r3, r2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e09b      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001408:	4b40      	ldr	r3, [pc, #256]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800140a:	6a1b      	ldr	r3, [r3, #32]
 800140c:	f003 0302 	and.w	r3, r3, #2
 8001410:	2b00      	cmp	r3, #0
 8001412:	d1ee      	bne.n	80013f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001414:	7dfb      	ldrb	r3, [r7, #23]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d105      	bne.n	8001426 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800141a:	4b3c      	ldr	r3, [pc, #240]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	4a3b      	ldr	r2, [pc, #236]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001420:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001424:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	2b00      	cmp	r3, #0
 800142c:	f000 8087 	beq.w	800153e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001430:	4b36      	ldr	r3, [pc, #216]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f003 030c 	and.w	r3, r3, #12
 8001438:	2b08      	cmp	r3, #8
 800143a:	d061      	beq.n	8001500 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	69db      	ldr	r3, [r3, #28]
 8001440:	2b02      	cmp	r3, #2
 8001442:	d146      	bne.n	80014d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001444:	4b33      	ldr	r3, [pc, #204]	@ (8001514 <HAL_RCC_OscConfig+0x4cc>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800144a:	f7ff fa5d 	bl	8000908 <HAL_GetTick>
 800144e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001452:	f7ff fa59 	bl	8000908 <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e06d      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001464:	4b29      	ldr	r3, [pc, #164]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f0      	bne.n	8001452 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001478:	d108      	bne.n	800148c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800147a:	4b24      	ldr	r3, [pc, #144]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	4921      	ldr	r1, [pc, #132]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 8001488:	4313      	orrs	r3, r2
 800148a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800148c:	4b1f      	ldr	r3, [pc, #124]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a19      	ldr	r1, [r3, #32]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149c:	430b      	orrs	r3, r1
 800149e:	491b      	ldr	r1, [pc, #108]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80014a0:	4313      	orrs	r3, r2
 80014a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001514 <HAL_RCC_OscConfig+0x4cc>)
 80014a6:	2201      	movs	r2, #1
 80014a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014aa:	f7ff fa2d 	bl	8000908 <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014b2:	f7ff fa29 	bl	8000908 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e03d      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014c4:	4b11      	ldr	r3, [pc, #68]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0f0      	beq.n	80014b2 <HAL_RCC_OscConfig+0x46a>
 80014d0:	e035      	b.n	800153e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014d2:	4b10      	ldr	r3, [pc, #64]	@ (8001514 <HAL_RCC_OscConfig+0x4cc>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d8:	f7ff fa16 	bl	8000908 <HAL_GetTick>
 80014dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014e0:	f7ff fa12 	bl	8000908 <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e026      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <HAL_RCC_OscConfig+0x4c4>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d1f0      	bne.n	80014e0 <HAL_RCC_OscConfig+0x498>
 80014fe:	e01e      	b.n	800153e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	69db      	ldr	r3, [r3, #28]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d107      	bne.n	8001518 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e019      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
 800150c:	40021000 	.word	0x40021000
 8001510:	40007000 	.word	0x40007000
 8001514:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001518:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <HAL_RCC_OscConfig+0x500>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6a1b      	ldr	r3, [r3, #32]
 8001528:	429a      	cmp	r2, r3
 800152a:	d106      	bne.n	800153a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001536:	429a      	cmp	r2, r3
 8001538:	d001      	beq.n	800153e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e000      	b.n	8001540 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800153e:	2300      	movs	r3, #0
}
 8001540:	4618      	mov	r0, r3
 8001542:	3718      	adds	r7, #24
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40021000 	.word	0x40021000

0800154c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e0d0      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001560:	4b6a      	ldr	r3, [pc, #424]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0307 	and.w	r3, r3, #7
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	429a      	cmp	r2, r3
 800156c:	d910      	bls.n	8001590 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800156e:	4b67      	ldr	r3, [pc, #412]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f023 0207 	bic.w	r2, r3, #7
 8001576:	4965      	ldr	r1, [pc, #404]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	4313      	orrs	r3, r2
 800157c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800157e:	4b63      	ldr	r3, [pc, #396]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0307 	and.w	r3, r3, #7
 8001586:	683a      	ldr	r2, [r7, #0]
 8001588:	429a      	cmp	r2, r3
 800158a:	d001      	beq.n	8001590 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e0b8      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	2b00      	cmp	r3, #0
 800159a:	d020      	beq.n	80015de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0304 	and.w	r3, r3, #4
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d005      	beq.n	80015b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015a8:	4b59      	ldr	r3, [pc, #356]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	4a58      	ldr	r2, [pc, #352]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80015b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0308 	and.w	r3, r3, #8
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d005      	beq.n	80015cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015c0:	4b53      	ldr	r3, [pc, #332]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	4a52      	ldr	r2, [pc, #328]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80015ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015cc:	4b50      	ldr	r3, [pc, #320]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	494d      	ldr	r1, [pc, #308]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015da:	4313      	orrs	r3, r2
 80015dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d040      	beq.n	800166c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d107      	bne.n	8001602 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f2:	4b47      	ldr	r3, [pc, #284]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d115      	bne.n	800162a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e07f      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b02      	cmp	r3, #2
 8001608:	d107      	bne.n	800161a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800160a:	4b41      	ldr	r3, [pc, #260]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d109      	bne.n	800162a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e073      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800161a:	4b3d      	ldr	r3, [pc, #244]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e06b      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800162a:	4b39      	ldr	r3, [pc, #228]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f023 0203 	bic.w	r2, r3, #3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4936      	ldr	r1, [pc, #216]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 8001638:	4313      	orrs	r3, r2
 800163a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800163c:	f7ff f964 	bl	8000908 <HAL_GetTick>
 8001640:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001642:	e00a      	b.n	800165a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001644:	f7ff f960 	bl	8000908 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001652:	4293      	cmp	r3, r2
 8001654:	d901      	bls.n	800165a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e053      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165a:	4b2d      	ldr	r3, [pc, #180]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	f003 020c 	and.w	r2, r3, #12
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	429a      	cmp	r2, r3
 800166a:	d1eb      	bne.n	8001644 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800166c:	4b27      	ldr	r3, [pc, #156]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0307 	and.w	r3, r3, #7
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	429a      	cmp	r2, r3
 8001678:	d210      	bcs.n	800169c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167a:	4b24      	ldr	r3, [pc, #144]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f023 0207 	bic.w	r2, r3, #7
 8001682:	4922      	ldr	r1, [pc, #136]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	4313      	orrs	r3, r2
 8001688:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800168a:	4b20      	ldr	r3, [pc, #128]	@ (800170c <HAL_RCC_ClockConfig+0x1c0>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d001      	beq.n	800169c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e032      	b.n	8001702 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d008      	beq.n	80016ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016a8:	4b19      	ldr	r3, [pc, #100]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	4916      	ldr	r1, [pc, #88]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0308 	and.w	r3, r3, #8
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d009      	beq.n	80016da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80016c6:	4b12      	ldr	r3, [pc, #72]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	691b      	ldr	r3, [r3, #16]
 80016d2:	00db      	lsls	r3, r3, #3
 80016d4:	490e      	ldr	r1, [pc, #56]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80016d6:	4313      	orrs	r3, r2
 80016d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80016da:	f000 f821 	bl	8001720 <HAL_RCC_GetSysClockFreq>
 80016de:	4602      	mov	r2, r0
 80016e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001710 <HAL_RCC_ClockConfig+0x1c4>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	091b      	lsrs	r3, r3, #4
 80016e6:	f003 030f 	and.w	r3, r3, #15
 80016ea:	490a      	ldr	r1, [pc, #40]	@ (8001714 <HAL_RCC_ClockConfig+0x1c8>)
 80016ec:	5ccb      	ldrb	r3, [r1, r3]
 80016ee:	fa22 f303 	lsr.w	r3, r2, r3
 80016f2:	4a09      	ldr	r2, [pc, #36]	@ (8001718 <HAL_RCC_ClockConfig+0x1cc>)
 80016f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80016f6:	4b09      	ldr	r3, [pc, #36]	@ (800171c <HAL_RCC_ClockConfig+0x1d0>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff f8c2 	bl	8000884 <HAL_InitTick>

  return HAL_OK;
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3710      	adds	r7, #16
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40022000 	.word	0x40022000
 8001710:	40021000 	.word	0x40021000
 8001714:	08002660 	.word	0x08002660
 8001718:	20000000 	.word	0x20000000
 800171c:	20000004 	.word	0x20000004

08001720 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001720:	b480      	push	{r7}
 8001722:	b087      	sub	sp, #28
 8001724:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	2300      	movs	r3, #0
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	2300      	movs	r3, #0
 8001734:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001736:	2300      	movs	r3, #0
 8001738:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800173a:	4b1e      	ldr	r3, [pc, #120]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f003 030c 	and.w	r3, r3, #12
 8001746:	2b04      	cmp	r3, #4
 8001748:	d002      	beq.n	8001750 <HAL_RCC_GetSysClockFreq+0x30>
 800174a:	2b08      	cmp	r3, #8
 800174c:	d003      	beq.n	8001756 <HAL_RCC_GetSysClockFreq+0x36>
 800174e:	e027      	b.n	80017a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001750:	4b19      	ldr	r3, [pc, #100]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001752:	613b      	str	r3, [r7, #16]
      break;
 8001754:	e027      	b.n	80017a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	0c9b      	lsrs	r3, r3, #18
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	4a17      	ldr	r2, [pc, #92]	@ (80017bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001760:	5cd3      	ldrb	r3, [r2, r3]
 8001762:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d010      	beq.n	8001790 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800176e:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	0c5b      	lsrs	r3, r3, #17
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	4a11      	ldr	r2, [pc, #68]	@ (80017c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800177a:	5cd3      	ldrb	r3, [r2, r3]
 800177c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a0d      	ldr	r2, [pc, #52]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001782:	fb03 f202 	mul.w	r2, r3, r2
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	fbb2 f3f3 	udiv	r3, r2, r3
 800178c:	617b      	str	r3, [r7, #20]
 800178e:	e004      	b.n	800179a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4a0c      	ldr	r2, [pc, #48]	@ (80017c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001794:	fb02 f303 	mul.w	r3, r2, r3
 8001798:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	613b      	str	r3, [r7, #16]
      break;
 800179e:	e002      	b.n	80017a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80017a0:	4b05      	ldr	r3, [pc, #20]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80017a2:	613b      	str	r3, [r7, #16]
      break;
 80017a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017a6:	693b      	ldr	r3, [r7, #16]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	371c      	adds	r7, #28
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40021000 	.word	0x40021000
 80017b8:	007a1200 	.word	0x007a1200
 80017bc:	08002678 	.word	0x08002678
 80017c0:	08002688 	.word	0x08002688
 80017c4:	003d0900 	.word	0x003d0900

080017c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017cc:	4b02      	ldr	r3, [pc, #8]	@ (80017d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr
 80017d8:	20000000 	.word	0x20000000

080017dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017e0:	f7ff fff2 	bl	80017c8 <HAL_RCC_GetHCLKFreq>
 80017e4:	4602      	mov	r2, r0
 80017e6:	4b05      	ldr	r3, [pc, #20]	@ (80017fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	0a1b      	lsrs	r3, r3, #8
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	4903      	ldr	r1, [pc, #12]	@ (8001800 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017f2:	5ccb      	ldrb	r3, [r1, r3]
 80017f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40021000 	.word	0x40021000
 8001800:	08002670 	.word	0x08002670

08001804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001808:	f7ff ffde 	bl	80017c8 <HAL_RCC_GetHCLKFreq>
 800180c:	4602      	mov	r2, r0
 800180e:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	0adb      	lsrs	r3, r3, #11
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	4903      	ldr	r1, [pc, #12]	@ (8001828 <HAL_RCC_GetPCLK2Freq+0x24>)
 800181a:	5ccb      	ldrb	r3, [r1, r3]
 800181c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001820:	4618      	mov	r0, r3
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40021000 	.word	0x40021000
 8001828:	08002670 	.word	0x08002670

0800182c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001834:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <RCC_Delay+0x34>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a0a      	ldr	r2, [pc, #40]	@ (8001864 <RCC_Delay+0x38>)
 800183a:	fba2 2303 	umull	r2, r3, r2, r3
 800183e:	0a5b      	lsrs	r3, r3, #9
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	fb02 f303 	mul.w	r3, r2, r3
 8001846:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001848:	bf00      	nop
  }
  while (Delay --);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	1e5a      	subs	r2, r3, #1
 800184e:	60fa      	str	r2, [r7, #12]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d1f9      	bne.n	8001848 <RCC_Delay+0x1c>
}
 8001854:	bf00      	nop
 8001856:	bf00      	nop
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr
 8001860:	20000000 	.word	0x20000000
 8001864:	10624dd3 	.word	0x10624dd3

08001868 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e042      	b.n	8001900 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	d106      	bne.n	8001894 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7fe ff76 	bl	8000780 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2224      	movs	r2, #36	@ 0x24
 8001898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68da      	ldr	r2, [r3, #12]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80018aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f000 fd25 	bl	80022fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	691a      	ldr	r2, [r3, #16]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80018c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	695a      	ldr	r2, [r3, #20]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80018d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	68da      	ldr	r2, [r3, #12]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80018e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2220      	movs	r2, #32
 80018ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2220      	movs	r2, #32
 80018f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80018fe:	2300      	movs	r3, #0
}
 8001900:	4618      	mov	r0, r3
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	4613      	mov	r3, r2
 8001914:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800191c:	b2db      	uxtb	r3, r3
 800191e:	2b20      	cmp	r3, #32
 8001920:	d121      	bne.n	8001966 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d002      	beq.n	800192e <HAL_UART_Transmit_IT+0x26>
 8001928:	88fb      	ldrh	r3, [r7, #6]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d101      	bne.n	8001932 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e01a      	b.n	8001968 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	68ba      	ldr	r2, [r7, #8]
 8001936:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	88fa      	ldrh	r2, [r7, #6]
 800193c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	88fa      	ldrh	r2, [r7, #6]
 8001942:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2200      	movs	r2, #0
 8001948:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2221      	movs	r2, #33	@ 0x21
 800194e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001960:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	e000      	b.n	8001968 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8001966:	2302      	movs	r3, #2
  }
}
 8001968:	4618      	mov	r0, r3
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	bc80      	pop	{r7}
 8001970:	4770      	bx	lr

08001972 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b084      	sub	sp, #16
 8001976:	af00      	add	r7, sp, #0
 8001978:	60f8      	str	r0, [r7, #12]
 800197a:	60b9      	str	r1, [r7, #8]
 800197c:	4613      	mov	r3, r2
 800197e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001986:	b2db      	uxtb	r3, r3
 8001988:	2b20      	cmp	r3, #32
 800198a:	d112      	bne.n	80019b2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d002      	beq.n	8001998 <HAL_UART_Receive_IT+0x26>
 8001992:	88fb      	ldrh	r3, [r7, #6]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d101      	bne.n	800199c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e00b      	b.n	80019b4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2200      	movs	r2, #0
 80019a0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80019a2:	88fb      	ldrh	r3, [r7, #6]
 80019a4:	461a      	mov	r2, r3
 80019a6:	68b9      	ldr	r1, [r7, #8]
 80019a8:	68f8      	ldr	r0, [r7, #12]
 80019aa:	f000 fad3 	bl	8001f54 <UART_Start_Receive_IT>
 80019ae:	4603      	mov	r3, r0
 80019b0:	e000      	b.n	80019b4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80019b2:	2302      	movs	r3, #2
  }
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3710      	adds	r7, #16
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b0ba      	sub	sp, #232	@ 0xe8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	695b      	ldr	r3, [r3, #20]
 80019de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80019e2:	2300      	movs	r3, #0
 80019e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80019e8:	2300      	movs	r3, #0
 80019ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80019ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80019fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d10f      	bne.n	8001a22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a06:	f003 0320 	and.w	r3, r3, #32
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d009      	beq.n	8001a22 <HAL_UART_IRQHandler+0x66>
 8001a0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a12:	f003 0320 	and.w	r3, r3, #32
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d003      	beq.n	8001a22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 fbb0 	bl	8002180 <UART_Receive_IT>
      return;
 8001a20:	e25b      	b.n	8001eda <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001a22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f000 80de 	beq.w	8001be8 <HAL_UART_IRQHandler+0x22c>
 8001a2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a30:	f003 0301 	and.w	r3, r3, #1
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d106      	bne.n	8001a46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a3c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	f000 80d1 	beq.w	8001be8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d00b      	beq.n	8001a6a <HAL_UART_IRQHandler+0xae>
 8001a52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d005      	beq.n	8001a6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a62:	f043 0201 	orr.w	r2, r3, #1
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a6e:	f003 0304 	and.w	r3, r3, #4
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d00b      	beq.n	8001a8e <HAL_UART_IRQHandler+0xd2>
 8001a76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d005      	beq.n	8001a8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a86:	f043 0202 	orr.w	r2, r3, #2
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d00b      	beq.n	8001ab2 <HAL_UART_IRQHandler+0xf6>
 8001a9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d005      	beq.n	8001ab2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	f043 0204 	orr.w	r2, r3, #4
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ab6:	f003 0308 	and.w	r3, r3, #8
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d011      	beq.n	8001ae2 <HAL_UART_IRQHandler+0x126>
 8001abe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ac2:	f003 0320 	and.w	r3, r3, #32
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d105      	bne.n	8001ad6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001aca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d005      	beq.n	8001ae2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ada:	f043 0208 	orr.w	r2, r3, #8
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f000 81f2 	beq.w	8001ed0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001af0:	f003 0320 	and.w	r3, r3, #32
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d008      	beq.n	8001b0a <HAL_UART_IRQHandler+0x14e>
 8001af8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001afc:	f003 0320 	and.w	r3, r3, #32
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d002      	beq.n	8001b0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f000 fb3b 	bl	8002180 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	695b      	ldr	r3, [r3, #20]
 8001b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	bf14      	ite	ne
 8001b18:	2301      	movne	r3, #1
 8001b1a:	2300      	moveq	r3, #0
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b26:	f003 0308 	and.w	r3, r3, #8
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d103      	bne.n	8001b36 <HAL_UART_IRQHandler+0x17a>
 8001b2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d04f      	beq.n	8001bd6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f000 fa45 	bl	8001fc6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d041      	beq.n	8001bce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	3314      	adds	r3, #20
 8001b50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b58:	e853 3f00 	ldrex	r3, [r3]
 8001b5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001b60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001b68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	3314      	adds	r3, #20
 8001b72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001b76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001b7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001b82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001b86:	e841 2300 	strex	r3, r2, [r1]
 8001b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001b8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d1d9      	bne.n	8001b4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d013      	beq.n	8001bc6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ba2:	4a7e      	ldr	r2, [pc, #504]	@ (8001d9c <HAL_UART_IRQHandler+0x3e0>)
 8001ba4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7fe fffe 	bl	8000bac <HAL_DMA_Abort_IT>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d016      	beq.n	8001be4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001bc0:	4610      	mov	r0, r2
 8001bc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001bc4:	e00e      	b.n	8001be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f000 f993 	bl	8001ef2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001bcc:	e00a      	b.n	8001be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f000 f98f 	bl	8001ef2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001bd4:	e006      	b.n	8001be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 f98b 	bl	8001ef2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001be2:	e175      	b.n	8001ed0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001be4:	bf00      	nop
    return;
 8001be6:	e173      	b.n	8001ed0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	f040 814f 	bne.w	8001e90 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001bf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001bf6:	f003 0310 	and.w	r3, r3, #16
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f000 8148 	beq.w	8001e90 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001c04:	f003 0310 	and.w	r3, r3, #16
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 8141 	beq.w	8001e90 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	60bb      	str	r3, [r7, #8]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	695b      	ldr	r3, [r3, #20]
 8001c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	f000 80b6 	beq.w	8001da0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001c40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f000 8145 	beq.w	8001ed4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001c4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001c52:	429a      	cmp	r2, r3
 8001c54:	f080 813e 	bcs.w	8001ed4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001c5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	2b20      	cmp	r3, #32
 8001c68:	f000 8088 	beq.w	8001d7c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	330c      	adds	r3, #12
 8001c72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c76:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c7a:	e853 3f00 	ldrex	r3, [r3]
 8001c7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001c82:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c8a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	330c      	adds	r3, #12
 8001c94:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001c98:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001c9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ca0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001ca4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001ca8:	e841 2300 	strex	r3, r2, [r1]
 8001cac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001cb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1d9      	bne.n	8001c6c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	3314      	adds	r3, #20
 8001cbe:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001cc2:	e853 3f00 	ldrex	r3, [r3]
 8001cc6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8001cc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001cca:	f023 0301 	bic.w	r3, r3, #1
 8001cce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	3314      	adds	r3, #20
 8001cd8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001cdc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001ce0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ce2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001ce4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001ce8:	e841 2300 	strex	r3, r2, [r1]
 8001cec:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8001cee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d1e1      	bne.n	8001cb8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	3314      	adds	r3, #20
 8001cfa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001cfe:	e853 3f00 	ldrex	r3, [r3]
 8001d02:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8001d04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	3314      	adds	r3, #20
 8001d14:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001d18:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001d1a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d1c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8001d1e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001d20:	e841 2300 	strex	r3, r2, [r1]
 8001d24:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8001d26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1e3      	bne.n	8001cf4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2220      	movs	r2, #32
 8001d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	330c      	adds	r3, #12
 8001d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d44:	e853 3f00 	ldrex	r3, [r3]
 8001d48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8001d4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d4c:	f023 0310 	bic.w	r3, r3, #16
 8001d50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	330c      	adds	r3, #12
 8001d5a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001d5e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001d60:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001d64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d66:	e841 2300 	strex	r3, r2, [r1]
 8001d6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8001d6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1e3      	bne.n	8001d3a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7fe fedd 	bl	8000b36 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2202      	movs	r2, #2
 8001d80:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	4619      	mov	r1, r3
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f000 f8b6 	bl	8001f04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001d98:	e09c      	b.n	8001ed4 <HAL_UART_IRQHandler+0x518>
 8001d9a:	bf00      	nop
 8001d9c:	0800208b 	.word	0x0800208b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 808e 	beq.w	8001ed8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8001dbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 8089 	beq.w	8001ed8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	330c      	adds	r3, #12
 8001dcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dd0:	e853 3f00 	ldrex	r3, [r3]
 8001dd4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001ddc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	330c      	adds	r3, #12
 8001de6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8001dea:	647a      	str	r2, [r7, #68]	@ 0x44
 8001dec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001df0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001df2:	e841 2300 	strex	r3, r2, [r1]
 8001df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8001df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1e3      	bne.n	8001dc6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	3314      	adds	r3, #20
 8001e04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e08:	e853 3f00 	ldrex	r3, [r3]
 8001e0c:	623b      	str	r3, [r7, #32]
   return(result);
 8001e0e:	6a3b      	ldr	r3, [r7, #32]
 8001e10:	f023 0301 	bic.w	r3, r3, #1
 8001e14:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	3314      	adds	r3, #20
 8001e1e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001e22:	633a      	str	r2, [r7, #48]	@ 0x30
 8001e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001e28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e2a:	e841 2300 	strex	r3, r2, [r1]
 8001e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8001e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1e3      	bne.n	8001dfe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2220      	movs	r2, #32
 8001e3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	330c      	adds	r3, #12
 8001e4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	e853 3f00 	ldrex	r3, [r3]
 8001e52:	60fb      	str	r3, [r7, #12]
   return(result);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f023 0310 	bic.w	r3, r3, #16
 8001e5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	330c      	adds	r3, #12
 8001e64:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8001e68:	61fa      	str	r2, [r7, #28]
 8001e6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e6c:	69b9      	ldr	r1, [r7, #24]
 8001e6e:	69fa      	ldr	r2, [r7, #28]
 8001e70:	e841 2300 	strex	r3, r2, [r1]
 8001e74:	617b      	str	r3, [r7, #20]
   return(result);
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1e3      	bne.n	8001e44 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2202      	movs	r2, #2
 8001e80:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001e82:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001e86:	4619      	mov	r1, r3
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f000 f83b 	bl	8001f04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001e8e:	e023      	b.n	8001ed8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d009      	beq.n	8001eb0 <HAL_UART_IRQHandler+0x4f4>
 8001e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ea0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f000 f902 	bl	80020b2 <UART_Transmit_IT>
    return;
 8001eae:	e014      	b.n	8001eda <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001eb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00e      	beq.n	8001eda <HAL_UART_IRQHandler+0x51e>
 8001ebc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d008      	beq.n	8001eda <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 f941 	bl	8002150 <UART_EndTransmit_IT>
    return;
 8001ece:	e004      	b.n	8001eda <HAL_UART_IRQHandler+0x51e>
    return;
 8001ed0:	bf00      	nop
 8001ed2:	e002      	b.n	8001eda <HAL_UART_IRQHandler+0x51e>
      return;
 8001ed4:	bf00      	nop
 8001ed6:	e000      	b.n	8001eda <HAL_UART_IRQHandler+0x51e>
      return;
 8001ed8:	bf00      	nop
  }
}
 8001eda:	37e8      	adds	r7, #232	@ 0xe8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr

08001ef2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bc80      	pop	{r7}
 8001f02:	4770      	bx	lr

08001f04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc80      	pop	{r7}
 8001f18:	4770      	bx	lr

08001f1a <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b085      	sub	sp, #20
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	2300      	movs	r3, #0
 8001f28:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	b2da      	uxtb	r2, r3
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	4313      	orrs	r3, r2
 8001f48:	b2db      	uxtb	r3, r3
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3714      	adds	r7, #20
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr

08001f54 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	68ba      	ldr	r2, [r7, #8]
 8001f66:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	88fa      	ldrh	r2, [r7, #6]
 8001f6c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	88fa      	ldrh	r2, [r7, #6]
 8001f72:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2222      	movs	r2, #34	@ 0x22
 8001f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d007      	beq.n	8001f9a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f98:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	695a      	ldr	r2, [r3, #20]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f042 0201 	orr.w	r2, r2, #1
 8001fa8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68da      	ldr	r2, [r3, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f042 0220 	orr.w	r2, r2, #32
 8001fb8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr

08001fc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b095      	sub	sp, #84	@ 0x54
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	330c      	adds	r3, #12
 8001fd4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fd8:	e853 3f00 	ldrex	r3, [r3]
 8001fdc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fe0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001fe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	330c      	adds	r3, #12
 8001fec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001fee:	643a      	str	r2, [r7, #64]	@ 0x40
 8001ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ff2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001ff4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001ff6:	e841 2300 	strex	r3, r2, [r1]
 8001ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d1e5      	bne.n	8001fce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	3314      	adds	r3, #20
 8002008:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800200a:	6a3b      	ldr	r3, [r7, #32]
 800200c:	e853 3f00 	ldrex	r3, [r3]
 8002010:	61fb      	str	r3, [r7, #28]
   return(result);
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	f023 0301 	bic.w	r3, r3, #1
 8002018:	64bb      	str	r3, [r7, #72]	@ 0x48
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	3314      	adds	r3, #20
 8002020:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002022:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002024:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002026:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002028:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800202a:	e841 2300 	strex	r3, r2, [r1]
 800202e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1e5      	bne.n	8002002 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203a:	2b01      	cmp	r3, #1
 800203c:	d119      	bne.n	8002072 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	330c      	adds	r3, #12
 8002044:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	e853 3f00 	ldrex	r3, [r3]
 800204c:	60bb      	str	r3, [r7, #8]
   return(result);
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	f023 0310 	bic.w	r3, r3, #16
 8002054:	647b      	str	r3, [r7, #68]	@ 0x44
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	330c      	adds	r3, #12
 800205c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800205e:	61ba      	str	r2, [r7, #24]
 8002060:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002062:	6979      	ldr	r1, [r7, #20]
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	e841 2300 	strex	r3, r2, [r1]
 800206a:	613b      	str	r3, [r7, #16]
   return(result);
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1e5      	bne.n	800203e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2220      	movs	r2, #32
 8002076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002080:	bf00      	nop
 8002082:	3754      	adds	r7, #84	@ 0x54
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr

0800208a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b084      	sub	sp, #16
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002096:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2200      	movs	r2, #0
 800209c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2200      	movs	r2, #0
 80020a2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80020a4:	68f8      	ldr	r0, [r7, #12]
 80020a6:	f7ff ff24 	bl	8001ef2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80020aa:	bf00      	nop
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b085      	sub	sp, #20
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b21      	cmp	r3, #33	@ 0x21
 80020c4:	d13e      	bne.n	8002144 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020ce:	d114      	bne.n	80020fa <UART_Transmit_IT+0x48>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d110      	bne.n	80020fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	881b      	ldrh	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80020ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	1c9a      	adds	r2, r3, #2
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	621a      	str	r2, [r3, #32]
 80020f8:	e008      	b.n	800210c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a1b      	ldr	r3, [r3, #32]
 80020fe:	1c59      	adds	r1, r3, #1
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	6211      	str	r1, [r2, #32]
 8002104:	781a      	ldrb	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002110:	b29b      	uxth	r3, r3
 8002112:	3b01      	subs	r3, #1
 8002114:	b29b      	uxth	r3, r3
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	4619      	mov	r1, r3
 800211a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800211c:	2b00      	cmp	r3, #0
 800211e:	d10f      	bne.n	8002140 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	68da      	ldr	r2, [r3, #12]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800212e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68da      	ldr	r2, [r3, #12]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800213e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002140:	2300      	movs	r3, #0
 8002142:	e000      	b.n	8002146 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002144:	2302      	movs	r3, #2
  }
}
 8002146:	4618      	mov	r0, r3
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr

08002150 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68da      	ldr	r2, [r3, #12]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002166:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2220      	movs	r2, #32
 800216c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff feb5 	bl	8001ee0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08c      	sub	sp, #48	@ 0x30
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b22      	cmp	r3, #34	@ 0x22
 8002192:	f040 80ae 	bne.w	80022f2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800219e:	d117      	bne.n	80021d0 <UART_Receive_IT+0x50>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d113      	bne.n	80021d0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021be:	b29a      	uxth	r2, r3
 80021c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c8:	1c9a      	adds	r2, r3, #2
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80021ce:	e026      	b.n	800221e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80021d6:	2300      	movs	r3, #0
 80021d8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021e2:	d007      	beq.n	80021f4 <UART_Receive_IT+0x74>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d10a      	bne.n	8002202 <UART_Receive_IT+0x82>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	691b      	ldr	r3, [r3, #16]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d106      	bne.n	8002202 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	b2da      	uxtb	r2, r3
 80021fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021fe:	701a      	strb	r2, [r3, #0]
 8002200:	e008      	b.n	8002214 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	b2db      	uxtb	r3, r3
 800220a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800220e:	b2da      	uxtb	r2, r3
 8002210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002212:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002218:	1c5a      	adds	r2, r3, #1
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002222:	b29b      	uxth	r3, r3
 8002224:	3b01      	subs	r3, #1
 8002226:	b29b      	uxth	r3, r3
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	4619      	mov	r1, r3
 800222c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800222e:	2b00      	cmp	r3, #0
 8002230:	d15d      	bne.n	80022ee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68da      	ldr	r2, [r3, #12]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f022 0220 	bic.w	r2, r2, #32
 8002240:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68da      	ldr	r2, [r3, #12]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002250:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	695a      	ldr	r2, [r3, #20]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 0201 	bic.w	r2, r2, #1
 8002260:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2220      	movs	r2, #32
 8002266:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002274:	2b01      	cmp	r3, #1
 8002276:	d135      	bne.n	80022e4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	330c      	adds	r3, #12
 8002284:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	e853 3f00 	ldrex	r3, [r3]
 800228c:	613b      	str	r3, [r7, #16]
   return(result);
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	f023 0310 	bic.w	r3, r3, #16
 8002294:	627b      	str	r3, [r7, #36]	@ 0x24
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	330c      	adds	r3, #12
 800229c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800229e:	623a      	str	r2, [r7, #32]
 80022a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022a2:	69f9      	ldr	r1, [r7, #28]
 80022a4:	6a3a      	ldr	r2, [r7, #32]
 80022a6:	e841 2300 	strex	r3, r2, [r1]
 80022aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1e5      	bne.n	800227e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0310 	and.w	r3, r3, #16
 80022bc:	2b10      	cmp	r3, #16
 80022be:	d10a      	bne.n	80022d6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	60fb      	str	r3, [r7, #12]
 80022d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80022da:	4619      	mov	r1, r3
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f7ff fe11 	bl	8001f04 <HAL_UARTEx_RxEventCallback>
 80022e2:	e002      	b.n	80022ea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f7fe f8b5 	bl	8000454 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80022ea:	2300      	movs	r3, #0
 80022ec:	e002      	b.n	80022f4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80022ee:	2300      	movs	r3, #0
 80022f0:	e000      	b.n	80022f4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80022f2:	2302      	movs	r3, #2
  }
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3730      	adds	r7, #48	@ 0x30
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	691b      	ldr	r3, [r3, #16]
 800230a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68da      	ldr	r2, [r3, #12]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	430a      	orrs	r2, r1
 8002318:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689a      	ldr	r2, [r3, #8]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	431a      	orrs	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	695b      	ldr	r3, [r3, #20]
 8002328:	4313      	orrs	r3, r2
 800232a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002336:	f023 030c 	bic.w	r3, r3, #12
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	6812      	ldr	r2, [r2, #0]
 800233e:	68b9      	ldr	r1, [r7, #8]
 8002340:	430b      	orrs	r3, r1
 8002342:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	699a      	ldr	r2, [r3, #24]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a2c      	ldr	r2, [pc, #176]	@ (8002410 <UART_SetConfig+0x114>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d103      	bne.n	800236c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002364:	f7ff fa4e 	bl	8001804 <HAL_RCC_GetPCLK2Freq>
 8002368:	60f8      	str	r0, [r7, #12]
 800236a:	e002      	b.n	8002372 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800236c:	f7ff fa36 	bl	80017dc <HAL_RCC_GetPCLK1Freq>
 8002370:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	4613      	mov	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4413      	add	r3, r2
 800237a:	009a      	lsls	r2, r3, #2
 800237c:	441a      	add	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	fbb2 f3f3 	udiv	r3, r2, r3
 8002388:	4a22      	ldr	r2, [pc, #136]	@ (8002414 <UART_SetConfig+0x118>)
 800238a:	fba2 2303 	umull	r2, r3, r2, r3
 800238e:	095b      	lsrs	r3, r3, #5
 8002390:	0119      	lsls	r1, r3, #4
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	4613      	mov	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	4413      	add	r3, r2
 800239a:	009a      	lsls	r2, r3, #2
 800239c:	441a      	add	r2, r3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80023a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002414 <UART_SetConfig+0x118>)
 80023aa:	fba3 0302 	umull	r0, r3, r3, r2
 80023ae:	095b      	lsrs	r3, r3, #5
 80023b0:	2064      	movs	r0, #100	@ 0x64
 80023b2:	fb00 f303 	mul.w	r3, r0, r3
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	3332      	adds	r3, #50	@ 0x32
 80023bc:	4a15      	ldr	r2, [pc, #84]	@ (8002414 <UART_SetConfig+0x118>)
 80023be:	fba2 2303 	umull	r2, r3, r2, r3
 80023c2:	095b      	lsrs	r3, r3, #5
 80023c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023c8:	4419      	add	r1, r3
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	4613      	mov	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	009a      	lsls	r2, r3, #2
 80023d4:	441a      	add	r2, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80023e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002414 <UART_SetConfig+0x118>)
 80023e2:	fba3 0302 	umull	r0, r3, r3, r2
 80023e6:	095b      	lsrs	r3, r3, #5
 80023e8:	2064      	movs	r0, #100	@ 0x64
 80023ea:	fb00 f303 	mul.w	r3, r0, r3
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	3332      	adds	r3, #50	@ 0x32
 80023f4:	4a07      	ldr	r2, [pc, #28]	@ (8002414 <UART_SetConfig+0x118>)
 80023f6:	fba2 2303 	umull	r2, r3, r2, r3
 80023fa:	095b      	lsrs	r3, r3, #5
 80023fc:	f003 020f 	and.w	r2, r3, #15
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	440a      	add	r2, r1
 8002406:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002408:	bf00      	nop
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40013800 	.word	0x40013800
 8002414:	51eb851f 	.word	0x51eb851f

08002418 <memset>:
 8002418:	4603      	mov	r3, r0
 800241a:	4402      	add	r2, r0
 800241c:	4293      	cmp	r3, r2
 800241e:	d100      	bne.n	8002422 <memset+0xa>
 8002420:	4770      	bx	lr
 8002422:	f803 1b01 	strb.w	r1, [r3], #1
 8002426:	e7f9      	b.n	800241c <memset+0x4>

08002428 <__libc_init_array>:
 8002428:	b570      	push	{r4, r5, r6, lr}
 800242a:	2600      	movs	r6, #0
 800242c:	4d0c      	ldr	r5, [pc, #48]	@ (8002460 <__libc_init_array+0x38>)
 800242e:	4c0d      	ldr	r4, [pc, #52]	@ (8002464 <__libc_init_array+0x3c>)
 8002430:	1b64      	subs	r4, r4, r5
 8002432:	10a4      	asrs	r4, r4, #2
 8002434:	42a6      	cmp	r6, r4
 8002436:	d109      	bne.n	800244c <__libc_init_array+0x24>
 8002438:	f000 f81a 	bl	8002470 <_init>
 800243c:	2600      	movs	r6, #0
 800243e:	4d0a      	ldr	r5, [pc, #40]	@ (8002468 <__libc_init_array+0x40>)
 8002440:	4c0a      	ldr	r4, [pc, #40]	@ (800246c <__libc_init_array+0x44>)
 8002442:	1b64      	subs	r4, r4, r5
 8002444:	10a4      	asrs	r4, r4, #2
 8002446:	42a6      	cmp	r6, r4
 8002448:	d105      	bne.n	8002456 <__libc_init_array+0x2e>
 800244a:	bd70      	pop	{r4, r5, r6, pc}
 800244c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002450:	4798      	blx	r3
 8002452:	3601      	adds	r6, #1
 8002454:	e7ee      	b.n	8002434 <__libc_init_array+0xc>
 8002456:	f855 3b04 	ldr.w	r3, [r5], #4
 800245a:	4798      	blx	r3
 800245c:	3601      	adds	r6, #1
 800245e:	e7f2      	b.n	8002446 <__libc_init_array+0x1e>
 8002460:	08002694 	.word	0x08002694
 8002464:	08002694 	.word	0x08002694
 8002468:	08002694 	.word	0x08002694
 800246c:	08002698 	.word	0x08002698

08002470 <_init>:
 8002470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002472:	bf00      	nop
 8002474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002476:	bc08      	pop	{r3}
 8002478:	469e      	mov	lr, r3
 800247a:	4770      	bx	lr

0800247c <_fini>:
 800247c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800247e:	bf00      	nop
 8002480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002482:	bc08      	pop	{r3}
 8002484:	469e      	mov	lr, r3
 8002486:	4770      	bx	lr
