// Seed: 207516881
module module_0 (
    output supply0 id_0,
    inout  supply1 id_1,
    output supply0 id_2,
    output logic   id_3,
    input  supply0 id_4
);
  assign id_3 = 1'b0;
  assign module_1.id_5 = 0;
  id_6 :
  assert property (@(posedge id_6) -1)
  else begin : LABEL_0
    id_3 = -1'b0 | 1 | id_4 | -1 | -1 | -1'b0 | id_4 + id_4 - id_6 | 1;
  end
  assign id_3 = id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd0,
    parameter id_2 = 32'd36
) (
    input uwire _id_0,
    input wor id_1
    , id_10#(
        .id_11(1),
        .id_12(~&1),
        .id_13((-1)),
        .id_14(-1'b0)
    ),
    input uwire _id_2,
    output logic id_3,
    inout tri0 id_4,
    output tri id_5,
    input wor id_6,
    output supply1 id_7,
    input uwire id_8
);
  assign id_4 = id_12;
  always @(*) id_3 = -1;
  wire [1 : -1 'b0] id_15;
  assign id_4 = -1;
  wire [id_0 : id_2] id_16;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_5,
      id_3,
      id_4
  );
endmodule
