#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec 30 16:57:23 2020
# Process ID: 5832
# Current directory: E:/school/EOS/Opdracht/EOS/Game/Game_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9816 E:\school\EOS\Opdracht\EOS\Game\Game_final\Game_final.xpr
# Log file: E:/school/EOS/Opdracht/EOS/Game/Game_final/vivado.log
# Journal file: E:/school/EOS/Opdracht/EOS/Game/Game_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.xpr
INFO: [Project 1-313] Project file moved from 'D:/School/FPGA/Gequoteerde_oef2/EFPGA/Game/Game_final' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.ip_user_files'; using path 'D:/School/FPGA/Gequoteerde_oef2/EFPGA/Game/Game_final/Game_final.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/Game/Game_final/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_clk_wiz_0_0
design_1_ps7_0_axi_periph_0
design_1_xbar_0
design_1_auto_pc_0

INFO: [Project 1-230] Project 'Game_final.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.129 ; gain = 0.000
open_bd_design {E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:my_rotary_en:1.0 - my_rotary_en_0
Adding component instance block -- xilinx.com:user:MATRIX_IPBLOK_DEF:1.0 - MATRIX_IPBLOK_DEF_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /MATRIX_IPBLOK_DEF_0/clk_10Mhz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /MATRIX_IPBLOK_DEF_0/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /my_rotary_en_0/reset_i(rst)
Successfully read diagram <design_1> from BD file <E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1380.062 ; gain = 61.527
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_clk_wiz_0_0 design_1_ps7_0_axi_periph_0}] -log ip_upgrade.log
Upgrading 'E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 4 to revision 5
WARNING: [BD 41-1731] Type mismatch between connected pins: /MATRIX_IPBLOK_DEF_0/clk_10Mhz(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MATRIX_IPBLOK_DEF_0/reset(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /my_rotary_en_0/reset_i(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 21 to revision 22
Wrote  : <E:\school\EOS\Opdracht\EOS\Game\Game_final\Game_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/school/EOS/Opdracht/EOS/Game/Game_final/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.789 ; gain = 14.727
export_ip_user_files -of_objects [get_ips {design_1_clk_wiz_0_0 design_1_ps7_0_axi_periph_0}] -no_script -sync -force -quiet
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1610.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4397] Generator change detected checking ShapeConfig Enum. shapeDB will be regenerated.
INFO: [Constraints 18-5435] Cannot read file, the software version for the checkpoint (2019.2.2708876) does not match the current software version (2020.1.2902540).
  File : E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.runs/impl_1/design_1_wrapper_routed/design_1_wrapper.xbdc.
Parsing XDC File [E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.runs/impl_1/design_1_wrapper_routed/design_1_wrapper_board.xdc]
Finished Parsing XDC File [E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.runs/impl_1/design_1_wrapper_routed/design_1_wrapper_board.xdc]
Parsing XDC File [E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.runs/impl_1/design_1_wrapper_routed/design_1_wrapper_early.xdc]
Finished Parsing XDC File [E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.runs/impl_1/design_1_wrapper_routed/design_1_wrapper_early.xdc]
Parsing XDC File [E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.runs/impl_1/design_1_wrapper_routed/design_1_wrapper.xdc]
Finished Parsing XDC File [E:/school/EOS/Opdracht/EOS/Game/Game_final/Game_final.runs/impl_1/design_1_wrapper_routed/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1711.859 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1711.859 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1711.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1819.703 ; gain = 367.875
