Here is the Verilog implementation of the decade counter module based on the given requirements:
