OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 973180 971600
[INFO GPL-0006] NumInstances: 61613
[INFO GPL-0007] NumPlaceInstances: 60229
[INFO GPL-0008] NumFixedInstances: 1384
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 60925
[INFO GPL-0011] NumPins: 194946
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 977340 977340
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 973180 971600
[INFO GPL-0016] CoreArea: 936054000000
[INFO GPL-0017] NonPlaceInstsArea: 1472576000
[INFO GPL-0018] PlaceInstsArea: 355429200000
[INFO GPL-0019] Util(%): 38.03
[INFO GPL-0020] StdInstsArea: 355429200000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00270352 HPWL: 1112930360
[InitialPlace]  Iter: 2 CG residual: 0.00108416 HPWL: 554254113
[InitialPlace]  Iter: 3 CG residual: 0.00062993 HPWL: 502385081
[InitialPlace]  Iter: 4 CG residual: 0.00050466 HPWL: 465480729
[InitialPlace]  Iter: 5 CG residual: 0.00026407 HPWL: 444135437
[InitialPlace]  Iter: 6 CG residual: 0.00018031 HPWL: 429603397
[InitialPlace]  Iter: 7 CG residual: 0.00015330 HPWL: 419953829
[InitialPlace]  Iter: 8 CG residual: 0.00018715 HPWL: 415064806
[InitialPlace]  Iter: 9 CG residual: 0.00012013 HPWL: 412207456
[InitialPlace]  Iter: 10 CG residual: 0.00006859 HPWL: 411078081
[InitialPlace]  Iter: 11 CG residual: 0.00006330 HPWL: 409997819
[InitialPlace]  Iter: 12 CG residual: 0.00007091 HPWL: 409035199
[InitialPlace]  Iter: 13 CG residual: 0.00007537 HPWL: 408115178
[InitialPlace]  Iter: 14 CG residual: 0.00005561 HPWL: 407598854
[InitialPlace]  Iter: 15 CG residual: 0.00004850 HPWL: 406714146
[InitialPlace]  Iter: 16 CG residual: 0.00003160 HPWL: 406120095
[InitialPlace]  Iter: 17 CG residual: 0.00002533 HPWL: 405414870
[InitialPlace]  Iter: 18 CG residual: 0.00002468 HPWL: 405155001
[InitialPlace]  Iter: 19 CG residual: 0.00002140 HPWL: 404773284
[InitialPlace]  Iter: 20 CG residual: 0.00002303 HPWL: 404747711
[INFO GPL-0031] FillerInit: NumGCells: 95911
[INFO GPL-0032] FillerInit: NumGNets: 60925
[INFO GPL-0033] FillerInit: NumGPins: 194946
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5901296
[INFO GPL-0025] IdealBinArea: 9835493
[INFO GPL-0026] IdealBinCnt: 95171
[INFO GPL-0027] TotalBinArea: 936054000000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 3786 3774
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.984728 HPWL: 99402579
[NesterovSolve] Iter: 10 overflow: 0.972602 HPWL: 125937755
[NesterovSolve] Iter: 20 overflow: 0.969102 HPWL: 148047940
[NesterovSolve] Iter: 30 overflow: 0.967557 HPWL: 160368064
[NesterovSolve] Iter: 40 overflow: 0.967246 HPWL: 163806024
[NesterovSolve] Iter: 50 overflow: 0.967249 HPWL: 162748142
[NesterovSolve] Iter: 60 overflow: 0.967417 HPWL: 160131177
[NesterovSolve] Iter: 70 overflow: 0.967406 HPWL: 158490752
[NesterovSolve] Iter: 80 overflow: 0.967303 HPWL: 158887787
[NesterovSolve] Iter: 90 overflow: 0.967022 HPWL: 159906282
[NesterovSolve] Iter: 100 overflow: 0.967053 HPWL: 160096524
[NesterovSolve] Iter: 110 overflow: 0.967332 HPWL: 159679173
[NesterovSolve] Iter: 120 overflow: 0.966868 HPWL: 159441461
[NesterovSolve] Iter: 130 overflow: 0.966382 HPWL: 160056446
[NesterovSolve] Iter: 140 overflow: 0.965965 HPWL: 161632640
[NesterovSolve] Iter: 150 overflow: 0.965429 HPWL: 163950550
[NesterovSolve] Iter: 160 overflow: 0.964244 HPWL: 167019932
[NesterovSolve] Iter: 170 overflow: 0.962451 HPWL: 172088293
[NesterovSolve] Iter: 180 overflow: 0.9597 HPWL: 178877785
[NesterovSolve] Iter: 190 overflow: 0.955794 HPWL: 187708677
[NesterovSolve] Iter: 200 overflow: 0.951178 HPWL: 199993566
[NesterovSolve] Iter: 210 overflow: 0.945516 HPWL: 217290169
[NesterovSolve] Iter: 220 overflow: 0.937458 HPWL: 243612093
[NesterovSolve] Iter: 230 overflow: 0.927063 HPWL: 283445427
[NesterovSolve] Iter: 240 overflow: 0.915382 HPWL: 345920738
[NesterovSolve] Iter: 250 overflow: 0.900238 HPWL: 427061506
[NesterovSolve] Iter: 260 overflow: 0.883402 HPWL: 493646518
[NesterovSolve] Iter: 270 overflow: 0.864137 HPWL: 529868302
[NesterovSolve] Iter: 280 overflow: 0.84208 HPWL: 566924918
[NesterovSolve] Iter: 290 overflow: 0.818247 HPWL: 638670155
[NesterovSolve] Iter: 300 overflow: 0.790852 HPWL: 679965800
[INFO GPL-0100] worst slack -2.61e-11
[INFO GPL-0103] Weighted 7313 nets.
[NesterovSolve] Iter: 310 overflow: 0.775045 HPWL: 632699708
[NesterovSolve] Iter: 320 overflow: 0.74072 HPWL: 663466744
[NesterovSolve] Iter: 330 overflow: 0.698483 HPWL: 712215594
[NesterovSolve] Iter: 340 overflow: 0.658529 HPWL: 741436025
[INFO GPL-0100] worst slack -4.56e-10
[INFO GPL-0103] Weighted 7313 nets.
[NesterovSolve] Iter: 350 overflow: 0.607382 HPWL: 772980930
[NesterovSolve] Snapshot saved at iter = 351
[NesterovSolve] Iter: 360 overflow: 0.560839 HPWL: 782615209
[NesterovSolve] Iter: 370 overflow: 0.509683 HPWL: 788573972
[INFO GPL-0100] worst slack -2.87e-10
[INFO GPL-0103] Weighted 7312 nets.
[NesterovSolve] Iter: 380 overflow: 0.458034 HPWL: 784863393
[NesterovSolve] Iter: 390 overflow: 0.397614 HPWL: 770933915
[NesterovSolve] Iter: 400 overflow: 0.342621 HPWL: 756892025
[NesterovSolve] Iter: 410 overflow: 0.306906 HPWL: 743598130
[INFO GPL-0100] worst slack -1.98e-10
[INFO GPL-0103] Weighted 7313 nets.
[NesterovSolve] Iter: 420 overflow: 0.272228 HPWL: 734353578
[NesterovSolve] Iter: 430 overflow: 0.241973 HPWL: 727013062
[NesterovSolve] Iter: 440 overflow: 0.213218 HPWL: 721676564
[INFO GPL-0100] worst slack -1.55e-10
[INFO GPL-0103] Weighted 7311 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 232 232
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 53824
[INFO GPL-0063] TotalRouteOverflowH2: 1.8523814678192139
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 11
[INFO GPL-0066] 0.5%RC: 1.0023870895203857
[INFO GPL-0067] 1.0%RC: 1.0011935447601927
[INFO GPL-0068] 2.0%RC: 1.0005967723800964
[INFO GPL-0069] 5.0%RC: 1.0002387089520386
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0017903
[NesterovSolve] Iter: 450 overflow: 0.186876 HPWL: 718767407
[NesterovSolve] Iter: 460 overflow: 0.164835 HPWL: 717371830
[NesterovSolve] Iter: 470 overflow: 0.145096 HPWL: 717632514
[INFO GPL-0100] worst slack -1.49e-10
[INFO GPL-0103] Weighted 7312 nets.
[NesterovSolve] Iter: 480 overflow: 0.127457 HPWL: 718242551
[NesterovSolve] Iter: 490 overflow: 0.110929 HPWL: 720018632
[NesterovSolve] Finished with Overflow: 0.099199

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6429.99

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -11.48

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -11.48

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2412_/G ^
   0.58
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_738_/CK ^
   0.00      0.00       0.58


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_144_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   287  698.34                           rst_ni (net)
                  0.41    0.33    0.63 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_144_/RN (DFFR_X1)
                                  0.63   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_144_/CK (DFFR_X1)
                          0.69    0.69   library removal time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2924_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2377_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2924_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2924_/Q (DLL_X1)
     1    0.98                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[8].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2377_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2377_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/_277_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/_277_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_277_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ encoder/_277_/QN (DFFS_X1)
     1    1.67                           encoder/_000_ (net)
                  0.01    0.00    0.06 ^ encoder/_215_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v encoder/_215_/ZN (NAND2_X1)
     1    1.54                           encoder/_057_ (net)
                  0.01    0.00    0.08 v encoder/_216_/A (OAI21_X1)
                  0.01    0.02    0.09 ^ encoder/_216_/ZN (OAI21_X1)
     1    1.40                           encoder/_010_ (net)
                  0.01    0.00    0.09 ^ encoder/_277_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/_277_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_144_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   287  698.34                           rst_ni (net)
                  0.41    0.33    0.63 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_144_/RN (DFFR_X1)
                                  0.63   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_144_/CK (DFFR_X1)
                         -0.04    2.96   library recovery time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  2.33   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2945_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2400_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v clk_i (in)
   281  516.19                           clk_i (net)
                          0.27    1.77   time given to startpoint
                  0.03    0.00    1.77 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2945_/D (DLL_X1)
                  0.01    0.04    1.81 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2945_/Q (DLL_X1)
     1    1.10                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.81 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2400_/A2 (AND2_X1)
                                  1.81   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2400_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  1.19   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_749_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X1)
                  8.37    8.63    8.63 ^ encoder/_279_/Q (DFFR_X1)
  1874 3925.19                           c_addr_enc_o[0] (net)
                  8.58    1.52   10.15 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_1298_/A2 (NOR2_X2)
                  2.78    3.43   13.58 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  129.91                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0939_ (net)
                  2.78    0.01   13.59 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2077_/A1 (NAND3_X1)
                  0.43    0.39   13.98 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2077_/ZN (NAND3_X1)
     1    1.96                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0546_ (net)
                  0.43    0.00   13.98 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2078_/A2 (NAND2_X1)
                  0.06    0.01   14.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2078_/ZN (NAND2_X1)
     1    1.82                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0547_ (net)
                  0.06    0.00   14.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2079_/A2 (NOR2_X1)
                  0.03    0.05   14.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2079_/ZN (NOR2_X1)
     1    2.74                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0548_ (net)
                  0.03    0.00   14.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2080_/A2 (NAND2_X1)
                  0.01    0.03   14.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2080_/ZN (NAND2_X1)
     1    5.65                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0549_ (net)
                  0.01    0.00   14.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2081_/A2 (NOR2_X1)
                  0.02    0.04   14.11 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2081_/ZN (NOR2_X1)
     1    3.21                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0550_ (net)
                  0.02    0.00   14.11 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2113_/A1 (NAND3_X1)
                  0.03    0.05   14.16 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2113_/ZN (NAND3_X1)
     1   10.76                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[59] (net)
                  0.03    0.00   14.16 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1018_/A2 (NAND2_X1)
                  0.02    0.03   14.19 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1018_/ZN (NAND2_X1)
     1    1.87                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0431_ (net)
                  0.02    0.00   14.19 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1019_/A2 (NAND2_X1)
                  0.01    0.02   14.21 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1019_/ZN (NAND2_X1)
     1    1.73                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0432_ (net)
                  0.01    0.00   14.21 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1020_/A (INV_X1)
                  0.01    0.01   14.22 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1020_/ZN (INV_X1)
     1    1.82                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0433_ (net)
                  0.01    0.00   14.22 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1025_/A1 (NAND2_X1)
                  0.01    0.01   14.23 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1025_/ZN (NAND2_X1)
     1    1.62                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0438_ (net)
                  0.01    0.00   14.23 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1026_/A2 (NOR2_X1)
                  0.07    0.09   14.32 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1026_/ZN (NOR2_X1)
     1   14.34                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0439_ (net)
                  0.07    0.00   14.32 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1027_/A2 (NAND2_X1)
                  0.03    0.05   14.37 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1027_/ZN (NAND2_X1)
     1   10.47                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[11] (net)
                  0.03    0.00   14.37 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_527_/B (MUX2_X1)
                  0.02    0.06   14.44 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_527_/Z (MUX2_X1)
     1    1.13                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_049_ (net)
                  0.02    0.00   14.44 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_749_/D (DFFR_X1)
                                 14.44   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_749_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -14.44   data arrival time
-----------------------------------------------------------------------------
                                -11.48   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_144_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   287  698.34                           rst_ni (net)
                  0.41    0.33    0.63 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_144_/RN (DFFR_X1)
                                  0.63   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_144_/CK (DFFR_X1)
                         -0.04    2.96   library recovery time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  2.33   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2945_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2400_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v clk_i (in)
   281  516.19                           clk_i (net)
                          0.27    1.77   time given to startpoint
                  0.03    0.00    1.77 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2945_/D (DLL_X1)
                  0.01    0.04    1.81 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2945_/Q (DLL_X1)
     1    1.10                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.81 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2400_/A2 (AND2_X1)
                                  1.81   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2400_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  1.19   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_749_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X1)
                  8.37    8.63    8.63 ^ encoder/_279_/Q (DFFR_X1)
  1874 3925.19                           c_addr_enc_o[0] (net)
                  8.58    1.52   10.15 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_1298_/A2 (NOR2_X2)
                  2.78    3.43   13.58 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  129.91                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0939_ (net)
                  2.78    0.01   13.59 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2077_/A1 (NAND3_X1)
                  0.43    0.39   13.98 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2077_/ZN (NAND3_X1)
     1    1.96                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0546_ (net)
                  0.43    0.00   13.98 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2078_/A2 (NAND2_X1)
                  0.06    0.01   14.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2078_/ZN (NAND2_X1)
     1    1.82                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0547_ (net)
                  0.06    0.00   14.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2079_/A2 (NOR2_X1)
                  0.03    0.05   14.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2079_/ZN (NOR2_X1)
     1    2.74                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0548_ (net)
                  0.03    0.00   14.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2080_/A2 (NAND2_X1)
                  0.01    0.03   14.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2080_/ZN (NAND2_X1)
     1    5.65                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0549_ (net)
                  0.01    0.00   14.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2081_/A2 (NOR2_X1)
                  0.02    0.04   14.11 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2081_/ZN (NOR2_X1)
     1    3.21                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_0550_ (net)
                  0.02    0.00   14.11 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2113_/A1 (NAND3_X1)
                  0.03    0.05   14.16 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[12].sub_unit_i/_2113_/ZN (NAND3_X1)
     1   10.76                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[59] (net)
                  0.03    0.00   14.16 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1018_/A2 (NAND2_X1)
                  0.02    0.03   14.19 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1018_/ZN (NAND2_X1)
     1    1.87                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0431_ (net)
                  0.02    0.00   14.19 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1019_/A2 (NAND2_X1)
                  0.01    0.02   14.21 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1019_/ZN (NAND2_X1)
     1    1.73                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0432_ (net)
                  0.01    0.00   14.21 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1020_/A (INV_X1)
                  0.01    0.01   14.22 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1020_/ZN (INV_X1)
     1    1.82                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0433_ (net)
                  0.01    0.00   14.22 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1025_/A1 (NAND2_X1)
                  0.01    0.01   14.23 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1025_/ZN (NAND2_X1)
     1    1.62                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0438_ (net)
                  0.01    0.00   14.23 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1026_/A2 (NOR2_X1)
                  0.07    0.09   14.32 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1026_/ZN (NOR2_X1)
     1   14.34                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0439_ (net)
                  0.07    0.00   14.32 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1027_/A2 (NAND2_X1)
                  0.03    0.05   14.37 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1027_/ZN (NAND2_X1)
     1   10.47                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[11] (net)
                  0.03    0.00   14.37 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_527_/B (MUX2_X1)
                  0.02    0.06   14.44 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_527_/Z (MUX2_X1)
     1    1.13                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_049_ (net)
                  0.02    0.00   14.44 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_749_/D (DFFR_X1)
                                 14.44   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_749_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -14.44   data arrival time
-----------------------------------------------------------------------------
                                -11.48   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.20e-02   2.14e-03   5.53e-04   2.47e-02  50.1%
Combinational          6.90e-03   1.68e-02   8.99e-04   2.46e-02  49.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.89e-02   1.90e-02   1.45e-03   4.93e-02 100.0%
                          58.7%      38.4%       2.9%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 89225 u^2 38% utilization.

Elapsed time: 3:32.33[h:]min:sec. CPU time: user 211.83 sys 0.46 (99%). Peak memory: 709220KB.
