
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.6 Build EDK_P.68d
# Thu Jul 31 11:32:54 2014
# Target Board:  xilinx.com kc705 Rev C
# Family:    kintex7
# Device:    xc7k325t
# Package:   ffg900
# Speed Grade:  -2
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT p_in_rst = RESET_IN, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT p_out_gpio0 = axi_gpio0_out, DIR = O, VEC = [7:0]
 PORT p_in_clk = CLK_IN, DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
 PORT p_in_osdvin_s_axis_tvalid = v_osd_0_s_axis_tvalid, DIR = I
 PORT p_in_osdvin_s_axis_tlast = v_osd_0_s_axis_tlast, DIR = I
 PORT p_in_osdvin_s_axis_tuser = v_osd_0_s_axis_tuser, DIR = I
 PORT p_in_osdvin_s_axis_tdata = v_osd_0_s_axis_tdata, DIR = I, VEC = [31:0]
 PORT p_in_osdvin_s_axis_tready = v_osd_0_s_axis_tready, DIR = O
 PORT p_in_osd_aclk = v_osd_0_aclk, DIR = I, SIGIS = CLK
 PORT p_in_osd_aresetn = v_osd_0_aresetn, DIR = I, SIGIS = RST
 PORT p_out_osdvout_m_axis_tvalid = v_osd_0_m_axis_tvalid, DIR = O
 PORT p_out_osdvout_m_axis_tlast = v_osd_0_m_axis_tlast, DIR = O
 PORT p_out_osdvout_m_axis_tuser = v_osd_0_m_axis_tuser, DIR = O
 PORT p_out_osdvout_m_axis_tdata = v_osd_0_m_axis_tdata, DIR = O, VEC = [31:0]
 PORT p_out_osdvout_m_axis_tready = v_osd_0_m_axis_tready, DIR = I


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHz
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET_IN
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0X00000000
 PARAMETER C_ICACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_ICACHE = 0
 PARAMETER C_ICACHE_ALWAYS_USED = 0
 PARAMETER C_DCACHE_BASEADDR = 0X00000000
 PARAMETER C_DCACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_DCACHE = 0
 PARAMETER C_DCACHE_ALWAYS_USED = 0
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHz
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHz
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 20000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = NONE
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_100_0000MHz
 PORT RST = RESET_IN
 PORT CLKIN = CLK_IN
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = clk_100_0000MHz
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs_8Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO_O = axi_gpio0_out
END

BEGIN v_osd
 PARAMETER INSTANCE = v_osd_0
 PARAMETER HW_VER = 5.01.a
 PARAMETER C_BASEADDR = 0x42000000
 PARAMETER C_HIGHADDR = 0x4200FFFF
 PARAMETER C_S_AXIS_VIDEO_FORMAT = 2
 PARAMETER C_S_AXIS_VIDEO_DATA_WIDTH = 10
 PARAMETER C_SCREEN_WIDTH = 640
 PARAMETER C_LAYER0_TYPE = 1
 PARAMETER C_LAYER0_CLUT_MEMTYPE = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT s_axi_aclk = clk_100_0000MHz
 PORT s_axis_video1_tvalid = v_osd_0_s_axis_tvalid
 PORT s_axis_video1_tlast = v_osd_0_s_axis_tlast
 PORT s_axis_video1_tuser = v_osd_0_s_axis_tuser
 PORT s_axis_video1_tdata = v_osd_0_s_axis_tdata
 PORT s_axis_video1_tready = v_osd_0_s_axis_tready
 PORT aclk = v_osd_0_aclk
 PORT aresetn = v_osd_0_aresetn
 PORT m_axis_video_tvalid = v_osd_0_m_axis_tvalid
 PORT m_axis_video_tlast = v_osd_0_m_axis_tlast
 PORT m_axis_video_tuser = v_osd_0_m_axis_tuser
 PORT m_axis_video_tdata = v_osd_0_m_axis_tdata
 PORT m_axis_video_tready = v_osd_0_m_axis_tready
END

