// Seed: 1125443973
module module_0 ();
  logic [-1  !=  1 'b0 : -1] id_1;
  ;
  initial #1 id_1 = 1'b0;
  task id_2(input int id_3, input id_4);
    logic id_5;
    begin : LABEL_0
      id_4 <= id_3;
    end
  endtask
  assign module_1.id_5 = 0;
  assign id_3 = id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output supply0 id_5
);
  assign #1 id_5 = id_3;
  module_0 modCall_1 ();
endmodule
