

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:30:51 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_V_read = call i176 @_ssdm_op_Read.ap_vld.i176P(i176* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 10 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 22, i32 32)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_11 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 33, i32 43)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 154, i32 164)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 44, i32 54)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 165, i32 175)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i176.i32.i32(i176 %x_V_read, i32 33, i32 42)" [firmware/myproject.cpp:51]   --->   Operation 16 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i11 %p_Val2_1 to i16" [firmware/myproject.cpp:54]   --->   Operation 17 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i11 %p_Val2_1 to i21" [firmware/myproject.cpp:53]   --->   Operation 18 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_2 = mul i21 %sext_ln1118_29, %sext_ln1118_29" [firmware/myproject.cpp:53]   --->   Operation 19 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_4 = mul i16 %sext_ln703_2, 105" [firmware/myproject.cpp:53]   --->   Operation 20 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.49ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln703 = mul i16 %sext_ln703_2, 29" [firmware/myproject.cpp:54]   --->   Operation 21 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_22 = add i16 %mul_ln703, 1024" [firmware/myproject.cpp:54]   --->   Operation 22 'add' 'ret_V_22' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i11 %p_Val2_11 to i16" [firmware/myproject.cpp:53]   --->   Operation 23 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_1, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 24 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1193 = mul i16 %sext_ln728, -19" [firmware/myproject.cpp:50]   --->   Operation 25 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = add i16 %mul_ln1193, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 26 'add' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_27, i32 5, i32 15)" [firmware/myproject.cpp:50]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %p_Val2_s to i16" [firmware/myproject.cpp:50]   --->   Operation 28 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i16 %sext_ln1118_2, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 29 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%r_V_s = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %tmp_9, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 30 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln1192_7 = add i16 %r_V_s, -224" [firmware/myproject.cpp:51]   --->   Operation 31 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln1192_7, i32 5, i32 15)" [firmware/myproject.cpp:51]   --->   Operation 32 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [4/4] (2.53ns)   --->   "%p_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 33 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_1, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 34 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i15 %shl_ln1118_s to i16" [firmware/myproject.cpp:52]   --->   Operation 35 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_1, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 36 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i13 %shl_ln1118_7 to i16" [firmware/myproject.cpp:52]   --->   Operation 37 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.77ns)   --->   "%r_V_27 = add i16 %sext_ln1118_20, %sext_ln1118_21" [firmware/myproject.cpp:52]   --->   Operation 38 'add' 'r_V_27' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_11, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 39 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i15 %shl_ln1118_9 to i16" [firmware/myproject.cpp:52]   --->   Operation 40 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_11, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 41 'bitconcatenate' 'shl_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i13 %shl_ln1118_10 to i16" [firmware/myproject.cpp:52]   --->   Operation 42 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.77ns)   --->   "%r_V_28 = add i16 %sext_ln1118_22, %sext_ln1118_23" [firmware/myproject.cpp:52]   --->   Operation 43 'add' 'r_V_28' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %r_V_27 to i17" [firmware/myproject.cpp:52]   --->   Operation 44 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %r_V_28 to i17" [firmware/myproject.cpp:52]   --->   Operation 45 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i17 %sext_ln703_3, %sext_ln703_4" [firmware/myproject.cpp:52]   --->   Operation 46 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192_15 = add i17 %ret_V_35, 1024" [firmware/myproject.cpp:52]   --->   Operation 47 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i17 %add_ln1192_15 to i31" [firmware/myproject.cpp:52]   --->   Operation 48 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i31 %sext_ln1118_24, %sext_ln1118_24" [firmware/myproject.cpp:52]   --->   Operation 49 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_3 = mul i21 %mul_ln700_2, 105" [firmware/myproject.cpp:53]   --->   Operation 50 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln700_4, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i21 %mul_ln700_3, %shl_ln" [firmware/myproject.cpp:53]   --->   Operation 52 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i16 %sext_ln728, 210" [firmware/myproject.cpp:53]   --->   Operation 53 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln728, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 54 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.81ns)   --->   "%ret_V_37 = add i21 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 55 'add' 'ret_V_37' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %ret_V_37, i32 10, i32 20)" [firmware/myproject.cpp:53]   --->   Operation 56 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_32 = add i16 %r_V_s, -1760" [firmware/myproject.cpp:54]   --->   Operation 57 'add' 'add_ln1192_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i16 %lhs_V_1, %add_ln1192_32" [firmware/myproject.cpp:54]   --->   Operation 58 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln1192_28, i32 5, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 59 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [4/4] (2.53ns)   --->   "%p_2 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 60 'call' 'p_2' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i16 %ret_V_22 to i31" [firmware/myproject.cpp:54]   --->   Operation 61 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i31 %sext_ln1118_34, %sext_ln1118_34" [firmware/myproject.cpp:54]   --->   Operation 62 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_6 = mul i16 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 63 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i16 %mul_ln1192_6, -544" [firmware/myproject.cpp:54]   --->   Operation 64 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_42, i32 5, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 65 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 66 [4/4] (2.53ns)   --->   "%p_s = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 66 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %p_Val2_2 to i21" [firmware/myproject.cpp:50]   --->   Operation 67 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i21 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 68 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_3, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 69 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %p_Val2_3, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 70 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i14 %shl_ln1118_1 to i16" [firmware/myproject.cpp:50]   --->   Operation 71 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.78ns)   --->   "%sub_ln1192 = sub i16 %sext_ln1192_3, %lhs_V_3" [firmware/myproject.cpp:50]   --->   Operation 72 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_s, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 73 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %p_Val2_s, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 74 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i14 %shl_ln1118_3 to i16" [firmware/myproject.cpp:50]   --->   Operation 75 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.78ns)   --->   "%sub_ln1192_1 = sub i16 %shl_ln1118_2, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 76 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_4 = add i16 %sub_ln1192_1, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 77 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_30 = add i16 %add_ln1192_4, 768" [firmware/myproject.cpp:50]   --->   Operation 78 'add' 'ret_V_30' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_30, i32 5, i32 15)" [firmware/myproject.cpp:50]   --->   Operation 79 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [4/4] (2.53ns)   --->   "%p_Val2_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 80 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [4/4] (2.53ns)   --->   "%p_Val2_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 81 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln1192_8 = add i16 %mul_ln1192_9, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 82 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_11, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 83 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i16 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 84 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_32 = add i16 %sub_ln1192_2, -1600" [firmware/myproject.cpp:51]   --->   Operation 85 'add' 'ret_V_32' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_32, i32 5, i32 15)" [firmware/myproject.cpp:51]   --->   Operation 86 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [4/4] (2.53ns)   --->   "%p_Val2_s_26 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 87 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [3/4] (4.33ns)   --->   "%p_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 88 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 89 [4/4] (2.53ns)   --->   "%p_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 89 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i11 %p_Val2_3 to i15" [firmware/myproject.cpp:52]   --->   Operation 90 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.78ns)   --->   "%ret_V_34 = add i16 %mul_ln1192_9, -1152" [firmware/myproject.cpp:52]   --->   Operation 91 'add' 'ret_V_34' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_34, i32 5, i32 15)" [firmware/myproject.cpp:52]   --->   Operation 92 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [4/4] (2.53ns)   --->   "%p_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 93 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 94 [1/1] (3.09ns)   --->   "%r_V_29 = mul i31 %mul_ln1118, 78" [firmware/myproject.cpp:52]   --->   Operation 94 'mul' 'r_V_29' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %r_V_29, i32 20, i32 30)" [firmware/myproject.cpp:52]   --->   Operation 95 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.73ns)   --->   "%add_ln703 = add i11 %p_Val2_11, -23" [firmware/myproject.cpp:53]   --->   Operation 96 'add' 'add_ln703' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [4/4] (2.53ns)   --->   "%p_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 97 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 98 [4/4] (2.53ns)   --->   "%p_1 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 98 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [1/1] (0.73ns)   --->   "%add_ln703_1 = add i11 %p_Val2_3, %p_Val2_11" [firmware/myproject.cpp:53]   --->   Operation 99 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [4/4] (2.53ns)   --->   "%p_Val2_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 100 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i14 %shl_ln1118_1 to i15" [firmware/myproject.cpp:54]   --->   Operation 101 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.76ns)   --->   "%r_V_32 = sub i15 %sext_ln1118_32, %sext_ln1118_10" [firmware/myproject.cpp:54]   --->   Operation 102 'sub' 'r_V_32' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i10 @_ssdm_op_PartSelect.i10.i15.i32.i32(i15 %r_V_32, i32 5, i32 14)" [firmware/myproject.cpp:54]   --->   Operation 103 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i10 %trunc_ln708_11 to i11" [firmware/myproject.cpp:54]   --->   Operation 104 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [4/4] (2.53ns)   --->   "%p_Val2_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 105 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 106 [3/4] (4.33ns)   --->   "%p_2 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 106 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [1/1] (3.09ns)   --->   "%r_V_35 = mul i31 %mul_ln1118_4, 146" [firmware/myproject.cpp:54]   --->   Operation 107 'mul' 'r_V_35' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %r_V_35, i32 20, i32 30)" [firmware/myproject.cpp:54]   --->   Operation 108 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [4/4] (2.53ns)   --->   "%p_Val2_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 109 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 110 [3/4] (4.33ns)   --->   "%p_s = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 110 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i11 %p_Val2_s to i21" [firmware/myproject.cpp:50]   --->   Operation 111 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.49ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1192_1 = mul i21 %sext_ln1192, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 112 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %p_Val2_3, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 113 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_28 = add i21 %mul_ln1192_1, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 114 'add' 'ret_V_28' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %ret_V_28, i32 10, i32 20)" [firmware/myproject.cpp:50]   --->   Operation 115 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [3/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 116 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [3/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 117 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [3/4] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 118 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [2/4] (4.33ns)   --->   "%p_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 119 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [3/4] (4.33ns)   --->   "%p_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 120 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [3/4] (4.33ns)   --->   "%p_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 121 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [4/4] (2.53ns)   --->   "%p_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 122 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [3/4] (4.33ns)   --->   "%p_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 123 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [3/4] (4.33ns)   --->   "%p_1 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 124 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [3/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 125 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [3/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 126 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [2/4] (4.33ns)   --->   "%p_2 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 127 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [4/4] (2.53ns)   --->   "%p_Val2_10 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 128 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [3/4] (4.33ns)   --->   "%p_Val2_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 129 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 130 [2/4] (4.33ns)   --->   "%p_s = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 130 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [4/4] (2.53ns)   --->   "%p_Val2_4 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 131 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [2/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 132 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [2/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 133 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [2/4] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 134 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [1/4] (2.85ns)   --->   "%p_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 135 'call' 'p_5' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [2/4] (4.33ns)   --->   "%p_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 136 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [2/4] (4.33ns)   --->   "%p_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 137 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 138 [3/4] (4.33ns)   --->   "%p_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 138 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [2/4] (4.33ns)   --->   "%p_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 139 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [2/4] (4.33ns)   --->   "%p_1 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 140 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [2/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 141 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 142 [2/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 142 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [1/4] (2.85ns)   --->   "%p_2 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 143 'call' 'p_2' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 144 [3/4] (4.33ns)   --->   "%p_Val2_10 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 144 'call' 'p_Val2_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [2/4] (4.33ns)   --->   "%p_Val2_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 145 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [1/1] (0.73ns)   --->   "%add_ln703_2 = add i11 %p_Val2_1, 47" [firmware/myproject.cpp:54]   --->   Operation 146 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [4/4] (2.53ns)   --->   "%p_0 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 147 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 148 [1/4] (2.85ns)   --->   "%p_s = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 148 'call' 'p_s' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 149 [3/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 149 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 150 [1/4] (2.85ns)   --->   "%p_Val2_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 150 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [1/4] (2.85ns)   --->   "%p_Val2_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 151 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [1/4] (2.85ns)   --->   "%p_Val2_s_26 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 152 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [1/4] (2.85ns)   --->   "%p_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 153 'call' 'p_6' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i11 %p_Val2_3 to i14" [firmware/myproject.cpp:52]   --->   Operation 154 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_3, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 155 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i13 %shl_ln1118_6 to i14" [firmware/myproject.cpp:52]   --->   Operation 156 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_23 = sub i14 %sext_ln1118_12, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 157 'sub' 'r_V_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [1/4] (2.85ns)   --->   "%p_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 158 'call' 'p_7' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i7 %p_7 to i10" [firmware/myproject.cpp:52]   --->   Operation 159 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %p_7, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 160 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i9 %tmp_1 to i10" [firmware/myproject.cpp:52]   --->   Operation 161 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.71ns)   --->   "%r_V_24 = sub i10 %sext_ln1118_14, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 162 'sub' 'r_V_24' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i10 %r_V_24 to i14" [firmware/myproject.cpp:52]   --->   Operation 163 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_12 = add i14 %r_V_23, %sext_ln1118_15" [firmware/myproject.cpp:52]   --->   Operation 164 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [2/4] (4.33ns)   --->   "%p_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 165 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [1/4] (2.85ns)   --->   "%p_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 166 'call' 'p_9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 167 [1/4] (2.85ns)   --->   "%p_1 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 167 'call' 'p_1' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 168 [1/4] (2.85ns)   --->   "%p_Val2_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 168 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 169 [1/4] (2.85ns)   --->   "%p_Val2_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 169 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 170 [2/4] (4.33ns)   --->   "%p_Val2_10 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 170 'call' 'p_Val2_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 171 [1/4] (2.85ns)   --->   "%p_Val2_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 171 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 172 [3/4] (4.33ns)   --->   "%p_0 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 172 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%lhs_V = sext i11 %p_Val2_s to i12" [firmware/myproject.cpp:50]   --->   Operation 173 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i12 %lhs_V, -30" [firmware/myproject.cpp:50]   --->   Operation 174 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 175 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i12 %ret_V to i24" [firmware/myproject.cpp:50]   --->   Operation 175 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i24 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 176 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %p_s to i14" [firmware/myproject.cpp:50]   --->   Operation 177 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_20 = mul i14 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 178 'mul' 'r_V_20' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 179 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i14 %r_V_20, -160" [firmware/myproject.cpp:50]   --->   Operation 179 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 180 [2/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 180 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i11 %p_Val2_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 181 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i7 %p_Val2_6 to i8" [firmware/myproject.cpp:51]   --->   Operation 182 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%ret_V_8 = add i8 %sext_ln703, -44" [firmware/myproject.cpp:51]   --->   Operation 183 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i7 %p_Val2_s_26 to i8" [firmware/myproject.cpp:51]   --->   Operation 184 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.70ns)   --->   "%ret_V_10 = add i8 %sext_ln703_1, -30" [firmware/myproject.cpp:51]   --->   Operation 185 'add' 'ret_V_10' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%sext_ln1116_1 = sext i8 %ret_V_8 to i16" [firmware/myproject.cpp:51]   --->   Operation 186 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i8 %ret_V_10 to i16" [firmware/myproject.cpp:51]   --->   Operation 187 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i16 %sext_ln1116_1, %sext_ln1118_3" [firmware/myproject.cpp:51]   --->   Operation 188 'mul' 'r_V_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i7 %p_5 to i11" [firmware/myproject.cpp:51]   --->   Operation 189 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %p_5, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 190 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i10 %tmp_s to i11" [firmware/myproject.cpp:51]   --->   Operation 191 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.72ns)   --->   "%r_V_21 = add i11 %sext_ln1118_4, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 192 'add' 'r_V_21' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i11 %r_V_21 to i12" [firmware/myproject.cpp:51]   --->   Operation 193 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_13 = add i12 %rhs_V_6, -96" [firmware/myproject.cpp:51]   --->   Operation 194 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 195 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192_9 = add i12 %sext_ln1118_6, %add_ln1192_13" [firmware/myproject.cpp:51]   --->   Operation 195 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %p_Val2_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 196 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i14 %shl_ln1118_4 to i15" [firmware/myproject.cpp:52]   --->   Operation 197 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.76ns)   --->   "%r_V_22 = sub i15 0, %sext_ln1118_7" [firmware/myproject.cpp:52]   --->   Operation 198 'sub' 'r_V_22' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i11 %p_Val2_3 to i16" [firmware/myproject.cpp:52]   --->   Operation 199 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_3, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 200 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i15 %shl_ln1118_5 to i16" [firmware/myproject.cpp:52]   --->   Operation 201 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%r_V_6 = add i16 %sext_ln1118_8, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 202 'add' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 203 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%sext_ln1192_9 = sext i16 %r_V_6 to i26" [firmware/myproject.cpp:52]   --->   Operation 203 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i14 %add_ln1192_12 to i26" [firmware/myproject.cpp:52]   --->   Operation 204 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%mul_ln1192_4 = mul i26 %sext_ln1192_9, %sext_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 205 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i25 @_ssdm_op_BitConcatenate.i25.i15.i10(i15 %r_V_22, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 206 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i25 %lhs_V_4 to i26" [firmware/myproject.cpp:52]   --->   Operation 207 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_3 = sub i26 %sext_ln1192_11, %mul_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 208 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_s, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 209 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i15 %shl_ln1118_8 to i16" [firmware/myproject.cpp:52]   --->   Operation 210 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.77ns)   --->   "%r_V_25 = add i16 %sext_ln1118_2, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 211 'add' 'r_V_25' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %r_V_25, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 212 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_17 = add i26 %sub_ln1192_3, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 213 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i7 %p_6 to i14" [firmware/myproject.cpp:52]   --->   Operation 214 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i7 %p_6 to i12" [firmware/myproject.cpp:52]   --->   Operation 215 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %p_6, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 216 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i11 %tmp_2 to i12" [firmware/myproject.cpp:52]   --->   Operation 217 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.73ns)   --->   "%r_V_26 = add i12 %sext_ln1118_18, %sext_ln1118_19" [firmware/myproject.cpp:52]   --->   Operation 218 'add' 'r_V_26' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%tmp = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %r_V_26, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 219 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i22 %tmp to i26" [firmware/myproject.cpp:52]   --->   Operation 220 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_18 = add i26 %add_ln1192_17, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 221 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [1/4] (2.85ns)   --->   "%p_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 222 'call' 'p_8' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i7 %p_8 to i12" [firmware/myproject.cpp:52]   --->   Operation 223 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %p_8, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 224 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i11 %tmp_3 to i12" [firmware/myproject.cpp:52]   --->   Operation 225 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.73ns)   --->   "%r_V_30 = add i12 %sext_ln1118_25, %sext_ln1118_26" [firmware/myproject.cpp:52]   --->   Operation 226 'add' 'r_V_30' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_10 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %r_V_30, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 227 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i22 %tmp_10 to i26" [firmware/myproject.cpp:52]   --->   Operation 228 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i26 %add_ln1192_18, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 229 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_36 = add i26 %add_ln1192_19, -688128" [firmware/myproject.cpp:52]   --->   Operation 230 'add' 'ret_V_36' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i11 @_ssdm_op_PartSelect.i11.i26.i32.i32(i26 %ret_V_36, i32 15, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 231 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i7 %p_9 to i8" [firmware/myproject.cpp:53]   --->   Operation 232 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %p_9, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 233 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i9 %tmp_4 to i10" [firmware/myproject.cpp:53]   --->   Operation 234 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i7 %p_1 to i9" [firmware/myproject.cpp:53]   --->   Operation 235 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %p_1, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 236 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i9 %tmp_5 to i10" [firmware/myproject.cpp:53]   --->   Operation 237 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.71ns)   --->   "%add_ln1192_22 = add i10 %sext_ln1192_12, %sext_ln1118_28" [firmware/myproject.cpp:53]   --->   Operation 238 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i10 %add_ln1192_22 to i11" [firmware/myproject.cpp:53]   --->   Operation 239 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.70ns)   --->   "%add_ln1192_23 = add i8 %sext_ln1118_27, -32" [firmware/myproject.cpp:53]   --->   Operation 240 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i8 %add_ln1192_23 to i9" [firmware/myproject.cpp:53]   --->   Operation 241 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.70ns)   --->   "%add_ln1192_24 = add i9 %sext_ln1118_30, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 242 'add' 'add_ln1192_24' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i9 %add_ln1192_24 to i11" [firmware/myproject.cpp:53]   --->   Operation 243 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.72ns)   --->   "%add_ln1192_25 = add i11 %sext_ln1192_13, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 244 'add' 'add_ln1192_25' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i11 %p_Val2_1 to i12" [firmware/myproject.cpp:53]   --->   Operation 245 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.73ns)   --->   "%ret_V_38 = add nsw i12 %lhs_V_5, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 246 'add' 'ret_V_38' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%r_V_31 = mul i14 %sext_ln1118_17, %sext_ln1118_17" [firmware/myproject.cpp:53]   --->   Operation 247 'mul' 'r_V_31' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 248 [1/1] (0.00ns) (grouped into DSP with root node ret_V_39)   --->   "%sext_ln1118_31 = sext i14 %r_V_31 to i18" [firmware/myproject.cpp:53]   --->   Operation 248 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %ret_V_38, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 249 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i17 %lhs_V_6 to i18" [firmware/myproject.cpp:53]   --->   Operation 250 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = add i18 %sext_ln1118_31, %sext_ln728_4" [firmware/myproject.cpp:53]   --->   Operation 251 'add' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %p_Val2_8, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 252 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i12 %tmp_6 to i18" [firmware/myproject.cpp:53]   --->   Operation 253 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_40 = add i18 %ret_V_39, %sext_ln1192_19" [firmware/myproject.cpp:53]   --->   Operation 254 'add' 'ret_V_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 255 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_19 = add i18 %ret_V_40, -3808" [firmware/myproject.cpp:53]   --->   Operation 255 'add' 'ret_V_19' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 256 [1/4] (2.85ns)   --->   "%p_Val2_10 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 256 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i7 %p_Val2_10 to i8" [firmware/myproject.cpp:54]   --->   Operation 257 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i7 %p_Val2_7 to i8" [firmware/myproject.cpp:54]   --->   Operation 258 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.70ns)   --->   "%ret_V_43 = sub i8 %sext_ln703_7, %sext_ln703_8" [firmware/myproject.cpp:54]   --->   Operation 259 'sub' 'ret_V_43' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [2/4] (4.33ns)   --->   "%p_0 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 260 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.06>
ST_8 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1193_1)   --->   "%shl_ln1193 = shl i24 %r_V_1, 2" [firmware/myproject.cpp:50]   --->   Operation 261 'shl' 'shl_ln1193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln1193_1 = sub i24 0, %shl_ln1193" [firmware/myproject.cpp:50]   --->   Operation 262 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1193 = add i24 %r_V_1, %sub_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 263 'add' 'add_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 264 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i24 %add_ln1193, 13312" [firmware/myproject.cpp:50]   --->   Operation 264 'add' 'ret_V_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i24 %ret_V_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 265 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i14 %ret_V_3 to i36" [firmware/myproject.cpp:50]   --->   Operation 266 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i36 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 267 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 268 [1/4] (2.85ns)   --->   "%p_Val2_4 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 268 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i11 %p_Val2_2 to i12" [firmware/myproject.cpp:50]   --->   Operation 269 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i7 %p_Val2_4 to i12" [firmware/myproject.cpp:50]   --->   Operation 270 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = sub i12 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 271 'sub' 'ret_V_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 272 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i12 %ret_V_29, 125" [firmware/myproject.cpp:50]   --->   Operation 272 'add' 'add_ln1192' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i16 %r_V_3 to i29" [firmware/myproject.cpp:51]   --->   Operation 273 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i12 %add_ln1192_9 to i29" [firmware/myproject.cpp:51]   --->   Operation 274 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i29 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 275 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i11 %add_ln1192_25 to i26" [firmware/myproject.cpp:53]   --->   Operation 276 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i18 %ret_V_19 to i26" [firmware/myproject.cpp:53]   --->   Operation 277 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1192_5 = mul i26 %sext_ln1192_14, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 278 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 279 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i26 %mul_ln1192_5, -1015808" [firmware/myproject.cpp:53]   --->   Operation 279 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i11 @_ssdm_op_PartSelect.i11.i26.i32.i32(i26 %ret_V_41, i32 15, i32 25)" [firmware/myproject.cpp:53]   --->   Operation 280 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i7 %p_Val2_9 to i8" [firmware/myproject.cpp:54]   --->   Operation 281 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.70ns)   --->   "%r_V_33 = sub i8 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 282 'sub' 'r_V_33' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i7 %p_2 to i14" [firmware/myproject.cpp:54]   --->   Operation 283 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (1.27ns)   --->   "%r_V_34 = mul i14 %sext_ln1116_2, %sext_ln1116_2" [firmware/myproject.cpp:54]   --->   Operation 284 'mul' 'r_V_34' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i14 %r_V_34 to i15" [firmware/myproject.cpp:54]   --->   Operation 285 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %r_V_33, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 286 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i13 %tmp_11 to i15" [firmware/myproject.cpp:54]   --->   Operation 287 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_7)   --->   "%ret_V_21 = add i15 %sext_ln1118_33, %sext_ln700_3" [firmware/myproject.cpp:54]   --->   Operation 288 'add' 'ret_V_21' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i8 %ret_V_43 to i9" [firmware/myproject.cpp:54]   --->   Operation 289 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.70ns)   --->   "%ret_V_25 = add i9 %sext_ln703_9, 7" [firmware/myproject.cpp:54]   --->   Operation 290 'add' 'ret_V_25' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_7)   --->   "%sext_ln1192_20 = sext i15 %ret_V_21 to i24" [firmware/myproject.cpp:54]   --->   Operation 291 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i9 %ret_V_25 to i24" [firmware/myproject.cpp:54]   --->   Operation 292 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_7 = mul i24 %sext_ln1192_21, %sext_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 293 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 294 [1/4] (2.85ns)   --->   "%p_0 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 294 'call' 'p_0' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.99>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_4_V), !map !197"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_3_V), !map !203"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_2_V), !map !209"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_1_V), !map !215"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_0_V), !map !221"   --->   Operation 299 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %x_V), !map !227"   --->   Operation 300 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 301 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 302 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %y_0_V, i11* %y_1_V, i11* %y_2_V, i11* %y_3_V, i11* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 303 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 304 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i12 %add_ln1192 to i36" [firmware/myproject.cpp:50]   --->   Operation 305 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (3.07ns)   --->   "%mul_ln700_1 = mul i36 %sext_ln700_2, %mul_ln700" [firmware/myproject.cpp:50]   --->   Operation 306 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %p_Val2_5, i25 0)" [firmware/myproject.cpp:50]   --->   Operation 307 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%rhs_V = sext i32 %tmp_7 to i36" [firmware/myproject.cpp:50]   --->   Operation 308 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.92ns)   --->   "%ret_V_31 = sub i36 %mul_ln700_1, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 309 'sub' 'ret_V_31' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i11 @_ssdm_op_PartSelect.i11.i36.i32.i32(i36 %ret_V_31, i32 25, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 310 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_0_V, i11 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 311 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i29 %mul_ln1192_2 to i31" [firmware/myproject.cpp:51]   --->   Operation 312 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i7 %p_6 to i31" [firmware/myproject.cpp:51]   --->   Operation 313 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (2.87ns)   --->   "%mul_ln1192_3 = mul i31 %sext_ln1192_8, %sext_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 314 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.87ns)   --->   "%ret_V_33 = add i31 %mul_ln1192_3, -29360128" [firmware/myproject.cpp:51]   --->   Operation 315 'add' 'ret_V_33' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %ret_V_33, i32 20, i32 30)" [firmware/myproject.cpp:51]   --->   Operation 316 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_1_V, i11 %trunc_ln708_6)" [firmware/myproject.cpp:51]   --->   Operation 317 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_2_V, i11 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 318 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_3_V, i11 %trunc_ln708_10)" [firmware/myproject.cpp:53]   --->   Operation 319 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i24 %mul_ln1192_7 to i26" [firmware/myproject.cpp:54]   --->   Operation 320 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i7 %p_0 to i26" [firmware/myproject.cpp:54]   --->   Operation 321 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.49ns) (grouped into DSP with root node ret_V_44)   --->   "%mul_ln1192_8 = mul i26 %sext_ln1192_18, %sext_ln1192_22" [firmware/myproject.cpp:54]   --->   Operation 322 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 323 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_44 = add i26 %mul_ln1192_8, -917504" [firmware/myproject.cpp:54]   --->   Operation 323 'add' 'ret_V_44' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i11 @_ssdm_op_PartSelect.i11.i26.i32.i32(i26 %ret_V_44, i32 15, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 324 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_4_V, i11 %trunc_ln708_15)" [firmware/myproject.cpp:54]   --->   Operation 325 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 326 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sincos1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sincos1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000]
p_Val2_s           (partselect    ) [ 0111111100]
p_Val2_11          (partselect    ) [ 0111000000]
p_Val2_1           (partselect    ) [ 0111111100]
p_Val2_2           (partselect    ) [ 0111111110]
p_Val2_3           (partselect    ) [ 0111111100]
tmp_9              (partselect    ) [ 0110000000]
sext_ln703_2       (sext          ) [ 0000000000]
sext_ln1118_29     (sext          ) [ 0000000000]
mul_ln700_2        (mul           ) [ 0110000000]
mul_ln700_4        (mul           ) [ 0110000000]
mul_ln703          (mul           ) [ 0000000000]
ret_V_22           (add           ) [ 0110000000]
sext_ln728         (sext          ) [ 0000000000]
lhs_V_1            (bitconcatenate) [ 0000000000]
mul_ln1193         (mul           ) [ 0000000000]
ret_V_27           (add           ) [ 0000000000]
trunc_ln           (partselect    ) [ 0101000000]
sext_ln1118_2      (sext          ) [ 0101111100]
mul_ln1192_9       (mul           ) [ 0101000000]
r_V_s              (bitconcatenate) [ 0000000000]
add_ln1192_7       (add           ) [ 0000000000]
trunc_ln708_5      (partselect    ) [ 0000000000]
shl_ln1118_s       (bitconcatenate) [ 0000000000]
sext_ln1118_20     (sext          ) [ 0000000000]
shl_ln1118_7       (bitconcatenate) [ 0000000000]
sext_ln1118_21     (sext          ) [ 0000000000]
r_V_27             (add           ) [ 0000000000]
shl_ln1118_9       (bitconcatenate) [ 0000000000]
sext_ln1118_22     (sext          ) [ 0000000000]
shl_ln1118_10      (bitconcatenate) [ 0000000000]
sext_ln1118_23     (sext          ) [ 0000000000]
r_V_28             (add           ) [ 0000000000]
sext_ln703_3       (sext          ) [ 0000000000]
sext_ln703_4       (sext          ) [ 0000000000]
ret_V_35           (sub           ) [ 0000000000]
add_ln1192_15      (add           ) [ 0000000000]
sext_ln1118_24     (sext          ) [ 0000000000]
mul_ln1118         (mul           ) [ 0101000000]
mul_ln700_3        (mul           ) [ 0000000000]
shl_ln             (bitconcatenate) [ 0000000000]
add_ln700          (add           ) [ 0000000000]
mul_ln728          (mul           ) [ 0000000000]
rhs_V_5            (bitconcatenate) [ 0000000000]
ret_V_37           (add           ) [ 0000000000]
trunc_ln708_s      (partselect    ) [ 0101000000]
add_ln1192_32      (add           ) [ 0000000000]
add_ln1192_28      (add           ) [ 0000000000]
trunc_ln708_12     (partselect    ) [ 0000000000]
sext_ln1118_34     (sext          ) [ 0000000000]
mul_ln1118_4       (mul           ) [ 0101000000]
mul_ln1192_6       (mul           ) [ 0000000000]
ret_V_42           (add           ) [ 0000000000]
trunc_ln708_14     (partselect    ) [ 0101000000]
sext_ln1118        (sext          ) [ 0000000000]
mul_ln1192         (mul           ) [ 0100100000]
lhs_V_3            (bitconcatenate) [ 0000000000]
shl_ln1118_1       (bitconcatenate) [ 0000000000]
sext_ln1192_3      (sext          ) [ 0000000000]
sub_ln1192         (sub           ) [ 0000000000]
shl_ln1118_2       (bitconcatenate) [ 0000000000]
shl_ln1118_3       (bitconcatenate) [ 0000000000]
sext_ln1192_4      (sext          ) [ 0000000000]
sub_ln1192_1       (sub           ) [ 0000000000]
add_ln1192_4       (add           ) [ 0000000000]
ret_V_30           (add           ) [ 0000000000]
trunc_ln708_2      (partselect    ) [ 0000000000]
add_ln1192_8       (add           ) [ 0000000000]
rhs_V_1            (bitconcatenate) [ 0000000000]
sub_ln1192_2       (sub           ) [ 0000000000]
ret_V_32           (add           ) [ 0000000000]
trunc_ln708_4      (partselect    ) [ 0000000000]
sext_ln1118_10     (sext          ) [ 0000000000]
ret_V_34           (add           ) [ 0000000000]
trunc_ln708_7      (partselect    ) [ 0000000000]
r_V_29             (mul           ) [ 0000000000]
trunc_ln708_8      (partselect    ) [ 0100100000]
add_ln703          (add           ) [ 0000000000]
add_ln703_1        (add           ) [ 0000000000]
sext_ln1118_32     (sext          ) [ 0000000000]
r_V_32             (sub           ) [ 0000000000]
trunc_ln708_11     (partselect    ) [ 0000000000]
sext_ln708         (sext          ) [ 0000000000]
r_V_35             (mul           ) [ 0000000000]
trunc_ln708_13     (partselect    ) [ 0100100000]
sext_ln1192        (sext          ) [ 0000000000]
mul_ln1192_1       (mul           ) [ 0000000000]
lhs_V_2            (bitconcatenate) [ 0000000000]
ret_V_28           (add           ) [ 0000000000]
trunc_ln708_1      (partselect    ) [ 0100010000]
p_5                (call          ) [ 0100001100]
p_2                (call          ) [ 0100001110]
add_ln703_2        (add           ) [ 0000000000]
p_s                (call          ) [ 0100000100]
p_Val2_5           (call          ) [ 0100000111]
p_Val2_6           (call          ) [ 0100000100]
p_Val2_s_26        (call          ) [ 0100000100]
p_6                (call          ) [ 0100000111]
sext_ln1118_9      (sext          ) [ 0000000000]
shl_ln1118_6       (bitconcatenate) [ 0000000000]
sext_ln1118_12     (sext          ) [ 0000000000]
r_V_23             (sub           ) [ 0000000000]
p_7                (call          ) [ 0000000000]
sext_ln1118_13     (sext          ) [ 0000000000]
tmp_1              (bitconcatenate) [ 0000000000]
sext_ln1118_14     (sext          ) [ 0000000000]
r_V_24             (sub           ) [ 0000000000]
sext_ln1118_15     (sext          ) [ 0000000000]
add_ln1192_12      (add           ) [ 0100000100]
p_9                (call          ) [ 0100000100]
p_1                (call          ) [ 0100000100]
p_Val2_8           (call          ) [ 0100000100]
p_Val2_9           (call          ) [ 0100000110]
p_Val2_7           (call          ) [ 0100000100]
lhs_V              (sext          ) [ 0000000000]
ret_V              (add           ) [ 0000000000]
r_V                (sext          ) [ 0000000000]
r_V_1              (mul           ) [ 0100000010]
sext_ln1116        (sext          ) [ 0000000000]
r_V_20             (mul           ) [ 0000000000]
ret_V_3            (add           ) [ 0100000010]
rhs_V_6            (sext          ) [ 0000000000]
sext_ln703         (sext          ) [ 0000000000]
ret_V_8            (add           ) [ 0000000000]
sext_ln703_1       (sext          ) [ 0000000000]
ret_V_10           (add           ) [ 0000000000]
sext_ln1116_1      (sext          ) [ 0000000000]
sext_ln1118_3      (sext          ) [ 0000000000]
r_V_3              (mul           ) [ 0100000010]
sext_ln1118_4      (sext          ) [ 0000000000]
tmp_s              (bitconcatenate) [ 0000000000]
sext_ln1118_5      (sext          ) [ 0000000000]
r_V_21             (add           ) [ 0000000000]
sext_ln1118_6      (sext          ) [ 0000000000]
add_ln1192_13      (add           ) [ 0000000000]
add_ln1192_9       (add           ) [ 0100000010]
shl_ln1118_4       (bitconcatenate) [ 0000000000]
sext_ln1118_7      (sext          ) [ 0000000000]
r_V_22             (sub           ) [ 0000000000]
sext_ln1118_8      (sext          ) [ 0000000000]
shl_ln1118_5       (bitconcatenate) [ 0000000000]
sext_ln1118_11     (sext          ) [ 0000000000]
r_V_6              (add           ) [ 0000000000]
sext_ln1192_9      (sext          ) [ 0000000000]
sext_ln1192_10     (sext          ) [ 0000000000]
mul_ln1192_4       (mul           ) [ 0000000000]
lhs_V_4            (bitconcatenate) [ 0000000000]
sext_ln1192_11     (sext          ) [ 0000000000]
sub_ln1192_3       (sub           ) [ 0000000000]
shl_ln1118_8       (bitconcatenate) [ 0000000000]
sext_ln1118_16     (sext          ) [ 0000000000]
r_V_25             (add           ) [ 0000000000]
rhs_V_2            (bitconcatenate) [ 0000000000]
add_ln1192_17      (add           ) [ 0000000000]
sext_ln1118_17     (sext          ) [ 0000000000]
sext_ln1118_18     (sext          ) [ 0000000000]
tmp_2              (bitconcatenate) [ 0000000000]
sext_ln1118_19     (sext          ) [ 0000000000]
r_V_26             (add           ) [ 0000000000]
tmp                (bitconcatenate) [ 0000000000]
rhs_V_3            (sext          ) [ 0000000000]
add_ln1192_18      (add           ) [ 0000000000]
p_8                (call          ) [ 0000000000]
sext_ln1118_25     (sext          ) [ 0000000000]
tmp_3              (bitconcatenate) [ 0000000000]
sext_ln1118_26     (sext          ) [ 0000000000]
r_V_30             (add           ) [ 0000000000]
tmp_10             (bitconcatenate) [ 0000000000]
rhs_V_4            (sext          ) [ 0000000000]
add_ln1192_19      (add           ) [ 0000000000]
ret_V_36           (add           ) [ 0000000000]
trunc_ln708_9      (partselect    ) [ 0100000011]
sext_ln1118_27     (sext          ) [ 0000000000]
tmp_4              (bitconcatenate) [ 0000000000]
sext_ln1118_28     (sext          ) [ 0000000000]
sext_ln1118_30     (sext          ) [ 0000000000]
tmp_5              (bitconcatenate) [ 0000000000]
sext_ln1192_12     (sext          ) [ 0000000000]
add_ln1192_22      (add           ) [ 0000000000]
sext_ln1192_13     (sext          ) [ 0000000000]
add_ln1192_23      (add           ) [ 0000000000]
sext_ln1192_16     (sext          ) [ 0000000000]
add_ln1192_24      (add           ) [ 0000000000]
sext_ln1192_17     (sext          ) [ 0000000000]
add_ln1192_25      (add           ) [ 0100000010]
lhs_V_5            (sext          ) [ 0000000000]
ret_V_38           (add           ) [ 0000000000]
r_V_31             (mul           ) [ 0000000000]
sext_ln1118_31     (sext          ) [ 0000000000]
lhs_V_6            (bitconcatenate) [ 0000000000]
sext_ln728_4       (sext          ) [ 0000000000]
ret_V_39           (add           ) [ 0000000000]
tmp_6              (bitconcatenate) [ 0000000000]
sext_ln1192_19     (sext          ) [ 0000000000]
ret_V_40           (add           ) [ 0000000000]
ret_V_19           (add           ) [ 0100000010]
p_Val2_10          (call          ) [ 0000000000]
sext_ln703_7       (sext          ) [ 0000000000]
sext_ln703_8       (sext          ) [ 0000000000]
ret_V_43           (sub           ) [ 0100000010]
shl_ln1193         (shl           ) [ 0000000000]
sub_ln1193_1       (sub           ) [ 0000000000]
add_ln1193         (add           ) [ 0000000000]
ret_V_1            (add           ) [ 0000000000]
sext_ln700         (sext          ) [ 0000000000]
sext_ln700_1       (sext          ) [ 0000000000]
mul_ln700          (mul           ) [ 0100000001]
p_Val2_4           (call          ) [ 0000000000]
sext_ln1192_1      (sext          ) [ 0000000000]
sext_ln1192_2      (sext          ) [ 0000000000]
ret_V_29           (sub           ) [ 0000000000]
add_ln1192         (add           ) [ 0100000001]
sext_ln1192_5      (sext          ) [ 0000000000]
sext_ln1192_6      (sext          ) [ 0000000000]
mul_ln1192_2       (mul           ) [ 0100000001]
sext_ln1192_14     (sext          ) [ 0000000000]
sext_ln1192_15     (sext          ) [ 0000000000]
mul_ln1192_5       (mul           ) [ 0000000000]
ret_V_41           (add           ) [ 0000000000]
trunc_ln708_10     (partselect    ) [ 0100000001]
sext_ln1253        (sext          ) [ 0000000000]
r_V_33             (sub           ) [ 0000000000]
sext_ln1116_2      (sext          ) [ 0000000000]
r_V_34             (mul           ) [ 0000000000]
sext_ln1118_33     (sext          ) [ 0000000000]
tmp_11             (bitconcatenate) [ 0000000000]
sext_ln700_3       (sext          ) [ 0000000000]
ret_V_21           (add           ) [ 0000000000]
sext_ln703_9       (sext          ) [ 0000000000]
ret_V_25           (add           ) [ 0000000000]
sext_ln1192_20     (sext          ) [ 0000000000]
sext_ln1192_21     (sext          ) [ 0000000000]
mul_ln1192_7       (mul           ) [ 0100000001]
p_0                (call          ) [ 0100000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln32 (specinterface ) [ 0000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000]
sext_ln700_2       (sext          ) [ 0000000000]
mul_ln700_1        (mul           ) [ 0000000000]
tmp_7              (bitconcatenate) [ 0000000000]
rhs_V              (sext          ) [ 0000000000]
ret_V_31           (sub           ) [ 0000000000]
trunc_ln708_3      (partselect    ) [ 0000000000]
write_ln50         (write         ) [ 0000000000]
sext_ln1192_7      (sext          ) [ 0000000000]
sext_ln1192_8      (sext          ) [ 0000000000]
mul_ln1192_3       (mul           ) [ 0000000000]
ret_V_33           (add           ) [ 0000000000]
trunc_ln708_6      (partselect    ) [ 0000000000]
write_ln51         (write         ) [ 0000000000]
write_ln52         (write         ) [ 0000000000]
write_ln53         (write         ) [ 0000000000]
sext_ln1192_22     (sext          ) [ 0000000000]
sext_ln1192_18     (sext          ) [ 0000000000]
mul_ln1192_8       (mul           ) [ 0000000000]
ret_V_44           (add           ) [ 0000000000]
trunc_ln708_15     (partselect    ) [ 0000000000]
write_ln54         (write         ) [ 0000000000]
ret_ln56           (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sincos1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sincos1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i176P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i176.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i176.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<11, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i11.i10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i15.i10"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i11P"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1004" name="x_V_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="176" slack="0"/>
<pin id="216" dir="0" index="1" bw="176" slack="0"/>
<pin id="217" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln50_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="write_ln51_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="11" slack="0"/>
<pin id="230" dir="0" index="2" bw="11" slack="0"/>
<pin id="231" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln52_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="11" slack="0"/>
<pin id="237" dir="0" index="2" bw="11" slack="2"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="write_ln53_write_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="0" index="2" bw="11" slack="1"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln54_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="0" index="2" bw="11" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="11" slack="1"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="0" index="3" bw="6" slack="0"/>
<pin id="287" dir="1" index="4" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="11" slack="2"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="0" index="3" bw="6" slack="0"/>
<pin id="296" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="0" index="3" bw="6" slack="0"/>
<pin id="305" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_26/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="2"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="0" index="3" bw="6" slack="0"/>
<pin id="314" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="11" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="11" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="11" slack="1"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="0" index="1" bw="11" slack="1"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="1"/>
<pin id="375" dir="0" index="2" bw="5" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="11" slack="1"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="0" index="3" bw="6" slack="0"/>
<pin id="386" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_10/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="1"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="0" index="1" bw="11" slack="0"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Val2_s_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="176" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_Val2_11_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="0" index="1" bw="176" slack="0"/>
<pin id="421" dir="0" index="2" bw="7" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_Val2_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="0" index="1" bw="176" slack="0"/>
<pin id="431" dir="0" index="2" bw="9" slack="0"/>
<pin id="432" dir="0" index="3" bw="9" slack="0"/>
<pin id="433" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Val2_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="0" index="1" bw="176" slack="0"/>
<pin id="441" dir="0" index="2" bw="7" slack="0"/>
<pin id="442" dir="0" index="3" bw="7" slack="0"/>
<pin id="443" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Val2_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="176" slack="0"/>
<pin id="451" dir="0" index="2" bw="9" slack="0"/>
<pin id="452" dir="0" index="3" bw="9" slack="0"/>
<pin id="453" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="0" index="1" bw="176" slack="0"/>
<pin id="461" dir="0" index="2" bw="7" slack="0"/>
<pin id="462" dir="0" index="3" bw="7" slack="0"/>
<pin id="463" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln703_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="0"/>
<pin id="470" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln1118_29_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_29/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln728_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="lhs_V_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="0" index="1" bw="11" slack="1"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="0" index="2" bw="4" slack="0"/>
<pin id="490" dir="0" index="3" bw="5" slack="0"/>
<pin id="491" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln1118_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="1"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="r_V_s_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="10" slack="1"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln1192_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="9" slack="0"/>
<pin id="508" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln708_5_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="0" index="1" bw="16" slack="0"/>
<pin id="514" dir="0" index="2" bw="4" slack="0"/>
<pin id="515" dir="0" index="3" bw="5" slack="0"/>
<pin id="516" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="shl_ln1118_s_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="15" slack="0"/>
<pin id="524" dir="0" index="1" bw="11" slack="1"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln1118_20_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="15" slack="0"/>
<pin id="531" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="shl_ln1118_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="13" slack="0"/>
<pin id="535" dir="0" index="1" bw="11" slack="1"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sext_ln1118_21_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="13" slack="0"/>
<pin id="542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="r_V_27_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="15" slack="0"/>
<pin id="546" dir="0" index="1" bw="13" slack="0"/>
<pin id="547" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_27/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="shl_ln1118_9_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="15" slack="0"/>
<pin id="552" dir="0" index="1" bw="11" slack="1"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_9/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln1118_22_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="15" slack="0"/>
<pin id="559" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_22/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="shl_ln1118_10_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="0"/>
<pin id="563" dir="0" index="1" bw="11" slack="1"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_10/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln1118_23_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="0"/>
<pin id="570" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="r_V_28_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="15" slack="0"/>
<pin id="574" dir="0" index="1" bw="13" slack="0"/>
<pin id="575" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_28/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln703_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="0"/>
<pin id="580" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln703_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="ret_V_35_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="0"/>
<pin id="589" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln1192_15_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="17" slack="0"/>
<pin id="594" dir="0" index="1" bw="12" slack="0"/>
<pin id="595" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_15/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sext_ln1118_24_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="17" slack="0"/>
<pin id="600" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="shl_ln_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="21" slack="0"/>
<pin id="604" dir="0" index="1" bw="16" slack="1"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="rhs_V_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="21" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="ret_V_37_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="21" slack="0"/>
<pin id="618" dir="0" index="1" bw="21" slack="0"/>
<pin id="619" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln708_s_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="0" index="1" bw="21" slack="0"/>
<pin id="624" dir="0" index="2" bw="5" slack="0"/>
<pin id="625" dir="0" index="3" bw="6" slack="0"/>
<pin id="626" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln1192_32_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="0" index="1" bw="12" slack="0"/>
<pin id="634" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_32/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln1192_28_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="16" slack="0"/>
<pin id="640" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln708_12_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="0" index="2" bw="4" slack="0"/>
<pin id="647" dir="0" index="3" bw="5" slack="0"/>
<pin id="648" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln1118_34_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="1"/>
<pin id="656" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_34/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln708_14_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="11" slack="0"/>
<pin id="659" dir="0" index="1" bw="16" slack="0"/>
<pin id="660" dir="0" index="2" bw="4" slack="0"/>
<pin id="661" dir="0" index="3" bw="5" slack="0"/>
<pin id="662" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln1118_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="2"/>
<pin id="668" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="lhs_V_3_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="0" index="1" bw="11" slack="2"/>
<pin id="672" dir="0" index="2" bw="1" slack="0"/>
<pin id="673" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="shl_ln1118_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="14" slack="0"/>
<pin id="678" dir="0" index="1" bw="11" slack="2"/>
<pin id="679" dir="0" index="2" bw="1" slack="0"/>
<pin id="680" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sext_ln1192_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="14" slack="0"/>
<pin id="685" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sub_ln1192_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="14" slack="0"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="shl_ln1118_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="0" index="1" bw="11" slack="2"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="shl_ln1118_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="14" slack="0"/>
<pin id="702" dir="0" index="1" bw="11" slack="2"/>
<pin id="703" dir="0" index="2" bw="1" slack="0"/>
<pin id="704" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln1192_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="14" slack="0"/>
<pin id="709" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sub_ln1192_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="0"/>
<pin id="713" dir="0" index="1" bw="14" slack="0"/>
<pin id="714" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln1192_4_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="0"/>
<pin id="719" dir="0" index="1" bw="16" slack="0"/>
<pin id="720" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="ret_V_30_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="0"/>
<pin id="725" dir="0" index="1" bw="11" slack="0"/>
<pin id="726" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trunc_ln708_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="11" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="0"/>
<pin id="732" dir="0" index="2" bw="4" slack="0"/>
<pin id="733" dir="0" index="3" bw="5" slack="0"/>
<pin id="734" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln1192_8_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="1"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="rhs_V_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="0"/>
<pin id="747" dir="0" index="1" bw="11" slack="2"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sub_ln1192_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="0" index="1" bw="16" slack="0"/>
<pin id="755" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="ret_V_32_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="0"/>
<pin id="760" dir="0" index="1" bw="12" slack="0"/>
<pin id="761" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln708_4_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="11" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="0"/>
<pin id="767" dir="0" index="2" bw="4" slack="0"/>
<pin id="768" dir="0" index="3" bw="5" slack="0"/>
<pin id="769" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln1118_10_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="11" slack="2"/>
<pin id="777" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="ret_V_34_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="1"/>
<pin id="780" dir="0" index="1" bw="12" slack="0"/>
<pin id="781" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln708_7_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="11" slack="0"/>
<pin id="785" dir="0" index="1" bw="16" slack="0"/>
<pin id="786" dir="0" index="2" bw="4" slack="0"/>
<pin id="787" dir="0" index="3" bw="5" slack="0"/>
<pin id="788" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="r_V_29_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="31" slack="1"/>
<pin id="796" dir="0" index="1" bw="8" slack="0"/>
<pin id="797" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="trunc_ln708_8_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="0"/>
<pin id="801" dir="0" index="1" bw="31" slack="0"/>
<pin id="802" dir="0" index="2" bw="6" slack="0"/>
<pin id="803" dir="0" index="3" bw="6" slack="0"/>
<pin id="804" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="add_ln703_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="11" slack="2"/>
<pin id="811" dir="0" index="1" bw="6" slack="0"/>
<pin id="812" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln703_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="11" slack="2"/>
<pin id="817" dir="0" index="1" bw="11" slack="2"/>
<pin id="818" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln1118_32_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="14" slack="0"/>
<pin id="822" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_32/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="r_V_32_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="14" slack="0"/>
<pin id="826" dir="0" index="1" bw="11" slack="0"/>
<pin id="827" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_32/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="trunc_ln708_11_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="0"/>
<pin id="832" dir="0" index="1" bw="15" slack="0"/>
<pin id="833" dir="0" index="2" bw="4" slack="0"/>
<pin id="834" dir="0" index="3" bw="5" slack="0"/>
<pin id="835" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sext_ln708_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="0"/>
<pin id="842" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/3 "/>
</bind>
</comp>

<comp id="845" class="1004" name="r_V_35_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="31" slack="1"/>
<pin id="847" dir="0" index="1" bw="9" slack="0"/>
<pin id="848" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln708_13_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="11" slack="0"/>
<pin id="852" dir="0" index="1" bw="31" slack="0"/>
<pin id="853" dir="0" index="2" bw="6" slack="0"/>
<pin id="854" dir="0" index="3" bw="6" slack="0"/>
<pin id="855" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/3 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln1192_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="11" slack="3"/>
<pin id="862" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="lhs_V_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="21" slack="0"/>
<pin id="865" dir="0" index="1" bw="11" slack="3"/>
<pin id="866" dir="0" index="2" bw="1" slack="0"/>
<pin id="867" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="trunc_ln708_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="11" slack="0"/>
<pin id="872" dir="0" index="1" bw="21" slack="0"/>
<pin id="873" dir="0" index="2" bw="5" slack="0"/>
<pin id="874" dir="0" index="3" bw="6" slack="0"/>
<pin id="875" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/4 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln703_2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="11" slack="4"/>
<pin id="881" dir="0" index="1" bw="7" slack="0"/>
<pin id="882" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sext_ln1118_9_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="11" slack="5"/>
<pin id="887" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="shl_ln1118_6_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="13" slack="0"/>
<pin id="890" dir="0" index="1" bw="11" slack="5"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln1118_12_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="13" slack="0"/>
<pin id="897" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="r_V_23_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="13" slack="0"/>
<pin id="901" dir="0" index="1" bw="11" slack="0"/>
<pin id="902" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_23/6 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sext_ln1118_13_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="7" slack="0"/>
<pin id="907" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="9" slack="0"/>
<pin id="911" dir="0" index="1" bw="7" slack="0"/>
<pin id="912" dir="0" index="2" bw="1" slack="0"/>
<pin id="913" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sext_ln1118_14_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="9" slack="0"/>
<pin id="919" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="r_V_24_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="9" slack="0"/>
<pin id="923" dir="0" index="1" bw="7" slack="0"/>
<pin id="924" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_24/6 "/>
</bind>
</comp>

<comp id="927" class="1004" name="sext_ln1118_15_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="10" slack="0"/>
<pin id="929" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln1192_12_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="14" slack="0"/>
<pin id="933" dir="0" index="1" bw="10" slack="0"/>
<pin id="934" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="lhs_V_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="11" slack="6"/>
<pin id="939" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln1116_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="7" slack="1"/>
<pin id="942" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="943" class="1004" name="rhs_V_6_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="11" slack="6"/>
<pin id="945" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/7 "/>
</bind>
</comp>

<comp id="946" class="1004" name="sext_ln703_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="7" slack="1"/>
<pin id="948" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/7 "/>
</bind>
</comp>

<comp id="949" class="1004" name="sext_ln703_1_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="7" slack="1"/>
<pin id="951" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/7 "/>
</bind>
</comp>

<comp id="952" class="1004" name="ret_V_10_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="7" slack="0"/>
<pin id="954" dir="0" index="1" bw="6" slack="0"/>
<pin id="955" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/7 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sext_ln1118_3_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="0"/>
<pin id="960" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/7 "/>
</bind>
</comp>

<comp id="962" class="1004" name="sext_ln1118_4_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="7" slack="2"/>
<pin id="964" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/7 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_s_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="0"/>
<pin id="967" dir="0" index="1" bw="7" slack="2"/>
<pin id="968" dir="0" index="2" bw="1" slack="0"/>
<pin id="969" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sext_ln1118_5_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="0"/>
<pin id="974" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/7 "/>
</bind>
</comp>

<comp id="976" class="1004" name="r_V_21_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="7" slack="0"/>
<pin id="978" dir="0" index="1" bw="10" slack="0"/>
<pin id="979" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_21/7 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln1118_6_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="11" slack="0"/>
<pin id="984" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/7 "/>
</bind>
</comp>

<comp id="986" class="1004" name="add_ln1192_13_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="11" slack="0"/>
<pin id="988" dir="0" index="1" bw="8" slack="0"/>
<pin id="989" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_13/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="add_ln1192_9_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="11" slack="0"/>
<pin id="994" dir="0" index="1" bw="12" slack="0"/>
<pin id="995" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_9/7 "/>
</bind>
</comp>

<comp id="998" class="1004" name="shl_ln1118_4_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="14" slack="0"/>
<pin id="1000" dir="0" index="1" bw="11" slack="6"/>
<pin id="1001" dir="0" index="2" bw="1" slack="0"/>
<pin id="1002" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/7 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="sext_ln1118_7_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="14" slack="0"/>
<pin id="1007" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/7 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="r_V_22_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="14" slack="0"/>
<pin id="1012" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_22/7 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln1118_8_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="11" slack="6"/>
<pin id="1017" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/7 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="shl_ln1118_5_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="15" slack="0"/>
<pin id="1020" dir="0" index="1" bw="11" slack="6"/>
<pin id="1021" dir="0" index="2" bw="1" slack="0"/>
<pin id="1022" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/7 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sext_ln1118_11_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="15" slack="0"/>
<pin id="1027" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln1192_10_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="14" slack="1"/>
<pin id="1031" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/7 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="lhs_V_4_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="25" slack="0"/>
<pin id="1034" dir="0" index="1" bw="15" slack="0"/>
<pin id="1035" dir="0" index="2" bw="1" slack="0"/>
<pin id="1036" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/7 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="sext_ln1192_11_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="25" slack="0"/>
<pin id="1042" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/7 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="shl_ln1118_8_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="15" slack="0"/>
<pin id="1046" dir="0" index="1" bw="11" slack="6"/>
<pin id="1047" dir="0" index="2" bw="1" slack="0"/>
<pin id="1048" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/7 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="sext_ln1118_16_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="15" slack="0"/>
<pin id="1053" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/7 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="r_V_25_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="11" slack="5"/>
<pin id="1057" dir="0" index="1" bw="15" slack="0"/>
<pin id="1058" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_25/7 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="rhs_V_2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="26" slack="0"/>
<pin id="1062" dir="0" index="1" bw="16" slack="0"/>
<pin id="1063" dir="0" index="2" bw="1" slack="0"/>
<pin id="1064" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/7 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="add_ln1192_17_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="26" slack="0"/>
<pin id="1070" dir="0" index="1" bw="26" slack="0"/>
<pin id="1071" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/7 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sext_ln1118_17_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="7" slack="1"/>
<pin id="1075" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/7 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="sext_ln1118_18_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="7" slack="1"/>
<pin id="1078" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/7 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_2_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="11" slack="0"/>
<pin id="1081" dir="0" index="1" bw="7" slack="1"/>
<pin id="1082" dir="0" index="2" bw="1" slack="0"/>
<pin id="1083" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sext_ln1118_19_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="11" slack="0"/>
<pin id="1088" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/7 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="r_V_26_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="7" slack="0"/>
<pin id="1092" dir="0" index="1" bw="11" slack="0"/>
<pin id="1093" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_26/7 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="22" slack="0"/>
<pin id="1098" dir="0" index="1" bw="12" slack="0"/>
<pin id="1099" dir="0" index="2" bw="1" slack="0"/>
<pin id="1100" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="rhs_V_3_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="22" slack="0"/>
<pin id="1106" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/7 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="add_ln1192_18_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="26" slack="0"/>
<pin id="1110" dir="0" index="1" bw="22" slack="0"/>
<pin id="1111" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/7 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="sext_ln1118_25_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="7" slack="0"/>
<pin id="1116" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_25/7 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_3_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="11" slack="0"/>
<pin id="1120" dir="0" index="1" bw="7" slack="0"/>
<pin id="1121" dir="0" index="2" bw="1" slack="0"/>
<pin id="1122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="sext_ln1118_26_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="11" slack="0"/>
<pin id="1128" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_26/7 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="r_V_30_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="7" slack="0"/>
<pin id="1132" dir="0" index="1" bw="11" slack="0"/>
<pin id="1133" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_30/7 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_10_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="22" slack="0"/>
<pin id="1138" dir="0" index="1" bw="12" slack="0"/>
<pin id="1139" dir="0" index="2" bw="1" slack="0"/>
<pin id="1140" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="rhs_V_4_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="22" slack="0"/>
<pin id="1146" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/7 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="add_ln1192_19_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="26" slack="0"/>
<pin id="1150" dir="0" index="1" bw="22" slack="0"/>
<pin id="1151" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/7 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="ret_V_36_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="26" slack="0"/>
<pin id="1156" dir="0" index="1" bw="21" slack="0"/>
<pin id="1157" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/7 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="trunc_ln708_9_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="11" slack="0"/>
<pin id="1162" dir="0" index="1" bw="26" slack="0"/>
<pin id="1163" dir="0" index="2" bw="5" slack="0"/>
<pin id="1164" dir="0" index="3" bw="6" slack="0"/>
<pin id="1165" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/7 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="sext_ln1118_27_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="7" slack="1"/>
<pin id="1172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_27/7 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_4_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="9" slack="0"/>
<pin id="1175" dir="0" index="1" bw="7" slack="1"/>
<pin id="1176" dir="0" index="2" bw="1" slack="0"/>
<pin id="1177" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="sext_ln1118_28_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="9" slack="0"/>
<pin id="1182" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_28/7 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="sext_ln1118_30_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="7" slack="1"/>
<pin id="1186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_30/7 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="tmp_5_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="9" slack="0"/>
<pin id="1189" dir="0" index="1" bw="7" slack="1"/>
<pin id="1190" dir="0" index="2" bw="1" slack="0"/>
<pin id="1191" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sext_ln1192_12_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="9" slack="0"/>
<pin id="1196" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/7 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="add_ln1192_22_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="9" slack="0"/>
<pin id="1200" dir="0" index="1" bw="9" slack="0"/>
<pin id="1201" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_22/7 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="sext_ln1192_13_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="10" slack="0"/>
<pin id="1206" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/7 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="add_ln1192_23_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="7" slack="0"/>
<pin id="1210" dir="0" index="1" bw="6" slack="0"/>
<pin id="1211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_23/7 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="sext_ln1192_16_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="8" slack="0"/>
<pin id="1216" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/7 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="add_ln1192_24_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="7" slack="0"/>
<pin id="1220" dir="0" index="1" bw="8" slack="0"/>
<pin id="1221" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_24/7 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="sext_ln1192_17_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="9" slack="0"/>
<pin id="1226" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/7 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="add_ln1192_25_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="10" slack="0"/>
<pin id="1230" dir="0" index="1" bw="9" slack="0"/>
<pin id="1231" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_25/7 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="lhs_V_5_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="11" slack="6"/>
<pin id="1236" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/7 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="ret_V_38_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="11" slack="0"/>
<pin id="1239" dir="0" index="1" bw="11" slack="0"/>
<pin id="1240" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/7 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="lhs_V_6_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="17" slack="0"/>
<pin id="1245" dir="0" index="1" bw="12" slack="0"/>
<pin id="1246" dir="0" index="2" bw="1" slack="0"/>
<pin id="1247" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/7 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="sext_ln728_4_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="17" slack="0"/>
<pin id="1253" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/7 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="tmp_6_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="12" slack="0"/>
<pin id="1257" dir="0" index="1" bw="7" slack="1"/>
<pin id="1258" dir="0" index="2" bw="1" slack="0"/>
<pin id="1259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="sext_ln1192_19_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="12" slack="0"/>
<pin id="1264" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/7 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="ret_V_40_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="18" slack="0"/>
<pin id="1268" dir="0" index="1" bw="12" slack="0"/>
<pin id="1269" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/7 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="ret_V_19_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="18" slack="0"/>
<pin id="1273" dir="0" index="1" bw="13" slack="0"/>
<pin id="1274" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/7 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="sext_ln703_7_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="7" slack="0"/>
<pin id="1279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/7 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="sext_ln703_8_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="7" slack="1"/>
<pin id="1283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/7 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="ret_V_43_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="7" slack="0"/>
<pin id="1286" dir="0" index="1" bw="7" slack="0"/>
<pin id="1287" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_43/7 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="shl_ln1193_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="24" slack="1"/>
<pin id="1292" dir="0" index="1" bw="3" slack="0"/>
<pin id="1293" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1193/8 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="sub_ln1193_1_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="0"/>
<pin id="1297" dir="0" index="1" bw="24" slack="0"/>
<pin id="1298" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/8 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="add_ln1193_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="24" slack="1"/>
<pin id="1303" dir="0" index="1" bw="24" slack="0"/>
<pin id="1304" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1193/8 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="ret_V_1_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="24" slack="0"/>
<pin id="1308" dir="0" index="1" bw="15" slack="0"/>
<pin id="1309" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/8 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="sext_ln700_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="24" slack="0"/>
<pin id="1314" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/8 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="sext_ln700_1_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="14" slack="1"/>
<pin id="1318" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/8 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="sext_ln1192_1_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="11" slack="7"/>
<pin id="1321" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/8 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="sext_ln1192_2_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="7" slack="0"/>
<pin id="1324" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/8 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="ret_V_29_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="7" slack="0"/>
<pin id="1328" dir="0" index="1" bw="11" slack="0"/>
<pin id="1329" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_29/8 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="add_ln1192_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="12" slack="0"/>
<pin id="1334" dir="0" index="1" bw="8" slack="0"/>
<pin id="1335" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/8 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="sext_ln1192_5_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="1"/>
<pin id="1340" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/8 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="sext_ln1192_6_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="12" slack="1"/>
<pin id="1343" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/8 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="sext_ln1192_14_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="11" slack="1"/>
<pin id="1346" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/8 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="sext_ln1192_15_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="18" slack="1"/>
<pin id="1349" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/8 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="trunc_ln708_10_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="11" slack="0"/>
<pin id="1352" dir="0" index="1" bw="26" slack="0"/>
<pin id="1353" dir="0" index="2" bw="5" slack="0"/>
<pin id="1354" dir="0" index="3" bw="6" slack="0"/>
<pin id="1355" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/8 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="sext_ln1253_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="7" slack="2"/>
<pin id="1361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/8 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="r_V_33_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="0"/>
<pin id="1364" dir="0" index="1" bw="7" slack="0"/>
<pin id="1365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_33/8 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="sext_ln1116_2_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="7" slack="3"/>
<pin id="1370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/8 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="r_V_34_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="7" slack="0"/>
<pin id="1373" dir="0" index="1" bw="7" slack="0"/>
<pin id="1374" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_34/8 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="sext_ln1118_33_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="14" slack="0"/>
<pin id="1379" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_33/8 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="tmp_11_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="13" slack="0"/>
<pin id="1383" dir="0" index="1" bw="8" slack="0"/>
<pin id="1384" dir="0" index="2" bw="1" slack="0"/>
<pin id="1385" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="sext_ln700_3_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="13" slack="0"/>
<pin id="1391" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/8 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="sext_ln703_9_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="8" slack="1"/>
<pin id="1395" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_9/8 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="ret_V_25_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="8" slack="0"/>
<pin id="1398" dir="0" index="1" bw="4" slack="0"/>
<pin id="1399" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/8 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="sext_ln1192_21_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="9" slack="0"/>
<pin id="1404" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_21/8 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="sext_ln700_2_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="12" slack="1"/>
<pin id="1408" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/9 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="mul_ln700_1_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="12" slack="0"/>
<pin id="1411" dir="0" index="1" bw="36" slack="1"/>
<pin id="1412" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/9 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="tmp_7_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="32" slack="0"/>
<pin id="1416" dir="0" index="1" bw="7" slack="3"/>
<pin id="1417" dir="0" index="2" bw="1" slack="0"/>
<pin id="1418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="rhs_V_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="32" slack="0"/>
<pin id="1423" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/9 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="ret_V_31_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="36" slack="0"/>
<pin id="1427" dir="0" index="1" bw="32" slack="0"/>
<pin id="1428" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_31/9 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="trunc_ln708_3_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="11" slack="0"/>
<pin id="1433" dir="0" index="1" bw="36" slack="0"/>
<pin id="1434" dir="0" index="2" bw="6" slack="0"/>
<pin id="1435" dir="0" index="3" bw="7" slack="0"/>
<pin id="1436" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/9 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="sext_ln1192_7_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="28" slack="1"/>
<pin id="1444" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/9 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="sext_ln1192_8_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="7" slack="3"/>
<pin id="1447" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/9 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="mul_ln1192_3_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="7" slack="0"/>
<pin id="1450" dir="0" index="1" bw="28" slack="0"/>
<pin id="1451" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/9 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="ret_V_33_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="31" slack="0"/>
<pin id="1456" dir="0" index="1" bw="26" slack="0"/>
<pin id="1457" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/9 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="trunc_ln708_6_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="11" slack="0"/>
<pin id="1462" dir="0" index="1" bw="31" slack="0"/>
<pin id="1463" dir="0" index="2" bw="6" slack="0"/>
<pin id="1464" dir="0" index="3" bw="6" slack="0"/>
<pin id="1465" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/9 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="sext_ln1192_22_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="24" slack="1"/>
<pin id="1473" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_22/9 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="sext_ln1192_18_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="7" slack="1"/>
<pin id="1476" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/9 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="trunc_ln708_15_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="11" slack="0"/>
<pin id="1479" dir="0" index="1" bw="26" slack="0"/>
<pin id="1480" dir="0" index="2" bw="5" slack="0"/>
<pin id="1481" dir="0" index="3" bw="6" slack="0"/>
<pin id="1482" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_15/9 "/>
</bind>
</comp>

<comp id="1487" class="1007" name="mul_ln700_2_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="11" slack="0"/>
<pin id="1489" dir="0" index="1" bw="11" slack="0"/>
<pin id="1490" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/1 "/>
</bind>
</comp>

<comp id="1493" class="1007" name="mul_ln700_4_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="11" slack="0"/>
<pin id="1495" dir="0" index="1" bw="16" slack="0"/>
<pin id="1496" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_4/1 "/>
</bind>
</comp>

<comp id="1499" class="1007" name="grp_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="11" slack="0"/>
<pin id="1501" dir="0" index="1" bw="16" slack="0"/>
<pin id="1502" dir="0" index="2" bw="16" slack="0"/>
<pin id="1503" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/1 ret_V_22/1 "/>
</bind>
</comp>

<comp id="1507" class="1007" name="grp_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="11" slack="0"/>
<pin id="1509" dir="0" index="1" bw="16" slack="0"/>
<pin id="1510" dir="0" index="2" bw="16" slack="0"/>
<pin id="1511" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/2 ret_V_27/2 "/>
</bind>
</comp>

<comp id="1516" class="1007" name="mul_ln1192_9_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="11" slack="0"/>
<pin id="1518" dir="0" index="1" bw="11" slack="0"/>
<pin id="1519" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/2 "/>
</bind>
</comp>

<comp id="1522" class="1007" name="mul_ln1118_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="17" slack="0"/>
<pin id="1524" dir="0" index="1" bw="17" slack="0"/>
<pin id="1525" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="1528" class="1007" name="grp_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="21" slack="1"/>
<pin id="1530" dir="0" index="1" bw="21" slack="0"/>
<pin id="1531" dir="0" index="2" bw="21" slack="0"/>
<pin id="1532" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_3/2 add_ln700/2 "/>
</bind>
</comp>

<comp id="1536" class="1007" name="mul_ln728_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="11" slack="0"/>
<pin id="1538" dir="0" index="1" bw="16" slack="0"/>
<pin id="1539" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/2 "/>
</bind>
</comp>

<comp id="1543" class="1007" name="mul_ln1118_4_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="16" slack="0"/>
<pin id="1545" dir="0" index="1" bw="16" slack="0"/>
<pin id="1546" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/2 "/>
</bind>
</comp>

<comp id="1549" class="1007" name="grp_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="11" slack="0"/>
<pin id="1551" dir="0" index="1" bw="11" slack="0"/>
<pin id="1552" dir="0" index="2" bw="16" slack="0"/>
<pin id="1553" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/2 ret_V_42/2 "/>
</bind>
</comp>

<comp id="1558" class="1007" name="mul_ln1192_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="11" slack="0"/>
<pin id="1560" dir="0" index="1" bw="11" slack="0"/>
<pin id="1561" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/3 "/>
</bind>
</comp>

<comp id="1564" class="1007" name="grp_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="11" slack="0"/>
<pin id="1566" dir="0" index="1" bw="21" slack="1"/>
<pin id="1567" dir="0" index="2" bw="21" slack="0"/>
<pin id="1568" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/4 ret_V_28/4 "/>
</bind>
</comp>

<comp id="1572" class="1007" name="grp_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="11" slack="0"/>
<pin id="1574" dir="0" index="1" bw="12" slack="0"/>
<pin id="1575" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/7 r_V/7 r_V_1/7 "/>
</bind>
</comp>

<comp id="1578" class="1007" name="grp_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="7" slack="0"/>
<pin id="1580" dir="0" index="1" bw="7" slack="0"/>
<pin id="1581" dir="0" index="2" bw="14" slack="0"/>
<pin id="1582" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_20/7 ret_V_3/7 "/>
</bind>
</comp>

<comp id="1586" class="1007" name="grp_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="7" slack="0"/>
<pin id="1588" dir="0" index="1" bw="8" slack="0"/>
<pin id="1589" dir="0" index="2" bw="8" slack="0"/>
<pin id="1590" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_8/7 sext_ln1116_1/7 r_V_3/7 "/>
</bind>
</comp>

<comp id="1594" class="1007" name="grp_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="11" slack="0"/>
<pin id="1596" dir="0" index="1" bw="15" slack="0"/>
<pin id="1597" dir="0" index="2" bw="14" slack="0"/>
<pin id="1598" dir="0" index="3" bw="25" slack="0"/>
<pin id="1599" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="r_V_6/7 sext_ln1192_9/7 mul_ln1192_4/7 sub_ln1192_3/7 "/>
</bind>
</comp>

<comp id="1605" class="1007" name="grp_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="7" slack="0"/>
<pin id="1607" dir="0" index="1" bw="7" slack="0"/>
<pin id="1608" dir="0" index="2" bw="17" slack="0"/>
<pin id="1609" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_31/7 sext_ln1118_31/7 ret_V_39/7 "/>
</bind>
</comp>

<comp id="1614" class="1007" name="mul_ln700_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="14" slack="0"/>
<pin id="1616" dir="0" index="1" bw="24" slack="0"/>
<pin id="1617" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/8 "/>
</bind>
</comp>

<comp id="1620" class="1007" name="mul_ln1192_2_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="12" slack="0"/>
<pin id="1622" dir="0" index="1" bw="16" slack="0"/>
<pin id="1623" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/8 "/>
</bind>
</comp>

<comp id="1626" class="1007" name="grp_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="11" slack="0"/>
<pin id="1628" dir="0" index="1" bw="18" slack="0"/>
<pin id="1629" dir="0" index="2" bw="26" slack="0"/>
<pin id="1630" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/8 ret_V_41/8 "/>
</bind>
</comp>

<comp id="1635" class="1007" name="grp_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="14" slack="0"/>
<pin id="1637" dir="0" index="1" bw="13" slack="0"/>
<pin id="1638" dir="0" index="2" bw="9" slack="0"/>
<pin id="1639" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_21/8 sext_ln1192_20/8 mul_ln1192_7/8 "/>
</bind>
</comp>

<comp id="1643" class="1007" name="grp_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="7" slack="0"/>
<pin id="1645" dir="0" index="1" bw="24" slack="0"/>
<pin id="1646" dir="0" index="2" bw="26" slack="0"/>
<pin id="1647" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/9 ret_V_44/9 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="p_Val2_s_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="11" slack="1"/>
<pin id="1654" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1663" class="1005" name="p_Val2_11_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="11" slack="1"/>
<pin id="1665" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="p_Val2_1_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="11" slack="1"/>
<pin id="1675" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="p_Val2_2_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="11" slack="2"/>
<pin id="1686" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="p_Val2_3_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="11" slack="2"/>
<pin id="1692" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="tmp_9_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="10" slack="1"/>
<pin id="1706" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="mul_ln700_2_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="21" slack="1"/>
<pin id="1711" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="mul_ln700_4_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="16" slack="1"/>
<pin id="1716" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_4 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="ret_V_22_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="16" slack="1"/>
<pin id="1721" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="trunc_ln_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="11" slack="1"/>
<pin id="1726" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1729" class="1005" name="sext_ln1118_2_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="16" slack="5"/>
<pin id="1731" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="mul_ln1192_9_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="16" slack="1"/>
<pin id="1736" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="mul_ln1118_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="31" slack="1"/>
<pin id="1742" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="trunc_ln708_s_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="11" slack="1"/>
<pin id="1747" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1750" class="1005" name="mul_ln1118_4_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="31" slack="1"/>
<pin id="1752" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="trunc_ln708_14_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="11" slack="1"/>
<pin id="1757" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_14 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="mul_ln1192_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="21" slack="1"/>
<pin id="1762" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="trunc_ln708_8_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="11" slack="1"/>
<pin id="1767" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="trunc_ln708_13_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="11" slack="1"/>
<pin id="1772" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="trunc_ln708_1_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="11" slack="1"/>
<pin id="1777" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="p_5_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="7" slack="2"/>
<pin id="1782" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="p_2_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="7" slack="3"/>
<pin id="1788" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="p_s_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="7" slack="1"/>
<pin id="1793" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1796" class="1005" name="p_Val2_5_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="7" slack="3"/>
<pin id="1798" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="p_Val2_6_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="7" slack="1"/>
<pin id="1803" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="p_Val2_s_26_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="7" slack="1"/>
<pin id="1808" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_26 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="p_6_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="7" slack="1"/>
<pin id="1813" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="add_ln1192_12_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="14" slack="1"/>
<pin id="1821" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_12 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="p_9_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="7" slack="1"/>
<pin id="1826" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="p_1_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="7" slack="1"/>
<pin id="1832" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="p_Val2_8_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="7" slack="1"/>
<pin id="1838" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="p_Val2_9_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="7" slack="2"/>
<pin id="1843" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1846" class="1005" name="p_Val2_7_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="7" slack="1"/>
<pin id="1848" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="r_V_1_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="24" slack="1"/>
<pin id="1853" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="ret_V_3_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="14" slack="1"/>
<pin id="1859" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="r_V_3_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="16" slack="1"/>
<pin id="1864" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="add_ln1192_9_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="12" slack="1"/>
<pin id="1869" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_9 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="trunc_ln708_9_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="11" slack="2"/>
<pin id="1874" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="add_ln1192_25_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="11" slack="1"/>
<pin id="1879" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_25 "/>
</bind>
</comp>

<comp id="1882" class="1005" name="ret_V_19_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="18" slack="1"/>
<pin id="1884" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_19 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="ret_V_43_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="8" slack="1"/>
<pin id="1889" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_43 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="mul_ln700_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="36" slack="1"/>
<pin id="1894" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="add_ln1192_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="12" slack="1"/>
<pin id="1899" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="mul_ln1192_2_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="29" slack="1"/>
<pin id="1904" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="trunc_ln708_10_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="11" slack="1"/>
<pin id="1909" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1912" class="1005" name="mul_ln1192_7_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="24" slack="1"/>
<pin id="1914" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1917" class="1005" name="p_0_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="7" slack="1"/>
<pin id="1919" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="218"><net_src comp="16" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="208" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="208" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="208" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="208" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="208" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="261"><net_src comp="68" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="306"><net_src comp="68" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="12" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="12" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="12" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="360"><net_src comp="68" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="14" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="12" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="12" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="14" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="12" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="14" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="12" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="407"><net_src comp="14" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="414"><net_src comp="18" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="214" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="20" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="22" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="424"><net_src comp="18" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="214" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="24" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="26" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="434"><net_src comp="18" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="214" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="30" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="214" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="32" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="34" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="454"><net_src comp="18" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="214" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="36" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="214" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="24" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="471"><net_src comp="428" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="428" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="484"><net_src comp="50" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="52" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="492"><net_src comp="56" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="58" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="60" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="503"><net_src comp="62" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="64" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="66" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="517"><net_src comp="56" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="58" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="60" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="521"><net_src comp="511" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="527"><net_src comp="70" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="72" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="532"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="74" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="76" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="543"><net_src comp="533" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="529" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="70" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="72" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="560"><net_src comp="550" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="74" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="571"><net_src comp="561" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="557" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="544" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="572" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="578" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="78" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="82" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="52" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="82" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="52" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="86" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="616" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="88" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="90" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="635"><net_src comp="498" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="92" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="479" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="649"><net_src comp="56" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="637" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="58" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="60" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="653"><net_src comp="643" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="663"><net_src comp="56" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="58" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="665"><net_src comp="60" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="674"><net_src comp="50" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="52" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="681"><net_src comp="96" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="98" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="686"><net_src comp="676" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="683" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="669" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="50" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="52" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="705"><net_src comp="96" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="98" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="710"><net_src comp="700" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="693" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="707" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="687" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="100" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="735"><net_src comp="56" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="723" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="58" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="738"><net_src comp="60" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="739"><net_src comp="729" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="744"><net_src comp="669" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="50" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="52" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="756"><net_src comp="740" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="745" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="102" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="770"><net_src comp="56" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="58" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="60" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="774"><net_src comp="764" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="782"><net_src comp="104" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="789"><net_src comp="56" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="778" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="58" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="60" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="793"><net_src comp="783" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="798"><net_src comp="106" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="108" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="794" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="90" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="110" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="813"><net_src comp="112" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="814"><net_src comp="809" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="819"><net_src comp="815" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="823"><net_src comp="676" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="775" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="836"><net_src comp="114" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="838"><net_src comp="58" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="839"><net_src comp="116" pin="0"/><net_sink comp="830" pin=3"/></net>

<net id="843"><net_src comp="830" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="849"><net_src comp="118" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="108" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="845" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="90" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="110" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="868"><net_src comp="120" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="122" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="876"><net_src comp="86" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="88" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="878"><net_src comp="90" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="883"><net_src comp="124" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="884"><net_src comp="879" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="893"><net_src comp="74" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="76" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="898"><net_src comp="888" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="895" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="885" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="318" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="126" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="318" pin="4"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="76" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="920"><net_src comp="909" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="905" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="921" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="899" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="927" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="956"><net_src comp="949" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="134" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="952" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="970"><net_src comp="136" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="98" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="975"><net_src comp="965" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="980"><net_src comp="962" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="972" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="976" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="943" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="138" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="982" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="986" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="96" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="98" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1008"><net_src comp="998" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="140" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="1005" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1023"><net_src comp="70" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="72" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1028"><net_src comp="1018" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1037"><net_src comp="142" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="1009" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="122" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1043"><net_src comp="1032" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="70" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="72" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1054"><net_src comp="1044" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1059"><net_src comp="1051" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="144" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="1055" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="122" pin="0"/><net_sink comp="1060" pin=2"/></net>

<net id="1072"><net_src comp="1060" pin="3"/><net_sink comp="1068" pin=1"/></net>

<net id="1084"><net_src comp="146" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="72" pin="0"/><net_sink comp="1079" pin=2"/></net>

<net id="1089"><net_src comp="1079" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="1076" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1101"><net_src comp="148" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="122" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1107"><net_src comp="1096" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1112"><net_src comp="1068" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1104" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1117"><net_src comp="372" pin="4"/><net_sink comp="1114" pin=0"/></net>

<net id="1123"><net_src comp="146" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="372" pin="4"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="72" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1129"><net_src comp="1118" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="1114" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1141"><net_src comp="148" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1142"><net_src comp="1130" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1143"><net_src comp="122" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1147"><net_src comp="1136" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1152"><net_src comp="1108" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="1144" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1158"><net_src comp="1148" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="150" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1166"><net_src comp="152" pin="0"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="1154" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1168"><net_src comp="60" pin="0"/><net_sink comp="1160" pin=2"/></net>

<net id="1169"><net_src comp="154" pin="0"/><net_sink comp="1160" pin=3"/></net>

<net id="1178"><net_src comp="126" pin="0"/><net_sink comp="1173" pin=0"/></net>

<net id="1179"><net_src comp="76" pin="0"/><net_sink comp="1173" pin=2"/></net>

<net id="1183"><net_src comp="1173" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1192"><net_src comp="126" pin="0"/><net_sink comp="1187" pin=0"/></net>

<net id="1193"><net_src comp="76" pin="0"/><net_sink comp="1187" pin=2"/></net>

<net id="1197"><net_src comp="1187" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1202"><net_src comp="1194" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1180" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1207"><net_src comp="1198" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1212"><net_src comp="1170" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="156" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1217"><net_src comp="1208" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1222"><net_src comp="1184" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1214" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1227"><net_src comp="1218" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1232"><net_src comp="1204" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1233"><net_src comp="1224" pin="1"/><net_sink comp="1228" pin=1"/></net>

<net id="1241"><net_src comp="1234" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="943" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1248"><net_src comp="158" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="1237" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="52" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1254"><net_src comp="1243" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1260"><net_src comp="160" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1261"><net_src comp="52" pin="0"/><net_sink comp="1255" pin=2"/></net>

<net id="1265"><net_src comp="1255" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1270"><net_src comp="1262" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1275"><net_src comp="1266" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="162" pin="0"/><net_sink comp="1271" pin=1"/></net>

<net id="1280"><net_src comp="381" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1288"><net_src comp="1277" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1281" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1294"><net_src comp="164" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1299"><net_src comp="166" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="1290" pin="2"/><net_sink comp="1295" pin=1"/></net>

<net id="1305"><net_src comp="1295" pin="2"/><net_sink comp="1301" pin=1"/></net>

<net id="1310"><net_src comp="1301" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="168" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1315"><net_src comp="1306" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1325"><net_src comp="390" pin="4"/><net_sink comp="1322" pin=0"/></net>

<net id="1330"><net_src comp="1322" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="1319" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1336"><net_src comp="1326" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="170" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1356"><net_src comp="152" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1357"><net_src comp="60" pin="0"/><net_sink comp="1350" pin=2"/></net>

<net id="1358"><net_src comp="154" pin="0"/><net_sink comp="1350" pin=3"/></net>

<net id="1366"><net_src comp="174" pin="0"/><net_sink comp="1362" pin=0"/></net>

<net id="1367"><net_src comp="1359" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="1375"><net_src comp="1368" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1376"><net_src comp="1368" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="1380"><net_src comp="1371" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1386"><net_src comp="176" pin="0"/><net_sink comp="1381" pin=0"/></net>

<net id="1387"><net_src comp="1362" pin="2"/><net_sink comp="1381" pin=1"/></net>

<net id="1388"><net_src comp="52" pin="0"/><net_sink comp="1381" pin=2"/></net>

<net id="1392"><net_src comp="1381" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1400"><net_src comp="1393" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="178" pin="0"/><net_sink comp="1396" pin=1"/></net>

<net id="1405"><net_src comp="1396" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1413"><net_src comp="1406" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1419"><net_src comp="200" pin="0"/><net_sink comp="1414" pin=0"/></net>

<net id="1420"><net_src comp="202" pin="0"/><net_sink comp="1414" pin=2"/></net>

<net id="1424"><net_src comp="1414" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1429"><net_src comp="1409" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="1421" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="1437"><net_src comp="204" pin="0"/><net_sink comp="1431" pin=0"/></net>

<net id="1438"><net_src comp="1425" pin="2"/><net_sink comp="1431" pin=1"/></net>

<net id="1439"><net_src comp="154" pin="0"/><net_sink comp="1431" pin=2"/></net>

<net id="1440"><net_src comp="206" pin="0"/><net_sink comp="1431" pin=3"/></net>

<net id="1441"><net_src comp="1431" pin="4"/><net_sink comp="220" pin=2"/></net>

<net id="1452"><net_src comp="1445" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1453"><net_src comp="1442" pin="1"/><net_sink comp="1448" pin=1"/></net>

<net id="1458"><net_src comp="1448" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1459"><net_src comp="210" pin="0"/><net_sink comp="1454" pin=1"/></net>

<net id="1466"><net_src comp="108" pin="0"/><net_sink comp="1460" pin=0"/></net>

<net id="1467"><net_src comp="1454" pin="2"/><net_sink comp="1460" pin=1"/></net>

<net id="1468"><net_src comp="90" pin="0"/><net_sink comp="1460" pin=2"/></net>

<net id="1469"><net_src comp="110" pin="0"/><net_sink comp="1460" pin=3"/></net>

<net id="1470"><net_src comp="1460" pin="4"/><net_sink comp="227" pin=2"/></net>

<net id="1483"><net_src comp="152" pin="0"/><net_sink comp="1477" pin=0"/></net>

<net id="1484"><net_src comp="60" pin="0"/><net_sink comp="1477" pin=2"/></net>

<net id="1485"><net_src comp="154" pin="0"/><net_sink comp="1477" pin=3"/></net>

<net id="1486"><net_src comp="1477" pin="4"/><net_sink comp="248" pin=2"/></net>

<net id="1491"><net_src comp="472" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1492"><net_src comp="472" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="1497"><net_src comp="468" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1498"><net_src comp="44" pin="0"/><net_sink comp="1493" pin=1"/></net>

<net id="1504"><net_src comp="468" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1505"><net_src comp="46" pin="0"/><net_sink comp="1499" pin=1"/></net>

<net id="1506"><net_src comp="48" pin="0"/><net_sink comp="1499" pin=2"/></net>

<net id="1512"><net_src comp="476" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1513"><net_src comp="54" pin="0"/><net_sink comp="1507" pin=1"/></net>

<net id="1514"><net_src comp="479" pin="3"/><net_sink comp="1507" pin=2"/></net>

<net id="1515"><net_src comp="1507" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="1520"><net_src comp="495" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1521"><net_src comp="495" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="1526"><net_src comp="598" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1527"><net_src comp="598" pin="1"/><net_sink comp="1522" pin=1"/></net>

<net id="1533"><net_src comp="80" pin="0"/><net_sink comp="1528" pin=1"/></net>

<net id="1534"><net_src comp="602" pin="3"/><net_sink comp="1528" pin=2"/></net>

<net id="1535"><net_src comp="1528" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="1540"><net_src comp="476" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1541"><net_src comp="84" pin="0"/><net_sink comp="1536" pin=1"/></net>

<net id="1542"><net_src comp="1536" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="1547"><net_src comp="654" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1548"><net_src comp="654" pin="1"/><net_sink comp="1543" pin=1"/></net>

<net id="1554"><net_src comp="476" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1555"><net_src comp="476" pin="1"/><net_sink comp="1549" pin=1"/></net>

<net id="1556"><net_src comp="94" pin="0"/><net_sink comp="1549" pin=2"/></net>

<net id="1557"><net_src comp="1549" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="1562"><net_src comp="666" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="1563"><net_src comp="666" pin="1"/><net_sink comp="1558" pin=1"/></net>

<net id="1569"><net_src comp="860" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="1570"><net_src comp="863" pin="3"/><net_sink comp="1564" pin=2"/></net>

<net id="1571"><net_src comp="1564" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="1576"><net_src comp="937" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1577"><net_src comp="128" pin="0"/><net_sink comp="1572" pin=1"/></net>

<net id="1583"><net_src comp="940" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1584"><net_src comp="940" pin="1"/><net_sink comp="1578" pin=1"/></net>

<net id="1585"><net_src comp="130" pin="0"/><net_sink comp="1578" pin=2"/></net>

<net id="1591"><net_src comp="946" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1592"><net_src comp="132" pin="0"/><net_sink comp="1586" pin=1"/></net>

<net id="1593"><net_src comp="958" pin="1"/><net_sink comp="1586" pin=2"/></net>

<net id="1600"><net_src comp="1015" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1601"><net_src comp="1025" pin="1"/><net_sink comp="1594" pin=1"/></net>

<net id="1602"><net_src comp="1029" pin="1"/><net_sink comp="1594" pin=2"/></net>

<net id="1603"><net_src comp="1040" pin="1"/><net_sink comp="1594" pin=3"/></net>

<net id="1604"><net_src comp="1594" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1610"><net_src comp="1073" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1611"><net_src comp="1073" pin="1"/><net_sink comp="1605" pin=1"/></net>

<net id="1612"><net_src comp="1251" pin="1"/><net_sink comp="1605" pin=2"/></net>

<net id="1613"><net_src comp="1605" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1618"><net_src comp="1316" pin="1"/><net_sink comp="1614" pin=0"/></net>

<net id="1619"><net_src comp="1312" pin="1"/><net_sink comp="1614" pin=1"/></net>

<net id="1624"><net_src comp="1341" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1625"><net_src comp="1338" pin="1"/><net_sink comp="1620" pin=1"/></net>

<net id="1631"><net_src comp="1344" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1632"><net_src comp="1347" pin="1"/><net_sink comp="1626" pin=1"/></net>

<net id="1633"><net_src comp="172" pin="0"/><net_sink comp="1626" pin=2"/></net>

<net id="1634"><net_src comp="1626" pin="3"/><net_sink comp="1350" pin=1"/></net>

<net id="1640"><net_src comp="1377" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1641"><net_src comp="1389" pin="1"/><net_sink comp="1635" pin=1"/></net>

<net id="1642"><net_src comp="1402" pin="1"/><net_sink comp="1635" pin=2"/></net>

<net id="1648"><net_src comp="1474" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1649"><net_src comp="1471" pin="1"/><net_sink comp="1643" pin=1"/></net>

<net id="1650"><net_src comp="212" pin="0"/><net_sink comp="1643" pin=2"/></net>

<net id="1651"><net_src comp="1643" pin="3"/><net_sink comp="1477" pin=1"/></net>

<net id="1655"><net_src comp="408" pin="4"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1657"><net_src comp="1652" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1658"><net_src comp="1652" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1659"><net_src comp="1652" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1660"><net_src comp="1652" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1661"><net_src comp="1652" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1662"><net_src comp="1652" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1666"><net_src comp="418" pin="4"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1668"><net_src comp="1663" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1669"><net_src comp="1663" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1670"><net_src comp="1663" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1671"><net_src comp="1663" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1672"><net_src comp="1663" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1676"><net_src comp="428" pin="4"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="1678"><net_src comp="1673" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1679"><net_src comp="1673" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1680"><net_src comp="1673" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1681"><net_src comp="1673" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1682"><net_src comp="1673" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1683"><net_src comp="1673" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1687"><net_src comp="438" pin="4"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1689"><net_src comp="1684" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1693"><net_src comp="448" pin="4"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1695"><net_src comp="1690" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1696"><net_src comp="1690" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1697"><net_src comp="1690" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1698"><net_src comp="1690" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1699"><net_src comp="1690" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1700"><net_src comp="1690" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1701"><net_src comp="1690" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1702"><net_src comp="1690" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1703"><net_src comp="1690" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1707"><net_src comp="458" pin="4"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1712"><net_src comp="1487" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="1717"><net_src comp="1493" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1722"><net_src comp="1499" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1727"><net_src comp="486" pin="4"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1732"><net_src comp="495" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1737"><net_src comp="1516" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1739"><net_src comp="1734" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1743"><net_src comp="1522" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1748"><net_src comp="621" pin="4"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1753"><net_src comp="1543" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1758"><net_src comp="657" pin="4"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1763"><net_src comp="1558" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1564" pin=1"/></net>

<net id="1768"><net_src comp="799" pin="4"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1773"><net_src comp="850" pin="4"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1778"><net_src comp="870" pin="4"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="1783"><net_src comp="255" pin="4"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1785"><net_src comp="1780" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1789"><net_src comp="264" pin="4"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1794"><net_src comp="273" pin="4"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1799"><net_src comp="282" pin="4"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1804"><net_src comp="291" pin="4"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1809"><net_src comp="300" pin="4"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1814"><net_src comp="309" pin="4"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1816"><net_src comp="1811" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1817"><net_src comp="1811" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1818"><net_src comp="1811" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1822"><net_src comp="931" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1827"><net_src comp="327" pin="4"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1829"><net_src comp="1824" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1833"><net_src comp="336" pin="4"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1835"><net_src comp="1830" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1839"><net_src comp="345" pin="4"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1844"><net_src comp="354" pin="4"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1849"><net_src comp="363" pin="4"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1854"><net_src comp="1572" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1856"><net_src comp="1851" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1860"><net_src comp="1578" pin="3"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1865"><net_src comp="1586" pin="3"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1870"><net_src comp="992" pin="2"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1875"><net_src comp="1160" pin="4"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1880"><net_src comp="1228" pin="2"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1885"><net_src comp="1271" pin="2"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1890"><net_src comp="1284" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1895"><net_src comp="1614" pin="2"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1900"><net_src comp="1332" pin="2"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1905"><net_src comp="1620" pin="2"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1910"><net_src comp="1350" pin="4"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1915"><net_src comp="1635" pin="3"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1920"><net_src comp="399" pin="4"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="1474" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {9 }
	Port: y_1_V | {9 }
	Port: y_2_V | {9 }
	Port: y_3_V | {9 }
	Port: y_4_V | {9 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sincos1_1 | {4 5 6 7 8 }
	Port: myproject : sincos1_0 | {4 5 6 7 8 }
  - Chain level:
	State 1
		sext_ln703_2 : 1
		sext_ln1118_29 : 1
		mul_ln700_2 : 2
		mul_ln700_4 : 2
		mul_ln703 : 2
		ret_V_22 : 3
	State 2
		mul_ln1193 : 1
		ret_V_27 : 2
		trunc_ln : 3
		mul_ln1192_9 : 1
		add_ln1192_7 : 1
		trunc_ln708_5 : 2
		p_5 : 3
		sext_ln1118_20 : 1
		sext_ln1118_21 : 1
		r_V_27 : 2
		sext_ln1118_22 : 1
		sext_ln1118_23 : 1
		r_V_28 : 2
		sext_ln703_3 : 3
		sext_ln703_4 : 3
		ret_V_35 : 4
		add_ln1192_15 : 5
		sext_ln1118_24 : 6
		mul_ln1118 : 7
		add_ln700 : 1
		mul_ln728 : 1
		rhs_V_5 : 2
		ret_V_37 : 3
		trunc_ln708_s : 4
		add_ln1192_32 : 1
		add_ln1192_28 : 2
		trunc_ln708_12 : 3
		p_2 : 4
		mul_ln1118_4 : 1
		mul_ln1192_6 : 1
		ret_V_42 : 2
		trunc_ln708_14 : 3
	State 3
		mul_ln1192 : 1
		sext_ln1192_3 : 1
		sub_ln1192 : 2
		sext_ln1192_4 : 1
		sub_ln1192_1 : 2
		add_ln1192_4 : 3
		ret_V_30 : 4
		trunc_ln708_2 : 5
		p_Val2_5 : 6
		add_ln1192_8 : 1
		sub_ln1192_2 : 2
		ret_V_32 : 3
		trunc_ln708_4 : 4
		p_Val2_s_26 : 5
		trunc_ln708_7 : 1
		p_7 : 2
		trunc_ln708_8 : 1
		p_9 : 1
		p_Val2_8 : 1
		sext_ln1118_32 : 1
		r_V_32 : 2
		trunc_ln708_11 : 3
		sext_ln708 : 4
		p_Val2_9 : 5
		trunc_ln708_13 : 1
	State 4
		mul_ln1192_1 : 1
		ret_V_28 : 2
		trunc_ln708_1 : 3
	State 5
		p_0 : 1
	State 6
		sext_ln1118_12 : 1
		r_V_23 : 2
		sext_ln1118_13 : 1
		tmp_1 : 1
		sext_ln1118_14 : 2
		r_V_24 : 3
		sext_ln1118_15 : 4
		add_ln1192_12 : 5
	State 7
		ret_V : 1
		r_V : 2
		r_V_1 : 3
		r_V_20 : 1
		ret_V_3 : 2
		ret_V_8 : 1
		ret_V_10 : 1
		sext_ln1116_1 : 2
		sext_ln1118_3 : 2
		r_V_3 : 3
		sext_ln1118_5 : 1
		r_V_21 : 2
		sext_ln1118_6 : 3
		add_ln1192_13 : 1
		add_ln1192_9 : 4
		sext_ln1118_7 : 1
		r_V_22 : 2
		sext_ln1118_11 : 1
		r_V_6 : 2
		sext_ln1192_9 : 3
		mul_ln1192_4 : 4
		lhs_V_4 : 3
		sext_ln1192_11 : 4
		sub_ln1192_3 : 5
		sext_ln1118_16 : 1
		r_V_25 : 2
		rhs_V_2 : 3
		add_ln1192_17 : 6
		sext_ln1118_19 : 1
		r_V_26 : 2
		tmp : 3
		rhs_V_3 : 4
		add_ln1192_18 : 7
		sext_ln1118_25 : 1
		tmp_3 : 1
		sext_ln1118_26 : 2
		r_V_30 : 3
		tmp_10 : 4
		rhs_V_4 : 5
		add_ln1192_19 : 8
		ret_V_36 : 9
		trunc_ln708_9 : 10
		sext_ln1118_28 : 1
		sext_ln1192_12 : 1
		add_ln1192_22 : 2
		sext_ln1192_13 : 3
		add_ln1192_23 : 1
		sext_ln1192_16 : 2
		add_ln1192_24 : 3
		sext_ln1192_17 : 4
		add_ln1192_25 : 5
		ret_V_38 : 1
		r_V_31 : 1
		sext_ln1118_31 : 2
		lhs_V_6 : 2
		sext_ln728_4 : 3
		ret_V_39 : 4
		sext_ln1192_19 : 1
		ret_V_40 : 5
		ret_V_19 : 6
		sext_ln703_7 : 1
		ret_V_43 : 2
	State 8
		add_ln1193 : 1
		ret_V_1 : 2
		sext_ln700 : 3
		mul_ln700 : 4
		sext_ln1192_2 : 1
		ret_V_29 : 2
		add_ln1192 : 3
		mul_ln1192_2 : 1
		mul_ln1192_5 : 1
		ret_V_41 : 2
		trunc_ln708_10 : 3
		r_V_33 : 1
		r_V_34 : 1
		sext_ln1118_33 : 2
		tmp_11 : 2
		sext_ln700_3 : 3
		ret_V_21 : 4
		ret_V_25 : 1
		sext_ln1192_20 : 5
		sext_ln1192_21 : 2
		mul_ln1192_7 : 6
	State 9
		mul_ln700_1 : 1
		rhs_V : 1
		ret_V_31 : 2
		trunc_ln708_3 : 3
		write_ln50 : 4
		mul_ln1192_3 : 1
		ret_V_33 : 2
		trunc_ln708_6 : 3
		write_ln51 : 4
		mul_ln1192_8 : 1
		ret_V_44 : 2
		trunc_ln708_15 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318 |    1    |  3.618  |   736   |   1269  |
|   call   | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390 |    1    |  3.618  |   736   |   1269  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399 |    1    |  3.618  |   736   |   1269  |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            add_ln1192_7_fu_505           |    0    |    0    |    0    |    23   |
|          |               r_V_27_fu_544              |    0    |    0    |    0    |    22   |
|          |               r_V_28_fu_572              |    0    |    0    |    0    |    22   |
|          |           add_ln1192_15_fu_592           |    0    |    0    |    0    |    16   |
|          |              ret_V_37_fu_616             |    0    |    0    |    0    |    28   |
|          |           add_ln1192_32_fu_631           |    0    |    0    |    0    |    16   |
|          |           add_ln1192_28_fu_637           |    0    |    0    |    0    |    16   |
|          |            add_ln1192_4_fu_717           |    0    |    0    |    0    |    16   |
|          |              ret_V_30_fu_723             |    0    |    0    |    0    |    16   |
|          |            add_ln1192_8_fu_740           |    0    |    0    |    0    |    23   |
|          |              ret_V_32_fu_758             |    0    |    0    |    0    |    16   |
|          |              ret_V_34_fu_778             |    0    |    0    |    0    |    23   |
|          |             add_ln703_fu_809             |    0    |    0    |    0    |    18   |
|          |            add_ln703_1_fu_815            |    0    |    0    |    0    |    18   |
|          |            add_ln703_2_fu_879            |    0    |    0    |    0    |    18   |
|          |           add_ln1192_12_fu_931           |    0    |    0    |    0    |    16   |
|          |              ret_V_10_fu_952             |    0    |    0    |    0    |    15   |
|          |               r_V_21_fu_976              |    0    |    0    |    0    |    17   |
|          |           add_ln1192_13_fu_986           |    0    |    0    |    0    |    16   |
|    add   |            add_ln1192_9_fu_992           |    0    |    0    |    0    |    16   |
|          |              r_V_25_fu_1055              |    0    |    0    |    0    |    22   |
|          |           add_ln1192_17_fu_1068          |    0    |    0    |    0    |    16   |
|          |              r_V_26_fu_1090              |    0    |    0    |    0    |    18   |
|          |           add_ln1192_18_fu_1108          |    0    |    0    |    0    |    16   |
|          |              r_V_30_fu_1130              |    0    |    0    |    0    |    18   |
|          |           add_ln1192_19_fu_1148          |    0    |    0    |    0    |    16   |
|          |             ret_V_36_fu_1154             |    0    |    0    |    0    |    16   |
|          |           add_ln1192_22_fu_1198          |    0    |    0    |    0    |    16   |
|          |           add_ln1192_23_fu_1208          |    0    |    0    |    0    |    15   |
|          |           add_ln1192_24_fu_1218          |    0    |    0    |    0    |    15   |
|          |           add_ln1192_25_fu_1228          |    0    |    0    |    0    |    17   |
|          |             ret_V_38_fu_1237             |    0    |    0    |    0    |    18   |
|          |             ret_V_40_fu_1266             |    0    |    0    |    0    |    16   |
|          |             ret_V_19_fu_1271             |    0    |    0    |    0    |    16   |
|          |            add_ln1193_fu_1301            |    0    |    0    |    0    |    16   |
|          |              ret_V_1_fu_1306             |    0    |    0    |    0    |    16   |
|          |            add_ln1192_fu_1332            |    0    |    0    |    0    |    16   |
|          |             ret_V_25_fu_1396             |    0    |    0    |    0    |    15   |
|          |             ret_V_33_fu_1454             |    0    |    0    |    0    |    38   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              ret_V_35_fu_586             |    0    |    0    |    0    |    16   |
|          |             sub_ln1192_fu_687            |    0    |    0    |    0    |    23   |
|          |            sub_ln1192_1_fu_711           |    0    |    0    |    0    |    23   |
|          |            sub_ln1192_2_fu_752           |    0    |    0    |    0    |    16   |
|          |               r_V_32_fu_824              |    0    |    0    |    0    |    21   |
|          |               r_V_23_fu_899              |    0    |    0    |    0    |    16   |
|    sub   |               r_V_24_fu_921              |    0    |    0    |    0    |    16   |
|          |              r_V_22_fu_1009              |    0    |    0    |    0    |    21   |
|          |             ret_V_43_fu_1284             |    0    |    0    |    0    |    15   |
|          |           sub_ln1193_1_fu_1295           |    0    |    0    |    0    |    31   |
|          |             ret_V_29_fu_1326             |    0    |    0    |    0    |    16   |
|          |              r_V_33_fu_1362              |    0    |    0    |    0    |    15   |
|          |             ret_V_31_fu_1425             |    0    |    0    |    0    |    43   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |               r_V_29_fu_794              |    2    |    0    |    0    |    25   |
|          |               r_V_35_fu_845              |    2    |    0    |    0    |    25   |
|          |              r_V_34_fu_1371              |    0    |    0    |    0    |    33   |
|          |            mul_ln700_1_fu_1409           |    2    |    0    |    0    |    24   |
|          |           mul_ln1192_3_fu_1448           |    2    |    0    |    0    |    40   |
|          |            mul_ln700_2_fu_1487           |    1    |    0    |    0    |    0    |
|    mul   |            mul_ln700_4_fu_1493           |    1    |    0    |    0    |    0    |
|          |           mul_ln1192_9_fu_1516           |    1    |    0    |    0    |    0    |
|          |            mul_ln1118_fu_1522            |    1    |    0    |    0    |    0    |
|          |             mul_ln728_fu_1536            |    1    |    0    |    0    |    0    |
|          |           mul_ln1118_4_fu_1543           |    1    |    0    |    0    |    0    |
|          |            mul_ln1192_fu_1558            |    1    |    0    |    0    |    0    |
|          |             mul_ln700_fu_1614            |    1    |    0    |    0    |    0    |
|          |           mul_ln1192_2_fu_1620           |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1499               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1507               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1528               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1549               |    1    |    0    |    0    |    0    |
|  muladd  |                grp_fu_1564               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1578               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1605               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1626               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1643               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1572               |    1    |    0    |    0    |    0    |
|  addmul  |                grp_fu_1586               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1635               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| addmulsub|                grp_fu_1594               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_214           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |          write_ln50_write_fu_220         |    0    |    0    |    0    |    0    |
|          |          write_ln51_write_fu_227         |    0    |    0    |    0    |    0    |
|   write  |          write_ln52_write_fu_234         |    0    |    0    |    0    |    0    |
|          |          write_ln53_write_fu_241         |    0    |    0    |    0    |    0    |
|          |          write_ln54_write_fu_248         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              p_Val2_s_fu_408             |    0    |    0    |    0    |    0    |
|          |             p_Val2_11_fu_418             |    0    |    0    |    0    |    0    |
|          |              p_Val2_1_fu_428             |    0    |    0    |    0    |    0    |
|          |              p_Val2_2_fu_438             |    0    |    0    |    0    |    0    |
|          |              p_Val2_3_fu_448             |    0    |    0    |    0    |    0    |
|          |               tmp_9_fu_458               |    0    |    0    |    0    |    0    |
|          |              trunc_ln_fu_486             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_511           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_s_fu_621           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_12_fu_643          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_14_fu_657          |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln708_2_fu_729           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_764           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_783           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_799           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_11_fu_830          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_13_fu_850          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_870           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_1160          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_10_fu_1350          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_1431          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_6_fu_1460          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_15_fu_1477          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            sext_ln703_2_fu_468           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_29_fu_472          |    0    |    0    |    0    |    0    |
|          |             sext_ln728_fu_476            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_2_fu_495           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_20_fu_529          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_21_fu_540          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_22_fu_557          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_23_fu_568          |    0    |    0    |    0    |    0    |
|          |            sext_ln703_3_fu_578           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_4_fu_582           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_24_fu_598          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_34_fu_654          |    0    |    0    |    0    |    0    |
|          |            sext_ln1118_fu_666            |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_3_fu_683           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_707           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_10_fu_775          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_32_fu_820          |    0    |    0    |    0    |    0    |
|          |             sext_ln708_fu_840            |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_860            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_9_fu_885           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_12_fu_895          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_13_fu_905          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_14_fu_917          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_15_fu_927          |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_937               |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_940            |    0    |    0    |    0    |    0    |
|          |              rhs_V_6_fu_943              |    0    |    0    |    0    |    0    |
|          |             sext_ln703_fu_946            |    0    |    0    |    0    |    0    |
|          |            sext_ln703_1_fu_949           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_3_fu_958           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_962           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_5_fu_972           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_6_fu_982           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_1005          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_8_fu_1015          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_11_fu_1025          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_10_fu_1029          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1040          |    0    |    0    |    0    |    0    |
|   sext   |          sext_ln1118_16_fu_1051          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_17_fu_1073          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_18_fu_1076          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_19_fu_1086          |    0    |    0    |    0    |    0    |
|          |              rhs_V_3_fu_1104             |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_25_fu_1114          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_26_fu_1126          |    0    |    0    |    0    |    0    |
|          |              rhs_V_4_fu_1144             |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_27_fu_1170          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_28_fu_1180          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_30_fu_1184          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1194          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1204          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_16_fu_1214          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_17_fu_1224          |    0    |    0    |    0    |    0    |
|          |              lhs_V_5_fu_1234             |    0    |    0    |    0    |    0    |
|          |           sext_ln728_4_fu_1251           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_19_fu_1262          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_7_fu_1277           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_8_fu_1281           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_fu_1312            |    0    |    0    |    0    |    0    |
|          |           sext_ln700_1_fu_1316           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_1319          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_2_fu_1322          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_1338          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_6_fu_1341          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_14_fu_1344          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_15_fu_1347          |    0    |    0    |    0    |    0    |
|          |            sext_ln1253_fu_1359           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_2_fu_1368          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_33_fu_1377          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_3_fu_1389           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_9_fu_1393           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_21_fu_1402          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_1406           |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_1421              |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_7_fu_1442          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_8_fu_1445          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_22_fu_1471          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_18_fu_1474          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              lhs_V_1_fu_479              |    0    |    0    |    0    |    0    |
|          |               r_V_s_fu_498               |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_s_fu_522           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_7_fu_533           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_9_fu_550           |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_10_fu_561           |    0    |    0    |    0    |    0    |
|          |               shl_ln_fu_602              |    0    |    0    |    0    |    0    |
|          |              rhs_V_5_fu_609              |    0    |    0    |    0    |    0    |
|          |              lhs_V_3_fu_669              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_1_fu_676           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_2_fu_693           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_3_fu_700           |    0    |    0    |    0    |    0    |
|          |              rhs_V_1_fu_745              |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_863              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_6_fu_888           |    0    |    0    |    0    |    0    |
|bitconcatenate|               tmp_1_fu_909               |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_965               |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_4_fu_998           |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_5_fu_1018           |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_1032             |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_8_fu_1044           |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_1060             |    0    |    0    |    0    |    0    |
|          |               tmp_2_fu_1079              |    0    |    0    |    0    |    0    |
|          |                tmp_fu_1096               |    0    |    0    |    0    |    0    |
|          |               tmp_3_fu_1118              |    0    |    0    |    0    |    0    |
|          |              tmp_10_fu_1136              |    0    |    0    |    0    |    0    |
|          |               tmp_4_fu_1173              |    0    |    0    |    0    |    0    |
|          |               tmp_5_fu_1187              |    0    |    0    |    0    |    0    |
|          |              lhs_V_6_fu_1243             |    0    |    0    |    0    |    0    |
|          |               tmp_6_fu_1255              |    0    |    0    |    0    |    0    |
|          |              tmp_11_fu_1381              |    0    |    0    |    0    |    0    |
|          |               tmp_7_fu_1414              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|    shl   |            shl_ln1193_fu_1290            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    47   |  61.506 |  12512  |  22699  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sincos1_0|    1   |    0   |    0   |
|sincos1_1|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_12_reg_1819|   14   |
| add_ln1192_25_reg_1877|   11   |
| add_ln1192_9_reg_1867 |   12   |
|  add_ln1192_reg_1897  |   12   |
| mul_ln1118_4_reg_1750 |   31   |
|  mul_ln1118_reg_1740  |   31   |
| mul_ln1192_2_reg_1902 |   29   |
| mul_ln1192_7_reg_1912 |   24   |
| mul_ln1192_9_reg_1734 |   16   |
|  mul_ln1192_reg_1760  |   21   |
|  mul_ln700_2_reg_1709 |   21   |
|  mul_ln700_4_reg_1714 |   16   |
|   mul_ln700_reg_1892  |   36   |
|      p_0_reg_1917     |    7   |
|      p_1_reg_1830     |    7   |
|      p_2_reg_1786     |    7   |
|      p_5_reg_1780     |    7   |
|      p_6_reg_1811     |    7   |
|      p_9_reg_1824     |    7   |
|   p_Val2_11_reg_1663  |   11   |
|   p_Val2_1_reg_1673   |   11   |
|   p_Val2_2_reg_1684   |   11   |
|   p_Val2_3_reg_1690   |   11   |
|   p_Val2_5_reg_1796   |    7   |
|   p_Val2_6_reg_1801   |    7   |
|   p_Val2_7_reg_1846   |    7   |
|   p_Val2_8_reg_1836   |    7   |
|   p_Val2_9_reg_1841   |    7   |
|  p_Val2_s_26_reg_1806 |    7   |
|   p_Val2_s_reg_1652   |   11   |
|      p_s_reg_1791     |    7   |
|     r_V_1_reg_1851    |   24   |
|     r_V_3_reg_1862    |   16   |
|   ret_V_19_reg_1882   |   18   |
|   ret_V_22_reg_1719   |   16   |
|    ret_V_3_reg_1857   |   14   |
|   ret_V_43_reg_1887   |    8   |
| sext_ln1118_2_reg_1729|   16   |
|     tmp_9_reg_1704    |   10   |
|trunc_ln708_10_reg_1907|   11   |
|trunc_ln708_13_reg_1770|   11   |
|trunc_ln708_14_reg_1755|   11   |
| trunc_ln708_1_reg_1775|   11   |
| trunc_ln708_8_reg_1765|   11   |
| trunc_ln708_9_reg_1872|   11   |
| trunc_ln708_s_reg_1745|   11   |
|   trunc_ln_reg_1724   |   11   |
+-----------------------+--------+
|         Total         |   630  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   47   |   61   |  12512 |  22699 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   630  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   47   |   61   |  13142 |  22699 |
+-----------+--------+--------+--------+--------+--------+
