Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun 23 21:36:25 2020
| Host         : DESKTOP-NE0V45F running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                       | 3          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks     | 2          |
| TIMING-7  | Warning  | No common node between related clocks              | 2          |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_rep[12]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/calflag2_reg/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[0]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[10]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[11]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[12]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[1]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[2]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[3]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[4]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[5]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[6]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[7]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[8]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[9]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg_rep[0]/CLR (the first 15 of 44 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata[12]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[0]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[10]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[11]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[12]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[1]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[2]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[3]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[4]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[5]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[6]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[7]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[8]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/done_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[0]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[1]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[2]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[3]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[4]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[5]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[6]/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/done_reg/CLR, design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/donereg_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_out1_clk_wiz_0 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1 is created on an inappropriate internal pin design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


