[2021-09-09 10:03:03,783]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-09 10:03:03,783]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:04,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; ".

Peak memory: 14413824 bytes

[2021-09-09 10:03:04,147]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:04,276]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34574336 bytes

[2021-09-09 10:03:04,277]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-09 10:03:04,277]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:04,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :101
		klut.num_gates():65
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 7876608 bytes

[2021-09-09 10:03:04,312]mapper_test.py:220:[INFO]: area: 65 level: 5
[2021-09-09 12:02:29,448]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-09 12:02:29,449]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:29,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; ".

Peak memory: 14610432 bytes

[2021-09-09 12:02:29,887]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:30,024]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34770944 bytes

[2021-09-09 12:02:30,025]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-09 12:02:30,026]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:31,983]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :73
score:100
	Report mapping result:
		klut_size()     :101
		klut.num_gates():65
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 16064512 bytes

[2021-09-09 12:02:31,984]mapper_test.py:220:[INFO]: area: 65 level: 5
[2021-09-09 13:32:32,052]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-09 13:32:32,052]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:32,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; ".

Peak memory: 14155776 bytes

[2021-09-09 13:32:32,449]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:32,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34570240 bytes

[2021-09-09 13:32:32,582]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-09 13:32:32,582]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:34,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :75
score:100
	Report mapping result:
		klut_size()     :101
		klut.num_gates():65
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 15908864 bytes

[2021-09-09 13:32:34,418]mapper_test.py:220:[INFO]: area: 65 level: 5
[2021-09-09 15:07:28,411]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-09 15:07:28,412]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:28,412]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:28,547]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34934784 bytes

[2021-09-09 15:07:28,548]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-09 15:07:28,548]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:30,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 15872000 bytes

[2021-09-09 15:07:30,550]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-09 15:36:32,325]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-09 15:36:32,325]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:32,325]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:32,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34893824 bytes

[2021-09-09 15:36:32,462]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-09 15:36:32,463]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:34,468]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 15798272 bytes

[2021-09-09 15:36:34,469]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-09 16:14:36,153]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-09 16:14:36,153]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:36,153]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:36,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34463744 bytes

[2021-09-09 16:14:36,295]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-09 16:14:36,295]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:38,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 15777792 bytes

[2021-09-09 16:14:38,312]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-09 16:49:19,097]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-09 16:49:19,097]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:19,097]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:19,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34902016 bytes

[2021-09-09 16:49:19,281]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-09 16:49:19,281]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:21,211]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 15736832 bytes

[2021-09-09 16:49:21,212]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-09 17:25:40,492]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-09 17:25:40,493]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:40,493]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:40,632]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34578432 bytes

[2021-09-09 17:25:40,633]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-09 17:25:40,634]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:42,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 15904768 bytes

[2021-09-09 17:25:42,654]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-13 23:30:35,966]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-13 23:30:35,966]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:35,966]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:36,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-09-13 23:30:36,137]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-13 23:30:36,137]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:37,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 13180928 bytes

[2021-09-13 23:30:37,892]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-13 23:42:29,304]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-13 23:42:29,304]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:29,304]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:29,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34492416 bytes

[2021-09-13 23:42:29,462]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-13 23:42:29,462]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:29,506]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 7725056 bytes

[2021-09-13 23:42:29,507]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-14 09:00:26,624]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-14 09:00:26,624]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:26,624]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:26,747]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34476032 bytes

[2021-09-14 09:00:26,748]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-14 09:00:26,749]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:28,505]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 15781888 bytes

[2021-09-14 09:00:28,506]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-14 09:21:28,069]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-14 09:21:28,069]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:28,069]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:28,194]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-09-14 09:21:28,195]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-14 09:21:28,195]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:28,238]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 8134656 bytes

[2021-09-14 09:21:28,238]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-15 15:33:50,049]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-15 15:33:50,050]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:50,050]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:50,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34410496 bytes

[2021-09-15 15:33:50,213]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-15 15:33:50,213]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:51,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 14942208 bytes

[2021-09-15 15:33:51,810]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-15 15:54:49,243]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-15 15:54:49,243]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:49,243]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:49,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34607104 bytes

[2021-09-15 15:54:49,403]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-15 15:54:49,404]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:49,429]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 6987776 bytes

[2021-09-15 15:54:49,430]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-18 14:04:18,932]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-18 14:04:18,933]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:18,933]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:19,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34291712 bytes

[2021-09-18 14:04:19,103]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-18 14:04:19,103]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:20,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11984896 bytes

[2021-09-18 14:04:20,776]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-18 16:28:53,685]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-18 16:28:53,685]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:53,686]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:53,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34455552 bytes

[2021-09-18 16:28:53,850]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-18 16:28:53,850]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:55,462]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11612160 bytes

[2021-09-18 16:28:55,463]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-22 08:59:10,124]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-22 08:59:10,124]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:10,124]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:10,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34213888 bytes

[2021-09-22 08:59:10,240]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-22 08:59:10,240]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:11,063]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11927552 bytes

[2021-09-22 08:59:11,064]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-22 11:27:32,563]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-22 11:27:32,564]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:32,564]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:32,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34312192 bytes

[2021-09-22 11:27:32,724]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-22 11:27:32,725]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:34,382]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11993088 bytes

[2021-09-22 11:27:34,383]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-23 16:46:36,945]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-23 16:46:36,945]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:36,946]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:37,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34435072 bytes

[2021-09-23 16:46:37,117]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-23 16:46:37,117]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:38,900]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
balancing!
	current map manager:
		current min nodes:176
		current min depth:10
rewriting!
	current map manager:
		current min nodes:176
		current min depth:10
balancing!
	current map manager:
		current min nodes:176
		current min depth:10
rewriting!
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11968512 bytes

[2021-09-23 16:46:38,901]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-23 17:09:35,494]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-23 17:09:35,494]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:35,495]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:35,618]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34496512 bytes

[2021-09-23 17:09:35,619]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-23 17:09:35,620]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:37,372]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
balancing!
	current map manager:
		current min nodes:176
		current min depth:10
rewriting!
	current map manager:
		current min nodes:176
		current min depth:10
balancing!
	current map manager:
		current min nodes:176
		current min depth:10
rewriting!
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11997184 bytes

[2021-09-23 17:09:37,372]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-23 18:11:12,094]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-23 18:11:12,094]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:12,095]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:12,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34189312 bytes

[2021-09-23 18:11:12,223]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-23 18:11:12,223]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:13,828]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
balancing!
	current map manager:
		current min nodes:176
		current min depth:10
rewriting!
	current map manager:
		current min nodes:176
		current min depth:10
balancing!
	current map manager:
		current min nodes:176
		current min depth:10
rewriting!
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 12288000 bytes

[2021-09-23 18:11:13,829]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-27 16:38:19,597]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-27 16:38:19,597]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:19,597]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:19,765]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34258944 bytes

[2021-09-27 16:38:19,767]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-27 16:38:19,767]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:21,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
balancing!
	current map manager:
		current min nodes:176
		current min depth:10
rewriting!
	current map manager:
		current min nodes:176
		current min depth:10
balancing!
	current map manager:
		current min nodes:176
		current min depth:10
rewriting!
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 12156928 bytes

[2021-09-27 16:38:21,386]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-27 17:45:03,711]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-27 17:45:03,712]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:03,712]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:03,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34635776 bytes

[2021-09-27 17:45:03,885]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-27 17:45:03,886]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:05,496]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
balancing!
	current map manager:
		current min nodes:176
		current min depth:10
rewriting!
	current map manager:
		current min nodes:176
		current min depth:10
balancing!
	current map manager:
		current min nodes:176
		current min depth:10
rewriting!
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 12083200 bytes

[2021-09-27 17:45:05,497]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-28 02:11:17,577]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-28 02:11:17,578]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:17,578]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:17,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34205696 bytes

[2021-09-28 02:11:17,698]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-28 02:11:17,699]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:19,327]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 12046336 bytes

[2021-09-28 02:11:19,327]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-28 16:50:41,899]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-28 16:50:41,899]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:41,899]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:42,012]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34500608 bytes

[2021-09-28 16:50:42,013]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-28 16:50:42,014]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:43,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11939840 bytes

[2021-09-28 16:50:43,679]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-09-28 17:29:44,711]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-09-28 17:29:44,711]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:44,712]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:44,827]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-09-28 17:29:44,828]mapper_test.py:156:[INFO]: area: 54 level: 5
[2021-09-28 17:29:44,829]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:46,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 12206080 bytes

[2021-09-28 17:29:46,502]mapper_test.py:220:[INFO]: area: 79 level: 5
[2021-10-09 10:42:43,619]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-09 10:42:43,620]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:43,620]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:43,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34230272 bytes

[2021-10-09 10:42:43,733]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-09 10:42:43,734]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:43,803]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 7168000 bytes

[2021-10-09 10:42:43,803]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-09 11:25:16,165]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-09 11:25:16,165]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:16,166]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:16,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34242560 bytes

[2021-10-09 11:25:16,333]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-09 11:25:16,333]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:16,402]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 7278592 bytes

[2021-10-09 11:25:16,403]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-09 16:33:05,530]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-09 16:33:05,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:05,531]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:05,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34054144 bytes

[2021-10-09 16:33:05,719]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-09 16:33:05,719]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:06,684]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11161600 bytes

[2021-10-09 16:33:06,684]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-09 16:50:12,959]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-09 16:50:12,959]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:12,959]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:13,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-10-09 16:50:13,119]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-09 16:50:13,120]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:13,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11087872 bytes

[2021-10-09 16:50:13,945]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-12 11:01:03,358]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-12 11:01:03,358]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:03,359]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:03,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34357248 bytes

[2021-10-12 11:01:03,530]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-12 11:01:03,530]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:05,265]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11538432 bytes

[2021-10-12 11:01:05,266]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-12 11:19:32,404]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-12 11:19:32,405]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:32,405]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:32,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34103296 bytes

[2021-10-12 11:19:32,525]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-12 11:19:32,525]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:32,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 6828032 bytes

[2021-10-12 11:19:32,598]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-12 13:36:31,741]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-12 13:36:31,741]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:31,741]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:31,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34222080 bytes

[2021-10-12 13:36:31,862]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-12 13:36:31,862]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:33,635]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11685888 bytes

[2021-10-12 13:36:33,635]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-12 15:07:11,666]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-12 15:07:11,667]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:11,667]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:11,783]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34361344 bytes

[2021-10-12 15:07:11,784]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-12 15:07:11,785]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:13,524]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-12 15:07:13,525]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-12 18:52:09,235]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-12 18:52:09,235]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:09,235]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:09,354]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-10-12 18:52:09,356]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-12 18:52:09,356]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:11,050]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11177984 bytes

[2021-10-12 18:52:11,050]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-18 11:45:41,267]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-18 11:45:41,268]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:41,268]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:41,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34275328 bytes

[2021-10-18 11:45:41,388]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-18 11:45:41,388]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:43,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11313152 bytes

[2021-10-18 11:45:43,073]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-18 12:04:21,055]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-18 12:04:21,055]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:21,055]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:21,226]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34275328 bytes

[2021-10-18 12:04:21,227]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-18 12:04:21,228]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:21,255]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 6332416 bytes

[2021-10-18 12:04:21,256]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-19 14:12:17,739]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-19 14:12:17,739]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:17,740]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:17,901]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34402304 bytes

[2021-10-19 14:12:17,902]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-19 14:12:17,902]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:17,926]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 6201344 bytes

[2021-10-19 14:12:17,926]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-22 13:34:36,871]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-22 13:34:36,872]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:36,872]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:36,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34402304 bytes

[2021-10-22 13:34:36,996]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-22 13:34:36,996]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:37,062]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 9019392 bytes

[2021-10-22 13:34:37,063]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-22 13:55:29,604]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-22 13:55:29,604]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:29,604]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:29,726]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34557952 bytes

[2021-10-22 13:55:29,728]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-22 13:55:29,728]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:29,794]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 9125888 bytes

[2021-10-22 13:55:29,795]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-22 14:02:38,599]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-22 14:02:38,599]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:38,599]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:38,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34197504 bytes

[2021-10-22 14:02:38,771]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-22 14:02:38,772]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:38,795]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 6332416 bytes

[2021-10-22 14:02:38,796]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-22 14:05:59,419]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-22 14:05:59,419]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:59,419]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:59,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34156544 bytes

[2021-10-22 14:05:59,540]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-22 14:05:59,541]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:59,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 6373376 bytes

[2021-10-22 14:05:59,570]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-23 13:35:08,131]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-23 13:35:08,131]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:08,131]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:08,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34205696 bytes

[2021-10-23 13:35:08,249]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-23 13:35:08,250]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:09,934]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :84
score:100
	Report mapping result:
		klut_size()     :121
		klut.num_gates():85
		max delay       :5
		max area        :84
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11149312 bytes

[2021-10-23 13:35:09,935]mapper_test.py:224:[INFO]: area: 85 level: 5
[2021-10-24 17:46:48,026]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-24 17:46:48,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:48,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:48,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34336768 bytes

[2021-10-24 17:46:48,146]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-24 17:46:48,146]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:49,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :84
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11153408 bytes

[2021-10-24 17:46:49,867]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-24 18:07:13,626]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-24 18:07:13,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:13,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:13,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-10-24 18:07:13,745]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-24 18:07:13,746]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:15,454]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
	current map manager:
		current min nodes:176
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :78
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :82
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-24 18:07:15,455]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-26 10:25:52,364]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-26 10:25:52,364]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:52,364]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:52,488]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34242560 bytes

[2021-10-26 10:25:52,489]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-26 10:25:52,489]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:52,513]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	current map manager:
		current min nodes:176
		current min depth:11
	Report mapping result:
		klut_size()     :113
		klut.num_gates():77
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 6148096 bytes

[2021-10-26 10:25:52,514]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-26 11:05:07,387]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-26 11:05:07,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:07,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:07,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34107392 bytes

[2021-10-26 11:05:07,506]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-26 11:05:07,506]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:09,202]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :113
		klut.num_gates():77
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11190272 bytes

[2021-10-26 11:05:09,202]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-26 11:25:47,267]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-26 11:25:47,267]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:47,267]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:47,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-10-26 11:25:47,433]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-26 11:25:47,433]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:49,125]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :118
		klut.num_gates():82
		max delay       :5
		max area        :84
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :35
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 11067392 bytes

[2021-10-26 11:25:49,126]mapper_test.py:224:[INFO]: area: 82 level: 5
[2021-10-26 12:23:52,919]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-26 12:23:52,920]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:52,920]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:53,090]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34361344 bytes

[2021-10-26 12:23:53,091]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-26 12:23:53,091]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:54,803]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 10993664 bytes

[2021-10-26 12:23:54,804]mapper_test.py:224:[INFO]: area: 79 level: 5
[2021-10-26 14:13:20,582]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-26 14:13:20,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:20,583]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:20,706]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-10-26 14:13:20,708]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-26 14:13:20,708]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:20,733]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :113
		klut.num_gates():77
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-10-26 14:13:20,733]mapper_test.py:224:[INFO]: area: 77 level: 5
[2021-10-29 16:10:25,865]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-10-29 16:10:25,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:25,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:25,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34103296 bytes

[2021-10-29 16:10:25,985]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-10-29 16:10:25,985]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:26,010]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :144
		klut.num_gates():108
		max delay       :5
		max area        :107
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
Peak memory: 5980160 bytes

[2021-10-29 16:10:26,010]mapper_test.py:224:[INFO]: area: 108 level: 5
[2021-11-03 09:52:18,911]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-03 09:52:18,912]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:18,912]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:19,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34426880 bytes

[2021-11-03 09:52:19,038]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-03 09:52:19,038]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:19,074]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :144
		klut.num_gates():108
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :41
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig_output.v
	Peak memory: 6447104 bytes

[2021-11-03 09:52:19,074]mapper_test.py:226:[INFO]: area: 108 level: 5
[2021-11-03 10:04:29,831]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-03 10:04:29,831]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:29,831]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:29,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34365440 bytes

[2021-11-03 10:04:29,952]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-03 10:04:29,952]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:29,990]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :143
		klut.num_gates():107
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :50
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig_output.v
	Peak memory: 6361088 bytes

[2021-11-03 10:04:29,991]mapper_test.py:226:[INFO]: area: 107 level: 5
[2021-11-03 13:44:29,616]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-03 13:44:29,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:29,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:29,740]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34177024 bytes

[2021-11-03 13:44:29,741]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-03 13:44:29,741]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:29,779]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :143
		klut.num_gates():107
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :50
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig_output.v
	Peak memory: 6328320 bytes

[2021-11-03 13:44:29,780]mapper_test.py:226:[INFO]: area: 107 level: 5
[2021-11-03 13:50:44,932]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-03 13:50:44,932]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:44,933]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:45,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34381824 bytes

[2021-11-03 13:50:45,052]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-03 13:50:45,052]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:45,083]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :143
		klut.num_gates():107
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :50
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig_output.v
	Peak memory: 6393856 bytes

[2021-11-03 13:50:45,083]mapper_test.py:226:[INFO]: area: 107 level: 5
[2021-11-04 15:57:42,069]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-04 15:57:42,070]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:42,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:42,190]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34500608 bytes

[2021-11-04 15:57:42,192]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-04 15:57:42,192]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:42,241]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :110
		klut.num_gates():74
		max delay       :5
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig_output.v
	Peak memory: 6217728 bytes

[2021-11-04 15:57:42,242]mapper_test.py:226:[INFO]: area: 74 level: 5
[2021-11-16 12:28:31,216]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-16 12:28:31,217]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:31,217]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:31,338]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-11-16 12:28:31,339]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-16 12:28:31,339]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:31,371]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.002636 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():74
		max delay       :5
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-16 12:28:31,372]mapper_test.py:228:[INFO]: area: 74 level: 5
[2021-11-16 14:17:28,687]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-16 14:17:28,687]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:28,687]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:28,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34459648 bytes

[2021-11-16 14:17:28,808]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-16 14:17:28,809]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:28,840]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.00297 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():74
		max delay       :5
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6139904 bytes

[2021-11-16 14:17:28,841]mapper_test.py:228:[INFO]: area: 74 level: 5
[2021-11-16 14:23:49,758]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-16 14:23:49,758]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:49,758]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:49,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34217984 bytes

[2021-11-16 14:23:49,914]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-16 14:23:49,914]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:49,947]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.002624 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():74
		max delay       :5
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-16 14:23:49,948]mapper_test.py:228:[INFO]: area: 74 level: 5
[2021-11-17 16:36:28,059]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-17 16:36:28,060]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:28,060]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:28,183]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-11-17 16:36:28,184]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-17 16:36:28,184]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:28,214]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.002715 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():74
		max delay       :5
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6148096 bytes

[2021-11-17 16:36:28,215]mapper_test.py:228:[INFO]: area: 74 level: 5
[2021-11-18 10:19:04,823]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-18 10:19:04,823]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:04,823]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:04,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34148352 bytes

[2021-11-18 10:19:04,944]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-18 10:19:04,944]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:04,970]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.006205 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():74
		max delay       :5
		max area        :74
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6361088 bytes

[2021-11-18 10:19:04,971]mapper_test.py:228:[INFO]: area: 74 level: 5
[2021-11-23 16:11:55,461]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-23 16:11:55,462]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:55,462]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:55,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34496512 bytes

[2021-11-23 16:11:55,587]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-23 16:11:55,587]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:55,624]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.008727 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :79
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6467584 bytes

[2021-11-23 16:11:55,625]mapper_test.py:228:[INFO]: area: 79 level: 5
[2021-11-23 16:42:54,059]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-23 16:42:54,059]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:54,059]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:54,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34123776 bytes

[2021-11-23 16:42:54,237]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-23 16:42:54,237]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:54,272]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.005985 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :79
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6283264 bytes

[2021-11-23 16:42:54,273]mapper_test.py:228:[INFO]: area: 79 level: 5
[2021-11-24 11:39:07,058]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-24 11:39:07,058]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:07,059]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:07,181]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34422784 bytes

[2021-11-24 11:39:07,183]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-24 11:39:07,183]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:07,217]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.000268 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6062080 bytes

[2021-11-24 11:39:07,218]mapper_test.py:228:[INFO]: area: 79 level: 5
[2021-11-24 12:02:21,241]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-24 12:02:21,241]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:21,241]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:21,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34582528 bytes

[2021-11-24 12:02:21,361]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-24 12:02:21,362]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:21,381]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.000167 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6090752 bytes

[2021-11-24 12:02:21,382]mapper_test.py:228:[INFO]: area: 79 level: 5
[2021-11-24 12:06:07,481]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-24 12:06:07,481]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:07,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:07,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34291712 bytes

[2021-11-24 12:06:07,598]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-24 12:06:07,599]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:07,622]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.002753 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():74
		max delay       :5
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6135808 bytes

[2021-11-24 12:06:07,623]mapper_test.py:228:[INFO]: area: 74 level: 5
[2021-11-24 12:11:43,628]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-24 12:11:43,628]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:43,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:43,754]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34222080 bytes

[2021-11-24 12:11:43,755]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-24 12:11:43,756]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:43,784]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00132 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():54
		max delay       :7
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :34
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 6197248 bytes

[2021-11-24 12:11:43,784]mapper_test.py:228:[INFO]: area: 54 level: 7
[2021-11-24 12:58:06,307]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-24 12:58:06,307]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:06,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:06,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34263040 bytes

[2021-11-24 12:58:06,431]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-24 12:58:06,431]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:06,469]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.004329 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():74
		max delay       :5
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 5984256 bytes

[2021-11-24 12:58:06,470]mapper_test.py:228:[INFO]: area: 74 level: 5
[2021-11-24 13:12:09,017]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-24 13:12:09,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:09,018]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:09,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34242560 bytes

[2021-11-24 13:12:09,139]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-24 13:12:09,139]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:10,885]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.002685 secs
Mapping time: 0.002979 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():74
		max delay       :5
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :36
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 10919936 bytes

[2021-11-24 13:12:10,885]mapper_test.py:228:[INFO]: area: 74 level: 5
[2021-11-24 13:35:01,835]mapper_test.py:79:[INFO]: run case "term1_comb"
[2021-11-24 13:35:01,835]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:01,835]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:01,999]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     141.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =      78.0.  Edge =      226.  Cut =      699.  T =     0.00 sec
P:  Del =    5.00.  Ar =      57.0.  Edge =      203.  Cut =      686.  T =     0.00 sec
P:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
E:  Del =    5.00.  Ar =      55.0.  Edge =      197.  Cut =      690.  T =     0.00 sec
F:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      193.  Cut =      584.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      562.  T =     0.00 sec
A:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
E:  Del =    5.00.  Ar =      53.0.  Edge =      189.  Cut =      561.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %
Peak memory: 34197504 bytes

[2021-11-24 13:35:02,000]mapper_test.py:160:[INFO]: area: 54 level: 5
[2021-11-24 13:35:02,000]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:03,694]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
Mapping time: 0.000157 secs
Mapping time: 0.000163 secs
	Report mapping result:
		klut_size()     :115
		klut.num_gates():79
		max delay       :5
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v
	Peak memory: 10997760 bytes

[2021-11-24 13:35:03,694]mapper_test.py:228:[INFO]: area: 79 level: 5
