# VLSI-Learning

This repository contains my Verilog/VLSI learning journey starting from basics to advanced concepts.  
All projects are implemented using **Quartus Prime** (for synthesis) and **ModelSim-Altera** (for simulation).

---

## ðŸ“… Weekly Progress (Phase 1 - 5th Semester)

- [x] Week 1 (Sep 1â€“7): Half Adder, Full Adder  
- [ ] Week 2 (Sep 8â€“14): 4-bit Ripple Carry Adder, Subtractor  
- [ ] Week 3 (Sep 15â€“21): Multiplexers, Demultiplexers, Encoders, Decoders  
- [ ] Week 4 (Sep 22â€“28): Latches & Flip-Flops (SR, D, JK, T)  
- [ ] Week 5 (Sep 29â€“Oct 5): Counters (Async, Sync)  
- [ ] Week 6 (Oct 6â€“12): Shift Registers  
- [ ] Week 7 (Oct 13â€“19): 4-bit ALU (Basic operations)  
- [ ] Week 8 (Oct 20â€“26): Mini Project #1 â€“ Design of Calculator/Counter  
- [ ] Week 9 (Oct 27â€“Nov 2): FSM Basics â€“ Traffic Light Controller  
- [ ] Week 10 (Nov 3â€“9): FSM Project â€“ Sequence Detector  
- [ ] Week 11 (Nov 10â€“16): Memory Blocks â€“ ROM, RAM, FIFO  
- [ ] Week 12 (Nov 17â€“23): Integration Project (Mini CPU / Larger ALU)  
- [ ] Week 13 (Nov 24â€“30): Documentation & Final Review  

---

## ðŸ›  Tools Used
- **Quartus Prime** â€“ Verilog design & synthesis  
- **ModelSim-Altera** â€“ Functional & Timing simulation  
- **GitHub** â€“ Version control & progress tracking  

---

## ðŸ“‚ Repository Structure
