<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\tangnano9k_brushless.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 24 22:45:17 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>734</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>807</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>9</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>9</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_1/overflow_s0/Q </td>
</tr>
<tr>
<td>processCounter[3]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>processCounter_3_s0/Q </td>
</tr>
<tr>
<td>n444_15</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n444_s9/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>170.478(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>83.458(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>AD_CLK_d</td>
<td>50.000(MHz)</td>
<td>110.389(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>processCounter[3]</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">45.230(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n444_15!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>processCounter[3]</td>
<td>Setup</td>
<td>-10.907</td>
<td>9</td>
</tr>
<tr>
<td>processCounter[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n444_15</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n444_15</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.109</td>
<td>display7seg_8_s0/Q</td>
<td>anode_4_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.709</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.945</td>
<td>display7seg_8_s0/Q</td>
<td>anode_1_s2/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.545</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.939</td>
<td>display7seg_8_s0/Q</td>
<td>anode_3_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.539</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.653</td>
<td>display7seg_8_s0/Q</td>
<td>anode_5_s2/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.253</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.045</td>
<td>display7seg_8_s0/Q</td>
<td>anode_2_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.645</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.865</td>
<td>display7seg_8_s0/Q</td>
<td>anode_1_s2/RESET</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.822</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.811</td>
<td>display7seg_8_s0/Q</td>
<td>anode_6_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.411</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.292</td>
<td>display7seg_8_s0/Q</td>
<td>anode_5_s2/RESET</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.249</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.247</td>
<td>display7seg_8_s0/Q</td>
<td>anode_7_s3/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.847</td>
</tr>
<tr>
<td>10</td>
<td>0.284</td>
<td>display7seg_8_s0/Q</td>
<td>anode_7_s3/RESET</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.673</td>
</tr>
<tr>
<td>11</td>
<td>3.948</td>
<td>n114_s0/I1</td>
<td>oldHS_1_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>8.583</td>
</tr>
<tr>
<td>12</td>
<td>3.948</td>
<td>n114_s0/I1</td>
<td>oldHS_2_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>8.583</td>
</tr>
<tr>
<td>13</td>
<td>4.370</td>
<td>n114_s0/I1</td>
<td>oldHS_0_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>8.161</td>
</tr>
<tr>
<td>14</td>
<td>6.588</td>
<td>n114_s0/I1</td>
<td>HSCounter_6_s0/RESET</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.944</td>
</tr>
<tr>
<td>15</td>
<td>6.588</td>
<td>n114_s0/I1</td>
<td>HSCounter_7_s0/RESET</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.944</td>
</tr>
<tr>
<td>16</td>
<td>6.951</td>
<td>n114_s0/I1</td>
<td>HSCounter_1_s0/RESET</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.581</td>
</tr>
<tr>
<td>17</td>
<td>6.951</td>
<td>n114_s0/I1</td>
<td>HSCounter_2_s0/RESET</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.581</td>
</tr>
<tr>
<td>18</td>
<td>6.951</td>
<td>n114_s0/I1</td>
<td>HSCounter_3_s0/RESET</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.581</td>
</tr>
<tr>
<td>19</td>
<td>6.951</td>
<td>n114_s0/I1</td>
<td>HSCounter_4_s0/RESET</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.581</td>
</tr>
<tr>
<td>20</td>
<td>6.951</td>
<td>n114_s0/I1</td>
<td>HSCounter_5_s0/RESET</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.581</td>
</tr>
<tr>
<td>21</td>
<td>6.960</td>
<td>n114_s0/I1</td>
<td>isRotate_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.571</td>
</tr>
<tr>
<td>22</td>
<td>7.004</td>
<td>n752_s1/I0</td>
<td>recieveADC_6_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.527</td>
</tr>
<tr>
<td>23</td>
<td>7.014</td>
<td>n752_s1/I0</td>
<td>recieveADC_5_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.517</td>
</tr>
<tr>
<td>24</td>
<td>7.017</td>
<td>rotateState_0_s1/Q</td>
<td>_LR_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n444_15:[F]</td>
<td>10.000</td>
<td>0.239</td>
<td>2.314</td>
</tr>
<tr>
<td>25</td>
<td>7.039</td>
<td>n752_s1/I0</td>
<td>recieveADC_4_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-2.604</td>
<td>5.492</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.398</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>1.586</td>
</tr>
<tr>
<td>2</td>
<td>0.082</td>
<td>n70_s/I1</td>
<td>processCounter_3_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>1.980</td>
</tr>
<tr>
<td>3</td>
<td>0.416</td>
<td>n70_s/I1</td>
<td>processCounter_4_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.314</td>
</tr>
<tr>
<td>4</td>
<td>0.420</td>
<td>n705_s0/I3</td>
<td>DIN_s2/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.318</td>
</tr>
<tr>
<td>5</td>
<td>0.420</td>
<td>n264_s1/I1</td>
<td>CS_s2/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.318</td>
</tr>
<tr>
<td>6</td>
<td>0.447</td>
<td>n70_s/I1</td>
<td>processCounter_5_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.345</td>
</tr>
<tr>
<td>7</td>
<td>0.461</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.786</td>
<td>1.277</td>
</tr>
<tr>
<td>8</td>
<td>0.471</td>
<td>DIN_s5/I2</td>
<td>DIN_s2/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.385</td>
</tr>
<tr>
<td>9</td>
<td>0.471</td>
<td>n748_s0/I1</td>
<td>CS_s2/RESET</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.385</td>
</tr>
<tr>
<td>10</td>
<td>0.478</td>
<td>n70_s/I1</td>
<td>processCounter_6_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.376</td>
</tr>
<tr>
<td>11</td>
<td>0.509</td>
<td>n70_s/I1</td>
<td>processCounter_7_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.407</td>
</tr>
<tr>
<td>12</td>
<td>0.540</td>
<td>n70_s/I1</td>
<td>processCounter_8_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.438</td>
</tr>
<tr>
<td>13</td>
<td>0.571</td>
<td>n70_s/I1</td>
<td>processCounter_9_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.469</td>
</tr>
<tr>
<td>14</td>
<td>0.602</td>
<td>n70_s/I1</td>
<td>processCounter_10_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.500</td>
</tr>
<tr>
<td>15</td>
<td>0.633</td>
<td>n70_s/I1</td>
<td>processCounter_11_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.531</td>
</tr>
<tr>
<td>16</td>
<td>0.635</td>
<td>n764_s0/I0</td>
<td>recieveADC_2_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.549</td>
</tr>
<tr>
<td>17</td>
<td>0.664</td>
<td>n70_s/I1</td>
<td>processCounter_12_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.562</td>
</tr>
<tr>
<td>18</td>
<td>0.695</td>
<td>n70_s/I1</td>
<td>processCounter_13_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-1.869</td>
<td>2.593</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>gw_gao_inst_0/u_ao_top/word_count_13_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/word_count_13_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>inst_1/counter_0_s0/Q</td>
<td>inst_1/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>forcedRotationCounter_0_s1/Q</td>
<td>forcedRotationCounter_0_s1/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>dutyCounter_1_s0/Q</td>
<td>dutyCounter_1_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>HSCounter_0_s0/Q</td>
<td>HSCounter_0_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.193</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-0.549</td>
<td>1.283</td>
</tr>
<tr>
<td>2</td>
<td>9.193</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-0.549</td>
<td>1.283</td>
</tr>
<tr>
<td>3</td>
<td>9.193</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-0.549</td>
<td>1.283</td>
</tr>
<tr>
<td>4</td>
<td>7.994</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.792</td>
</tr>
<tr>
<td>5</td>
<td>7.994</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.792</td>
</tr>
<tr>
<td>6</td>
<td>7.994</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.792</td>
</tr>
<tr>
<td>7</td>
<td>7.994</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.792</td>
</tr>
<tr>
<td>8</td>
<td>7.994</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.792</td>
</tr>
<tr>
<td>9</td>
<td>8.476</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.310</td>
</tr>
<tr>
<td>10</td>
<td>8.476</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.310</td>
</tr>
<tr>
<td>11</td>
<td>8.476</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.310</td>
</tr>
<tr>
<td>12</td>
<td>8.476</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.310</td>
</tr>
<tr>
<td>13</td>
<td>8.476</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.310</td>
</tr>
<tr>
<td>14</td>
<td>8.476</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.310</td>
</tr>
<tr>
<td>15</td>
<td>8.476</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.310</td>
</tr>
<tr>
<td>16</td>
<td>8.476</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.310</td>
</tr>
<tr>
<td>17</td>
<td>8.476</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.310</td>
</tr>
<tr>
<td>18</td>
<td>8.487</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.299</td>
</tr>
<tr>
<td>19</td>
<td>8.487</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.299</td>
</tr>
<tr>
<td>20</td>
<td>8.487</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.299</td>
</tr>
<tr>
<td>21</td>
<td>8.487</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.299</td>
</tr>
<tr>
<td>22</td>
<td>8.496</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.289</td>
</tr>
<tr>
<td>23</td>
<td>8.496</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.289</td>
</tr>
<tr>
<td>24</td>
<td>8.503</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.283</td>
</tr>
<tr>
<td>25</td>
<td>8.512</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.171</td>
<td>1.274</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.171</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.698</td>
<td>0.915</td>
</tr>
<tr>
<td>2</td>
<td>0.171</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.698</td>
<td>0.915</td>
</tr>
<tr>
<td>3</td>
<td>0.171</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.698</td>
<td>0.915</td>
</tr>
<tr>
<td>4</td>
<td>10.922</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.849</td>
</tr>
<tr>
<td>5</td>
<td>10.922</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.849</td>
</tr>
<tr>
<td>6</td>
<td>10.922</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.849</td>
</tr>
<tr>
<td>7</td>
<td>10.922</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.849</td>
</tr>
<tr>
<td>8</td>
<td>10.922</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.849</td>
</tr>
<tr>
<td>9</td>
<td>10.922</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.849</td>
</tr>
<tr>
<td>10</td>
<td>10.922</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.849</td>
</tr>
<tr>
<td>11</td>
<td>10.922</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.849</td>
</tr>
<tr>
<td>12</td>
<td>10.922</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.849</td>
</tr>
<tr>
<td>13</td>
<td>10.980</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.907</td>
</tr>
<tr>
<td>14</td>
<td>10.985</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.912</td>
</tr>
<tr>
<td>15</td>
<td>10.985</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.912</td>
</tr>
<tr>
<td>16</td>
<td>10.987</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.915</td>
</tr>
<tr>
<td>17</td>
<td>10.993</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.920</td>
</tr>
<tr>
<td>18</td>
<td>10.993</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.920</td>
</tr>
<tr>
<td>19</td>
<td>10.993</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.920</td>
</tr>
<tr>
<td>20</td>
<td>10.993</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>0.920</td>
</tr>
<tr>
<td>21</td>
<td>11.264</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>1.191</td>
</tr>
<tr>
<td>22</td>
<td>11.264</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>1.191</td>
</tr>
<tr>
<td>23</td>
<td>11.264</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>1.191</td>
</tr>
<tr>
<td>24</td>
<td>11.264</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>1.191</td>
</tr>
<tr>
<td>25</td>
<td>11.264</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s3/CLEAR</td>
<td>AD_CLK_d:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>-10.000</td>
<td>0.088</td>
<td>1.191</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.843</td>
<td>9.093</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>forcedRotationCounter_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.843</td>
<td>9.093</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>forcedRotationCounter_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.843</td>
<td>9.093</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.843</td>
<td>9.093</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.843</td>
<td>9.093</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.843</td>
<td>9.093</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>forcedRotationCounter_0_s1</td>
</tr>
<tr>
<td>7</td>
<td>7.843</td>
<td>9.093</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.843</td>
<td>9.093</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.843</td>
<td>9.093</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>rotateState_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.843</td>
<td>9.093</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>display7seg_8_s0/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">display7seg_8_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n381_s56/I0</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n381_s56/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n382_s60/I2</td>
</tr>
<tr>
<td>6.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n382_s60/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n382_s45/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n382_s45/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n382_s33/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n382_s33/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>n381_s69/I2</td>
</tr>
<tr>
<td>10.884</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">n381_s69/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n381_s49/I1</td>
</tr>
<tr>
<td>12.402</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s49/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>n381_s33/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s33/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>n381_s25/I1</td>
</tr>
<tr>
<td>15.417</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n381_s25/F</td>
</tr>
<tr>
<td>16.249</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>n382_s27/I3</td>
</tr>
<tr>
<td>17.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">n382_s27/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>n382_s23/I3</td>
</tr>
<tr>
<td>18.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">n382_s23/F</td>
</tr>
<tr>
<td>19.287</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td>n384_s22/I0</td>
</tr>
<tr>
<td>20.386</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td style=" background: #97FFFF;">n384_s22/F</td>
</tr>
<tr>
<td>23.473</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">anode_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>anode_4_s1/CLK</td>
</tr>
<tr>
<td>21.363</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[B]</td>
<td>anode_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.309, 52.093%; route: 9.942, 45.796%; tC2Q: 0.458, 2.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>display7seg_8_s0/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">display7seg_8_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n381_s56/I0</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n381_s56/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n382_s60/I2</td>
</tr>
<tr>
<td>6.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n382_s60/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n382_s45/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n382_s45/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n382_s33/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n382_s33/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>n381_s69/I2</td>
</tr>
<tr>
<td>10.884</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">n381_s69/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n381_s49/I1</td>
</tr>
<tr>
<td>12.402</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s49/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>n381_s33/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s33/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>n381_s25/I1</td>
</tr>
<tr>
<td>15.417</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n381_s25/F</td>
</tr>
<tr>
<td>16.249</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>n382_s27/I3</td>
</tr>
<tr>
<td>17.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">n382_s27/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>n382_s23/I3</td>
</tr>
<tr>
<td>18.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">n382_s23/F</td>
</tr>
<tr>
<td>19.287</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td>n387_s20/I1</td>
</tr>
<tr>
<td>20.386</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td style=" background: #97FFFF;">n387_s20/F</td>
</tr>
<tr>
<td>23.308</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">anode_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2/CLK</td>
</tr>
<tr>
<td>21.363</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.309, 52.491%; route: 9.777, 45.382%; tC2Q: 0.458, 2.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>display7seg_8_s0/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">display7seg_8_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n381_s56/I0</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n381_s56/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n382_s60/I2</td>
</tr>
<tr>
<td>6.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n382_s60/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n382_s45/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n382_s45/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n382_s33/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n382_s33/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>n381_s69/I2</td>
</tr>
<tr>
<td>10.884</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">n381_s69/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n381_s49/I1</td>
</tr>
<tr>
<td>12.402</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s49/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>n381_s33/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s33/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>n381_s25/I1</td>
</tr>
<tr>
<td>15.417</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n381_s25/F</td>
</tr>
<tr>
<td>16.249</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>n382_s27/I3</td>
</tr>
<tr>
<td>17.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">n382_s27/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>n382_s23/I3</td>
</tr>
<tr>
<td>18.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">n382_s23/F</td>
</tr>
<tr>
<td>19.287</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>n385_s22/I0</td>
</tr>
<tr>
<td>20.386</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">n385_s22/F</td>
</tr>
<tr>
<td>23.302</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">anode_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>anode_3_s1/CLK</td>
</tr>
<tr>
<td>21.363</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>anode_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.309, 52.504%; route: 9.772, 45.368%; tC2Q: 0.458, 2.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>display7seg_8_s0/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">display7seg_8_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n381_s56/I0</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n381_s56/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n382_s60/I2</td>
</tr>
<tr>
<td>6.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n382_s60/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n382_s45/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n382_s45/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n382_s33/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n382_s33/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>n381_s69/I2</td>
</tr>
<tr>
<td>10.884</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">n381_s69/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n381_s49/I1</td>
</tr>
<tr>
<td>12.402</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s49/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>n381_s33/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s33/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>n381_s25/I1</td>
</tr>
<tr>
<td>15.417</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n381_s25/F</td>
</tr>
<tr>
<td>16.249</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>n382_s27/I3</td>
</tr>
<tr>
<td>17.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">n382_s27/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>n382_s23/I3</td>
</tr>
<tr>
<td>18.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">n382_s23/F</td>
</tr>
<tr>
<td>19.278</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>n383_s21/I3</td>
</tr>
<tr>
<td>20.100</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">n383_s21/F</td>
</tr>
<tr>
<td>23.016</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[B]</td>
<td style=" font-weight:bold;">anode_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2/CLK</td>
</tr>
<tr>
<td>21.363</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.032, 51.908%; route: 9.763, 45.935%; tC2Q: 0.458, 2.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>display7seg_8_s0/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">display7seg_8_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n381_s56/I0</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n381_s56/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n382_s60/I2</td>
</tr>
<tr>
<td>6.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n382_s60/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n382_s45/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n382_s45/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n382_s33/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n382_s33/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>n381_s69/I2</td>
</tr>
<tr>
<td>10.884</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">n381_s69/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n381_s49/I1</td>
</tr>
<tr>
<td>12.402</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s49/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>n381_s33/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s33/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>n381_s25/I1</td>
</tr>
<tr>
<td>15.417</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n381_s25/F</td>
</tr>
<tr>
<td>16.249</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>n382_s27/I3</td>
</tr>
<tr>
<td>17.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">n382_s27/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>n382_s23/I3</td>
</tr>
<tr>
<td>18.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">n382_s23/F</td>
</tr>
<tr>
<td>19.273</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td>n386_s22/I2</td>
</tr>
<tr>
<td>20.305</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">n386_s22/F</td>
</tr>
<tr>
<td>22.408</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">anode_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>anode_2_s1/CLK</td>
</tr>
<tr>
<td>21.363</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>anode_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.242, 54.454%; route: 8.944, 43.325%; tC2Q: 0.458, 2.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>display7seg_8_s0/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">display7seg_8_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n381_s56/I0</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n381_s56/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n382_s60/I2</td>
</tr>
<tr>
<td>6.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n382_s60/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n382_s45/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n382_s45/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n382_s33/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n382_s33/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>n381_s69/I2</td>
</tr>
<tr>
<td>10.884</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">n381_s69/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n381_s49/I1</td>
</tr>
<tr>
<td>12.402</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s49/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>n381_s33/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s33/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>n382_s38/I0</td>
</tr>
<tr>
<td>15.417</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">n382_s38/F</td>
</tr>
<tr>
<td>16.238</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>n382_s30/I1</td>
</tr>
<tr>
<td>17.337</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">n382_s30/F</td>
</tr>
<tr>
<td>17.343</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>n382_s24/I2</td>
</tr>
<tr>
<td>17.969</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">n382_s24/F</td>
</tr>
<tr>
<td>19.124</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>anode_1_s4/I2</td>
</tr>
<tr>
<td>20.185</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">anode_1_s4/F</td>
</tr>
<tr>
<td>22.585</td>
<td>2.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">anode_1_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2/CLK</td>
</tr>
<tr>
<td>21.720</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.798, 51.859%; route: 9.566, 45.940%; tC2Q: 0.458, 2.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>display7seg_8_s0/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">display7seg_8_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n381_s56/I0</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n381_s56/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n382_s60/I2</td>
</tr>
<tr>
<td>6.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n382_s60/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n382_s45/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n382_s45/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n382_s33/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n382_s33/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>n381_s69/I2</td>
</tr>
<tr>
<td>10.884</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">n381_s69/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n381_s49/I1</td>
</tr>
<tr>
<td>12.402</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s49/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>n381_s33/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s33/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>n381_s25/I1</td>
</tr>
<tr>
<td>15.417</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n381_s25/F</td>
</tr>
<tr>
<td>16.249</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>n382_s27/I3</td>
</tr>
<tr>
<td>17.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">n382_s27/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>n382_s23/I3</td>
</tr>
<tr>
<td>18.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">n382_s23/F</td>
</tr>
<tr>
<td>19.287</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>n382_s22/I0</td>
</tr>
<tr>
<td>20.386</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td style=" background: #97FFFF;">n382_s22/F</td>
</tr>
<tr>
<td>22.174</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">anode_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>anode_6_s1/CLK</td>
</tr>
<tr>
<td>21.363</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>anode_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.309, 55.406%; route: 8.644, 42.348%; tC2Q: 0.458, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>display7seg_8_s0/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">display7seg_8_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n381_s56/I0</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n381_s56/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n382_s60/I2</td>
</tr>
<tr>
<td>6.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n382_s60/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n382_s45/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n382_s45/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n382_s33/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n382_s33/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>n381_s69/I2</td>
</tr>
<tr>
<td>10.884</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">n381_s69/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n381_s49/I1</td>
</tr>
<tr>
<td>12.402</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s49/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>n381_s33/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s33/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>n381_s25/I1</td>
</tr>
<tr>
<td>15.417</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n381_s25/F</td>
</tr>
<tr>
<td>16.233</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>n381_s22/I3</td>
</tr>
<tr>
<td>17.294</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">n381_s22/F</td>
</tr>
<tr>
<td>17.717</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>n381_s98/I3</td>
</tr>
<tr>
<td>18.519</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">n381_s98/F</td>
</tr>
<tr>
<td>18.955</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>anode_5_s4/I0</td>
</tr>
<tr>
<td>19.981</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">anode_5_s4/F</td>
</tr>
<tr>
<td>22.012</td>
<td>2.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td style=" font-weight:bold;">anode_5_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2/CLK</td>
</tr>
<tr>
<td>21.720</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.901, 53.834%; route: 8.890, 43.902%; tC2Q: 0.458, 2.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>display7seg_8_s0/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">display7seg_8_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n381_s56/I0</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n381_s56/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n382_s60/I2</td>
</tr>
<tr>
<td>6.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n382_s60/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n382_s45/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n382_s45/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n382_s33/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n382_s33/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>n381_s69/I2</td>
</tr>
<tr>
<td>10.884</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">n381_s69/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n381_s49/I1</td>
</tr>
<tr>
<td>12.402</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s49/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>n381_s33/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s33/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>n381_s25/I1</td>
</tr>
<tr>
<td>15.417</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n381_s25/F</td>
</tr>
<tr>
<td>16.233</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>n381_s22/I3</td>
</tr>
<tr>
<td>17.294</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">n381_s22/F</td>
</tr>
<tr>
<td>17.717</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>n381_s98/I3</td>
</tr>
<tr>
<td>18.539</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">n381_s98/F</td>
</tr>
<tr>
<td>21.610</td>
<td>3.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">anode_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3/CLK</td>
</tr>
<tr>
<td>21.363</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.895, 49.857%; route: 9.493, 47.834%; tC2Q: 0.458, 2.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>display7seg_8_s0/CLK</td>
</tr>
<tr>
<td>2.222</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">display7seg_8_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n381_s56/I0</td>
</tr>
<tr>
<td>4.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n381_s56/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n382_s60/I2</td>
</tr>
<tr>
<td>6.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n382_s60/F</td>
</tr>
<tr>
<td>6.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n382_s45/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n382_s45/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n382_s33/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n382_s33/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>n381_s69/I2</td>
</tr>
<tr>
<td>10.884</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">n381_s69/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>n381_s49/I1</td>
</tr>
<tr>
<td>12.402</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s49/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>n381_s33/I2</td>
</tr>
<tr>
<td>13.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">n381_s33/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>n381_s25/I1</td>
</tr>
<tr>
<td>15.417</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n381_s25/F</td>
</tr>
<tr>
<td>16.249</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>n382_s27/I3</td>
</tr>
<tr>
<td>17.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">n382_s27/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>n382_s23/I3</td>
</tr>
<tr>
<td>18.453</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">n382_s23/F</td>
</tr>
<tr>
<td>18.475</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td>anode_7_s5/I0</td>
</tr>
<tr>
<td>19.501</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td style=" background: #97FFFF;">anode_7_s5/F</td>
</tr>
<tr>
<td>21.436</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">anode_7_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.763</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3/CLK</td>
</tr>
<tr>
<td>21.720</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.236, 57.114%; route: 7.979, 40.556%; tC2Q: 0.458, 2.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.763, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.432</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.741</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>n584_s0/I0</td>
</tr>
<tr>
<td>16.543</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">n584_s0/F</td>
</tr>
<tr>
<td>18.583</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">oldHS_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>oldHS_1_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>oldHS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.426, 28.266%; route: 3.768, 43.903%; tC2Q: 2.389, 27.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.432</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.741</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>n584_s0/I0</td>
</tr>
<tr>
<td>16.543</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">n584_s0/F</td>
</tr>
<tr>
<td>18.583</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[B]</td>
<td style=" font-weight:bold;">oldHS_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[B]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[B]</td>
<td>oldHS_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.426, 28.266%; route: 3.768, 43.903%; tC2Q: 2.389, 27.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.432</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.741</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>n584_s0/I0</td>
</tr>
<tr>
<td>16.543</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">n584_s0/F</td>
</tr>
<tr>
<td>18.161</td>
<td>1.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">oldHS_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>oldHS_0_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oldHS_0_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>oldHS_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.426, 29.726%; route: 3.347, 41.005%; tC2Q: 2.389, 29.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.944</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">HSCounter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>HSCounter_6_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HSCounter_6_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>HSCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 26.987%; route: 1.951, 32.824%; tC2Q: 2.389, 40.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.944</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" font-weight:bold;">HSCounter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>HSCounter_7_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HSCounter_7_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>HSCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 26.987%; route: 1.951, 32.824%; tC2Q: 2.389, 40.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.581</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" font-weight:bold;">HSCounter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>HSCounter_1_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HSCounter_1_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>HSCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 28.743%; route: 1.588, 28.455%; tC2Q: 2.389, 42.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.581</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">HSCounter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>HSCounter_2_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HSCounter_2_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>HSCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 28.743%; route: 1.588, 28.455%; tC2Q: 2.389, 42.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.581</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" font-weight:bold;">HSCounter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>HSCounter_3_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HSCounter_3_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>HSCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 28.743%; route: 1.588, 28.455%; tC2Q: 2.389, 42.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.581</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" font-weight:bold;">HSCounter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>HSCounter_4_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HSCounter_4_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>HSCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 28.743%; route: 1.588, 28.455%; tC2Q: 2.389, 42.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.581</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" font-weight:bold;">HSCounter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>HSCounter_5_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HSCounter_5_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>HSCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 28.743%; route: 1.588, 28.455%; tC2Q: 2.389, 42.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>isRotate_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" font-weight:bold;">n114_s0/I1</td>
</tr>
<tr>
<td>13.191</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>13.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>n75_s0/I2</td>
</tr>
<tr>
<td>14.412</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>15.571</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">isRotate_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>isRotate_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>isRotate_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>isRotate_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 28.790%; route: 1.579, 28.337%; tC2Q: 2.389, 42.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n752_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.343</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td style=" font-weight:bold;">n752_s1/I0</td>
</tr>
<tr>
<td>12.969</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">n752_s1/F</td>
</tr>
<tr>
<td>14.130</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>n756_s0/I3</td>
</tr>
<tr>
<td>15.191</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">n756_s0/F</td>
</tr>
<tr>
<td>15.527</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">recieveADC_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>recieveADC_6_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_6_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>recieveADC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.687, 30.522%; route: 1.497, 27.080%; tC2Q: 2.343, 42.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n752_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.343</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td style=" font-weight:bold;">n752_s1/I0</td>
</tr>
<tr>
<td>12.969</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">n752_s1/F</td>
</tr>
<tr>
<td>14.120</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>n758_s1/I3</td>
</tr>
<tr>
<td>15.181</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">n758_s1/F</td>
</tr>
<tr>
<td>15.517</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">recieveADC_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>recieveADC_5_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_5_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>recieveADC_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.687, 30.576%; route: 1.487, 26.951%; tC2Q: 2.343, 42.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n444_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>rotateState_0_s1/CLK</td>
</tr>
<tr>
<td>3.063</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">rotateState_0_s1/Q</td>
</tr>
<tr>
<td>3.887</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>n429_s11/I2</td>
</tr>
<tr>
<td>4.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">n429_s11/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">_LR_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n444_15</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R14C35[0][B]</td>
<td>n444_s9/F</td>
</tr>
<tr>
<td>12.365</td>
<td>2.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>_LR_s0/G</td>
</tr>
<tr>
<td>12.335</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LR_s0</td>
</tr>
<tr>
<td>11.935</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>_LR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 44.593%; route: 0.824, 35.602%; tC2Q: 0.458, 19.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.365, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>n752_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.343</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td style=" font-weight:bold;">n752_s1/I0</td>
</tr>
<tr>
<td>12.969</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">n752_s1/F</td>
</tr>
<tr>
<td>14.130</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>n760_s0/I3</td>
</tr>
<tr>
<td>15.156</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">n760_s0/F</td>
</tr>
<tr>
<td>15.492</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">recieveADC_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>recieveADC_4_s0/CLK</td>
</tr>
<tr>
<td>22.574</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_4_s0</td>
</tr>
<tr>
<td>22.531</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>recieveADC_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 30.079%; route: 1.497, 27.253%; tC2Q: 2.343, 42.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1.985</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.586, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.980</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/SUM</td>
</tr>
<tr>
<td>1.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">processCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 19.896%; route: 0.000, 0.000%; tC2Q: 1.586, 80.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.888</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>2.314</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">n69_s/SUM</td>
</tr>
<tr>
<td>2.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">processCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>processCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>processCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 31.456%; route: 0.000, 0.000%; tC2Q: 1.586, 68.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n705_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>1.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">n705_s0/I3</td>
</tr>
<tr>
<td>2.318</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">n705_s0/F</td>
</tr>
<tr>
<td>2.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">DIN_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DIN_s2</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 31.318%; route: 0.000, 0.000%; tC2Q: 1.592, 68.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n264_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>1.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">n264_s1/I1</td>
</tr>
<tr>
<td>2.318</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">n264_s1/F</td>
</tr>
<tr>
<td>2.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">CS_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CS_s2</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 31.318%; route: 0.000, 0.000%; tC2Q: 1.592, 68.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.888</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.919</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>2.345</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">n68_s/SUM</td>
</tr>
<tr>
<td>2.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" font-weight:bold;">processCounter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>processCounter_5_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>processCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.759, 32.362%; route: 0.000, 0.000%; tC2Q: 1.586, 67.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>101.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>102.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
</tr>
<tr>
<td>102.774</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/n726_s0/I1</td>
</tr>
<tr>
<td>103.146</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n726_s0/F</td>
</tr>
<tr>
<td>103.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>102.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>102.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>102.685</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.133%; route: 0.572, 44.762%; tC2Q: 0.333, 26.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>DIN_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>1.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">DIN_s5/I2</td>
</tr>
<tr>
<td>2.148</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">DIN_s5/F</td>
</tr>
<tr>
<td>2.385</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">DIN_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DIN_s2</td>
</tr>
<tr>
<td>1.914</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.313%; route: 0.237, 9.929%; tC2Q: 1.592, 66.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>n748_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>1.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" font-weight:bold;">n748_s0/I1</td>
</tr>
<tr>
<td>2.148</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">n748_s0/F</td>
</tr>
<tr>
<td>2.385</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">CS_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CS_s2</td>
</tr>
<tr>
<td>1.914</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.313%; route: 0.237, 9.929%; tC2Q: 1.592, 66.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.888</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.919</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.950</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>2.376</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">n67_s/SUM</td>
</tr>
<tr>
<td>2.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">processCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>processCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 33.244%; route: 0.000, 0.000%; tC2Q: 1.586, 66.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.888</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.919</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.950</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.981</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>2.407</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">n66_s/SUM</td>
</tr>
<tr>
<td>2.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>processCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.821, 34.104%; route: 0.000, 0.000%; tC2Q: 1.586, 65.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.888</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.919</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.950</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.981</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>2.012</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>2.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>2.438</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">n65_s/SUM</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">processCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>processCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_8_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>processCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 34.942%; route: 0.000, 0.000%; tC2Q: 1.586, 65.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.888</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.919</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.950</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.981</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>2.012</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>2.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>2.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>2.469</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">n64_s/SUM</td>
</tr>
<tr>
<td>2.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" font-weight:bold;">processCounter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>processCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.883, 35.758%; route: 0.000, 0.000%; tC2Q: 1.586, 64.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.888</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.919</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.950</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.981</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>2.012</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>2.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>2.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>2.074</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>2.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>2.500</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">n63_s/SUM</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" font-weight:bold;">processCounter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td>processCounter_10_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_10_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[2][A]</td>
<td>processCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.914, 36.555%; route: 0.000, 0.000%; tC2Q: 1.586, 63.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.888</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.919</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.950</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.981</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>2.012</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>2.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>2.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>2.074</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>2.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>2.105</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>2.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>2.531</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">n62_s/SUM</td>
</tr>
<tr>
<td>2.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>processCounter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.945, 37.332%; route: 0.000, 0.000%; tC2Q: 1.586, 62.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>n764_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">n764_s0/I0</td>
</tr>
<tr>
<td>2.312</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">n764_s0/F</td>
</tr>
<tr>
<td>2.549</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">recieveADC_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>recieveADC_2_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_2_s0</td>
</tr>
<tr>
<td>1.914</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>recieveADC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 28.480%; route: 0.237, 9.289%; tC2Q: 1.586, 62.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.888</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.919</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.950</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.981</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>2.012</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>2.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>2.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>2.074</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>2.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>2.105</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>2.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>2.136</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">n62_s/COUT</td>
</tr>
<tr>
<td>2.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C33[0][A]</td>
<td>n61_s/CIN</td>
</tr>
<tr>
<td>2.562</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">n61_s/SUM</td>
</tr>
<tr>
<td>2.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">processCounter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>processCounter_12_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_12_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>processCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.976, 38.090%; route: 0.000, 0.000%; tC2Q: 1.586, 61.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>n70_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R13C31[1][B]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">n70_s/I1</td>
</tr>
<tr>
<td>1.888</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">n70_s/COUT</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>n69_s/CIN</td>
</tr>
<tr>
<td>1.919</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">n69_s/COUT</td>
</tr>
<tr>
<td>1.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td>n68_s/CIN</td>
</tr>
<tr>
<td>1.950</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">n68_s/COUT</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][A]</td>
<td>n67_s/CIN</td>
</tr>
<tr>
<td>1.981</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">n67_s/COUT</td>
</tr>
<tr>
<td>1.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][B]</td>
<td>n66_s/CIN</td>
</tr>
<tr>
<td>2.012</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">n66_s/COUT</td>
</tr>
<tr>
<td>2.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][A]</td>
<td>n65_s/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>2.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>2.074</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>2.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>2.105</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>2.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C32[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>2.136</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">n62_s/COUT</td>
</tr>
<tr>
<td>2.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C33[0][A]</td>
<td>n61_s/CIN</td>
</tr>
<tr>
<td>2.167</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">n61_s/COUT</td>
</tr>
<tr>
<td>2.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C33[0][B]</td>
<td>n60_s/CIN</td>
</tr>
<tr>
<td>2.593</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">n60_s/SUM</td>
</tr>
<tr>
<td>2.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" font-weight:bold;">processCounter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>processCounter_13_s0/CLK</td>
</tr>
<tr>
<td>1.899</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_13_s0</td>
</tr>
<tr>
<td>1.899</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>processCounter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.007, 38.830%; route: 0.000, 0.000%; tC2Q: 1.586, 61.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/bit_count_2_s1/Q</td>
</tr>
<tr>
<td>2.990</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/n381_s1/I3</td>
</tr>
<tr>
<td>3.362</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n381_s1/F</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/bit_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/word_count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/word_count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_13_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_13_s0/Q</td>
</tr>
<tr>
<td>2.990</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_to_word_counter_13_s1/I3</td>
</tr>
<tr>
<td>3.362</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/data_to_word_counter_13_s1/F</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_13_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_15_s0/Q</td>
</tr>
<tr>
<td>2.990</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_to_word_counter_15_s1/I2</td>
</tr>
<tr>
<td>3.362</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/data_to_word_counter_15_s1/F</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_1/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_1/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>inst_1/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">inst_1/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>inst_1/n24_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">inst_1/n24_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">inst_1/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>inst_1/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>inst_1/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>forcedRotationCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>forcedRotationCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_0_s1/Q</td>
</tr>
<tr>
<td>2.204</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>n27_s3/I0</td>
</tr>
<tr>
<td>2.576</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">n27_s3/F</td>
</tr>
<tr>
<td>2.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>forcedRotationCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>forcedRotationCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>dutyCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">dutyCounter_1_s0/Q</td>
</tr>
<tr>
<td>2.204</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>n287_s3/I1</td>
</tr>
<tr>
<td>2.576</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">n287_s3/F</td>
</tr>
<tr>
<td>2.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">dutyCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>dutyCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>dutyCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>HSCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>HSCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.202</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">HSCounter_0_s0/Q</td>
</tr>
<tr>
<td>2.204</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>n90_s2/I0</td>
</tr>
<tr>
<td>2.576</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>2.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">HSCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>HSCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>HSCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>103.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>90.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>92.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>93.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>94.058</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>103.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>103.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>103.251</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 64.268%; tC2Q: 0.458, 35.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>103.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>90.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>92.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>93.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>94.058</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>103.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>103.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>103.251</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 64.268%; tC2Q: 0.458, 35.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>103.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>90.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>92.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>93.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>94.058</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.964</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>103.325</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>103.295</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>103.251</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 64.268%; tC2Q: 0.458, 35.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.964, 59.066%; route: 1.361, 40.934%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.568</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s3/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.334, 74.427%; tC2Q: 0.458, 25.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.568</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s3/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.334, 74.427%; tC2Q: 0.458, 25.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.568</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s3/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.334, 74.427%; tC2Q: 0.458, 25.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.568</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s3/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.334, 74.427%; tC2Q: 0.458, 25.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.568</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s3/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.334, 74.427%; tC2Q: 0.458, 25.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.085</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.085</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s3/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.085</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.085</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.085</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.085</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.085</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.085</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.085</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.074</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s3/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 64.705%; tC2Q: 0.458, 35.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.074</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 64.705%; tC2Q: 0.458, 35.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.074</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 64.705%; tC2Q: 0.458, 35.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.074</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 64.705%; tC2Q: 0.458, 35.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.065</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 64.455%; tC2Q: 0.458, 35.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.065</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 64.455%; tC2Q: 0.458, 35.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.058</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 64.268%; tC2Q: 0.458, 35.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.049</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>22.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>22.561</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 64.012%; tC2Q: 0.458, 35.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>51.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>52.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>52.871</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 63.561%; tC2Q: 0.333, 36.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>51.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>52.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>52.871</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 63.561%; tC2Q: 0.333, 36.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>51.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>52.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>52.871</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 63.561%; tC2Q: 0.333, 36.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.806</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.806</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s3/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.806</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.806</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.806</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.806</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.806</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.806</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.806</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.864</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.259%; tC2Q: 0.333, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.869</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.469%; tC2Q: 0.333, 36.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.869</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.579, 63.469%; tC2Q: 0.333, 36.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.871</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 63.561%; tC2Q: 0.333, 36.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.876</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s3/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.587, 63.767%; tC2Q: 0.333, 36.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.876</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.587, 63.767%; tC2Q: 0.333, 36.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.876</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.587, 63.767%; tC2Q: 0.333, 36.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>12.876</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.587, 63.767%; tC2Q: 0.333, 36.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.148</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s3/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.018%; tC2Q: 0.333, 27.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.148</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s3/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.018%; tC2Q: 0.333, 27.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.148</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s3/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.018%; tC2Q: 0.333, 27.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.148</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s3/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.018%; tC2Q: 0.333, 27.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.956</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>12.290</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>25</td>
<td>R17C24[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.148</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>79</td>
<td>R13C20[0][A]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s3/CLK</td>
</tr>
<tr>
<td>1.884</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.018%; tC2Q: 0.333, 27.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.869, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>forcedRotationCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>forcedRotationCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>forcedRotationCounter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>forcedRotationCounter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>forcedRotationCounter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>forcedRotationCounter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>forcedRotationCounter_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>forcedRotationCounter_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>forcedRotationCounter_0_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rotateState_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>rotateState_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>rotateState_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rotateState_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>rotateState_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>rotateState_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rotateState_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>rotateState_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>rotateState_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.093</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>12.775</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>21.869</td>
<td>1.869</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>143</td>
<td>control0[0]</td>
<td>7.346</td>
<td>1.726</td>
</tr>
<tr>
<td>79</td>
<td>AD_CLK_d</td>
<td>7.017</td>
<td>3.591</td>
</tr>
<tr>
<td>41</td>
<td>disp_digit[0]</td>
<td>-1.864</td>
<td>3.134</td>
</tr>
<tr>
<td>40</td>
<td>disp_digit[1]</td>
<td>-0.817</td>
<td>3.620</td>
</tr>
<tr>
<td>37</td>
<td>n36_3</td>
<td>43.637</td>
<td>2.959</td>
</tr>
<tr>
<td>30</td>
<td>processCounter[3]</td>
<td>-2.109</td>
<td>2.389</td>
</tr>
<tr>
<td>25</td>
<td>rst_ao</td>
<td>7.994</td>
<td>1.334</td>
</tr>
<tr>
<td>21</td>
<td>n485_5</td>
<td>39.693</td>
<td>2.796</td>
</tr>
<tr>
<td>19</td>
<td>internal_reg_start_dly[1]</td>
<td>15.663</td>
<td>1.155</td>
</tr>
<tr>
<td>19</td>
<td>data_out_shift_reg_15_9</td>
<td>40.618</td>
<td>1.360</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C21</td>
<td>83.33%</td>
</tr>
<tr>
<td>R15C22</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C34</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C22</td>
<td>76.39%</td>
</tr>
<tr>
<td>R13C32</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C22</td>
<td>76.39%</td>
</tr>
<tr>
<td>R16C24</td>
<td>75.00%</td>
</tr>
<tr>
<td>R16C20</td>
<td>75.00%</td>
</tr>
<tr>
<td>R13C35</td>
<td>73.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
