Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Logic_Unit_behav xil_defaultlib.Logic_Unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.NOR2
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.NAND2
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.Logic_Unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot Logic_Unit_behav
