# Half-adder-verilog
Half Adder implementation in Verilog HDL with RTL design and testbench.
