\hypertarget{struct_i2_c___type_def}{\section{I2\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_i2_c___type_def}\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}}
}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32l100xb.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i2_c___type_def_a91782f7b81475b0e3c3779273abd26aa}{C\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i2_c___type_def_a29eb47db03d5ad7e9b399f8895f1768c}{C\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i2_c___type_def_ae8269169fcbdc2ecb580208d99c2f89f}{O\-A\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i2_c___type_def_a73988a218be320999c74a641b3d6e3c1}{O\-A\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i2_c___type_def_a5c1beaa4935359da1c8f0ceb287f90be}{D\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i2_c___type_def_a639be124227c03bb3f5fe0e7faf84995}{S\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i2_c___type_def_ac509048af4b9ac67c808d584fdbc712e}{S\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i2_c___type_def_a4d81b61d23a54d0d1e28646c3bb9aac5}{C\-C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_i2_c___type_def_a9f1a5aee4a26b2fb30e08f88586c436d}{T\-R\-I\-S\-E}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

\subsection{Member Data Documentation}
\hypertarget{struct_i2_c___type_def_a4d81b61d23a54d0d1e28646c3bb9aac5}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!C\-C\-R@{C\-C\-R}}
\index{C\-C\-R@{C\-C\-R}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-C\-C\-R}}\label{struct_i2_c___type_def_a4d81b61d23a54d0d1e28646c3bb9aac5}
I2\-C Clock control register, Address offset\-: 0x1\-C \hypertarget{struct_i2_c___type_def_a91782f7b81475b0e3c3779273abd26aa}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-C\-R1}}\label{struct_i2_c___type_def_a91782f7b81475b0e3c3779273abd26aa}
I2\-C Control register 1, Address offset\-: 0x00 \hypertarget{struct_i2_c___type_def_a29eb47db03d5ad7e9b399f8895f1768c}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_i2_c___type_def_a29eb47db03d5ad7e9b399f8895f1768c}
I2\-C Control register 2, Address offset\-: 0x04 \hypertarget{struct_i2_c___type_def_a5c1beaa4935359da1c8f0ceb287f90be}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-D\-R}}\label{struct_i2_c___type_def_a5c1beaa4935359da1c8f0ceb287f90be}
I2\-C Data register, Address offset\-: 0x10 \hypertarget{struct_i2_c___type_def_ae8269169fcbdc2ecb580208d99c2f89f}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!O\-A\-R1@{O\-A\-R1}}
\index{O\-A\-R1@{O\-A\-R1}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{O\-A\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-O\-A\-R1}}\label{struct_i2_c___type_def_ae8269169fcbdc2ecb580208d99c2f89f}
I2\-C Own address register 1, Address offset\-: 0x08 \hypertarget{struct_i2_c___type_def_a73988a218be320999c74a641b3d6e3c1}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!O\-A\-R2@{O\-A\-R2}}
\index{O\-A\-R2@{O\-A\-R2}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{O\-A\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-O\-A\-R2}}\label{struct_i2_c___type_def_a73988a218be320999c74a641b3d6e3c1}
I2\-C Own address register 2, Address offset\-: 0x0\-C \hypertarget{struct_i2_c___type_def_a639be124227c03bb3f5fe0e7faf84995}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!S\-R1@{S\-R1}}
\index{S\-R1@{S\-R1}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-S\-R1}}\label{struct_i2_c___type_def_a639be124227c03bb3f5fe0e7faf84995}
I2\-C Status register 1, Address offset\-: 0x14 \hypertarget{struct_i2_c___type_def_ac509048af4b9ac67c808d584fdbc712e}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!S\-R2@{S\-R2}}
\index{S\-R2@{S\-R2}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-S\-R2}}\label{struct_i2_c___type_def_ac509048af4b9ac67c808d584fdbc712e}
I2\-C Status register 2, Address offset\-: 0x18 \hypertarget{struct_i2_c___type_def_a9f1a5aee4a26b2fb30e08f88586c436d}{\index{I2\-C\-\_\-\-Type\-Def@{I2\-C\-\_\-\-Type\-Def}!T\-R\-I\-S\-E@{T\-R\-I\-S\-E}}
\index{T\-R\-I\-S\-E@{T\-R\-I\-S\-E}!I2C_TypeDef@{I2\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-R\-I\-S\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I2\-C\-\_\-\-Type\-Def\-::\-T\-R\-I\-S\-E}}\label{struct_i2_c___type_def_a9f1a5aee4a26b2fb30e08f88586c436d}
I2\-C T\-R\-I\-S\-E register, Address offset\-: 0x20 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xb_8h}{stm32l100xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xba_8h}{stm32l100xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xc_8h}{stm32l100xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xb_8h}{stm32l151xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xba_8h}{stm32l151xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xc_8h}{stm32l151xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xca_8h}{stm32l151xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xd_8h}{stm32l151xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xdx_8h}{stm32l151xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xe_8h}{stm32l151xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xb_8h}{stm32l152xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xba_8h}{stm32l152xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xc_8h}{stm32l152xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xca_8h}{stm32l152xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xd_8h}{stm32l152xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xdx_8h}{stm32l152xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xe_8h}{stm32l152xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xc_8h}{stm32l162xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xca_8h}{stm32l162xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xd_8h}{stm32l162xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xdx_8h}{stm32l162xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xe_8h}{stm32l162xe.\-h}\end{DoxyCompactItemize}
