
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/astar_23B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2670768 heartbeat IPC: 3.74424 cumulative IPC: 3.74424 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2670768 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 25624248 heartbeat IPC: 0.435664 cumulative IPC: 0.435664 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 49942631 heartbeat IPC: 0.411211 cumulative IPC: 0.423085 (Simulation time: 0 hr 1 min 53 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 74803016 heartbeat IPC: 0.402246 cumulative IPC: 0.415903 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 99016198 heartbeat IPC: 0.412998 cumulative IPC: 0.415173 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 123575597 heartbeat IPC: 0.407176 cumulative IPC: 0.413548 (Simulation time: 0 hr 3 min 54 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 146627265 heartbeat IPC: 0.433808 cumulative IPC: 0.416793 (Simulation time: 0 hr 4 min 33 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 170675051 heartbeat IPC: 0.415839 cumulative IPC: 0.416656 (Simulation time: 0 hr 5 min 16 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 195282361 heartbeat IPC: 0.406383 cumulative IPC: 0.415344 (Simulation time: 0 hr 5 min 57 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 218835415 heartbeat IPC: 0.424573 cumulative IPC: 0.416349 (Simulation time: 0 hr 6 min 41 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 242868254 heartbeat IPC: 0.416097 cumulative IPC: 0.416324 (Simulation time: 0 hr 7 min 24 sec) 
Finished CPU 0 instructions: 100000001 cycles: 240197486 cumulative IPC: 0.416324 (Simulation time: 0 hr 7 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.416324 instructions: 100000001 cycles: 240197486
cpu0_DTLB TOTAL     ACCESS:   24054205  HIT:   21626359  MISS:    2427846
cpu0_DTLB LOAD      ACCESS:   21285538  HIT:   19103600  MISS:    2181938
cpu0_DTLB RFO       ACCESS:    2768667  HIT:    2522759  MISS:     245908
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.5704 cycles
cpu0_ITLB TOTAL     ACCESS:   12810368  HIT:   12810358  MISS:         10
cpu0_ITLB LOAD      ACCESS:   12810368  HIT:   12810358  MISS:         10
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 239.6 cycles
cpu0_L1I TOTAL     ACCESS:       4967  HIT:       4866  MISS:        101
cpu0_L1I LOAD      ACCESS:       4967  HIT:       4866  MISS:        101
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 202.327 cycles
cpu0_STLB TOTAL     ACCESS:    2427856  HIT:    2026646  MISS:     401210
cpu0_STLB LOAD      ACCESS:    2181948  HIT:    1847062  MISS:     334886
cpu0_STLB RFO       ACCESS:     245908  HIT:     179584  MISS:      66324
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 9.4433 cycles
cpu0_L1D TOTAL     ACCESS:   26431676  HIT:   23507186  MISS:    2924490
cpu0_L1D LOAD      ACCESS:   21757760  HIT:   18872336  MISS:    2885424
cpu0_L1D RFO       ACCESS:    4287388  HIT:    4250305  MISS:      37083
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     386528  HIT:     384545  MISS:       1983
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 33.654 cycles
cpu0_L2C TOTAL     ACCESS:    3881064  HIT:    2756705  MISS:    1124359
cpu0_L2C LOAD      ACCESS:    2885454  HIT:    1767334  MISS:    1118120
cpu0_L2C RFO       ACCESS:      37083  HIT:      31088  MISS:       5995
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     956544  HIT:     956488  MISS:         56
cpu0_L2C TRANSLATION ACCESS:       1983  HIT:       1795  MISS:        188
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 58.8877 cycles
LLC TOTAL     ACCESS:    1532656  HIT:    1252460  MISS:     280196
LLC LOAD      ACCESS:    1117964  HIT:     872266  MISS:     245698
LLC RFO       ACCESS:       5995  HIT:       5643  MISS:        352
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     408509  HIT:     374375  MISS:      34134
LLC TRANSLATION ACCESS:        188  HIT:        176  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 152.05 cycles
Insertion Distribution: 
	LOAD 67306 0 143249 61200 
	RFO 1 0 355 49 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 34626 
	 1 0 22 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        656  ROW_BUFFER_MISS:     245204
 DBUS AVG_CONGESTED_CYCLE:    3.56037
 WQ ROW_BUFFER_HIT:       6735  ROW_BUFFER_MISS:     129689  FULL:          0


CPU 0 Branch Prediction Accuracy: 69.3175% MPKI: 58.5794 Average ROB Occupancy at Mispredict: 5.13471
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00025
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 58.5789
BRANCH_DIRECT_CALL: 0.00016
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00016

