#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27fa3d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28433f0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x27f8700 .functor NOT 1, L_0x286d6c0, C4<0>, C4<0>, C4<0>;
L_0x286d4a0 .functor XOR 8, L_0x286d240, L_0x286d400, C4<00000000>, C4<00000000>;
L_0x286d5b0 .functor XOR 8, L_0x286d4a0, L_0x286d510, C4<00000000>, C4<00000000>;
v0x286aa90_0 .net *"_ivl_10", 7 0, L_0x286d510;  1 drivers
v0x286ab90_0 .net *"_ivl_12", 7 0, L_0x286d5b0;  1 drivers
v0x286ac70_0 .net *"_ivl_2", 7 0, L_0x286d1a0;  1 drivers
v0x286ad30_0 .net *"_ivl_4", 7 0, L_0x286d240;  1 drivers
v0x286ae10_0 .net *"_ivl_6", 7 0, L_0x286d400;  1 drivers
v0x286af40_0 .net *"_ivl_8", 7 0, L_0x286d4a0;  1 drivers
v0x286b020_0 .net "areset", 0 0, L_0x27f8b10;  1 drivers
v0x286b0c0_0 .var "clk", 0 0;
v0x286b160_0 .net "predict_history_dut", 6 0, L_0x2812c70;  1 drivers
v0x286b220_0 .net "predict_history_ref", 6 0, L_0x286cbc0;  1 drivers
v0x286b2c0_0 .net "predict_pc", 6 0, L_0x286be50;  1 drivers
v0x286b360_0 .net "predict_taken_dut", 0 0, L_0x286d0b0;  1 drivers
v0x286b400_0 .net "predict_taken_ref", 0 0, L_0x286ca00;  1 drivers
v0x286b4a0_0 .net "predict_valid", 0 0, v0x28680a0_0;  1 drivers
v0x286b540_0 .var/2u "stats1", 223 0;
v0x286b5e0_0 .var/2u "strobe", 0 0;
v0x286b6a0_0 .net "tb_match", 0 0, L_0x286d6c0;  1 drivers
v0x286b850_0 .net "tb_mismatch", 0 0, L_0x27f8700;  1 drivers
v0x286b8f0_0 .net "train_history", 6 0, L_0x286c400;  1 drivers
v0x286b9b0_0 .net "train_mispredicted", 0 0, L_0x286c2a0;  1 drivers
v0x286ba50_0 .net "train_pc", 6 0, L_0x286c590;  1 drivers
v0x286bb10_0 .net "train_taken", 0 0, L_0x286c080;  1 drivers
v0x286bbb0_0 .net "train_valid", 0 0, v0x2868a20_0;  1 drivers
v0x286bc50_0 .net "wavedrom_enable", 0 0, v0x2868af0_0;  1 drivers
v0x286bcf0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x2868b90_0;  1 drivers
v0x286bd90_0 .net "wavedrom_title", 511 0, v0x2868c70_0;  1 drivers
L_0x286d1a0 .concat [ 7 1 0 0], L_0x286cbc0, L_0x286ca00;
L_0x286d240 .concat [ 7 1 0 0], L_0x286cbc0, L_0x286ca00;
L_0x286d400 .concat [ 7 1 0 0], L_0x2812c70, L_0x286d0b0;
L_0x286d510 .concat [ 7 1 0 0], L_0x286cbc0, L_0x286ca00;
L_0x286d6c0 .cmp/eeq 8, L_0x286d1a0, L_0x286d5b0;
S_0x27f7a80 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x28433f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x283dc40 .param/l "LNT" 0 3 22, C4<01>;
P_0x283dc80 .param/l "LT" 0 3 22, C4<10>;
P_0x283dcc0 .param/l "SNT" 0 3 22, C4<00>;
P_0x283dd00 .param/l "ST" 0 3 22, C4<11>;
P_0x283dd40 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x27f8ff0 .functor XOR 7, v0x2866240_0, L_0x286be50, C4<0000000>, C4<0000000>;
L_0x2824060 .functor XOR 7, L_0x286c400, L_0x286c590, C4<0000000>, C4<0000000>;
v0x2836e20_0 .net *"_ivl_11", 0 0, L_0x286c910;  1 drivers
L_0x7fae9a3021c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28370f0_0 .net *"_ivl_12", 0 0, L_0x7fae9a3021c8;  1 drivers
L_0x7fae9a302210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27f8770_0 .net *"_ivl_16", 6 0, L_0x7fae9a302210;  1 drivers
v0x27f89b0_0 .net *"_ivl_4", 1 0, L_0x286c720;  1 drivers
v0x27f8b80_0 .net *"_ivl_6", 8 0, L_0x286c820;  1 drivers
L_0x7fae9a302180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27f90e0_0 .net *"_ivl_9", 1 0, L_0x7fae9a302180;  1 drivers
v0x2865f20_0 .net "areset", 0 0, L_0x27f8b10;  alias, 1 drivers
v0x2865fe0_0 .net "clk", 0 0, v0x286b0c0_0;  1 drivers
v0x28660a0 .array "pht", 0 127, 1 0;
v0x2866160_0 .net "predict_history", 6 0, L_0x286cbc0;  alias, 1 drivers
v0x2866240_0 .var "predict_history_r", 6 0;
v0x2866320_0 .net "predict_index", 6 0, L_0x27f8ff0;  1 drivers
v0x2866400_0 .net "predict_pc", 6 0, L_0x286be50;  alias, 1 drivers
v0x28664e0_0 .net "predict_taken", 0 0, L_0x286ca00;  alias, 1 drivers
v0x28665a0_0 .net "predict_valid", 0 0, v0x28680a0_0;  alias, 1 drivers
v0x2866660_0 .net "train_history", 6 0, L_0x286c400;  alias, 1 drivers
v0x2866740_0 .net "train_index", 6 0, L_0x2824060;  1 drivers
v0x2866820_0 .net "train_mispredicted", 0 0, L_0x286c2a0;  alias, 1 drivers
v0x28668e0_0 .net "train_pc", 6 0, L_0x286c590;  alias, 1 drivers
v0x28669c0_0 .net "train_taken", 0 0, L_0x286c080;  alias, 1 drivers
v0x2866a80_0 .net "train_valid", 0 0, v0x2868a20_0;  alias, 1 drivers
E_0x2809840 .event posedge, v0x2865f20_0, v0x2865fe0_0;
L_0x286c720 .array/port v0x28660a0, L_0x286c820;
L_0x286c820 .concat [ 7 2 0 0], L_0x27f8ff0, L_0x7fae9a302180;
L_0x286c910 .part L_0x286c720, 1, 1;
L_0x286ca00 .functor MUXZ 1, L_0x7fae9a3021c8, L_0x286c910, v0x28680a0_0, C4<>;
L_0x286cbc0 .functor MUXZ 7, L_0x7fae9a302210, v0x2866240_0, v0x28680a0_0, C4<>;
S_0x27fc440 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x27f7a80;
 .timescale -12 -12;
v0x2836a00_0 .var/i "i", 31 0;
S_0x2866ca0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x28433f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2866e50 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x27f8b10 .functor BUFZ 1, v0x2868170_0, C4<0>, C4<0>, C4<0>;
L_0x7fae9a3020a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2867930_0 .net *"_ivl_10", 0 0, L_0x7fae9a3020a8;  1 drivers
L_0x7fae9a3020f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2867a10_0 .net *"_ivl_14", 6 0, L_0x7fae9a3020f0;  1 drivers
L_0x7fae9a302138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2867af0_0 .net *"_ivl_18", 6 0, L_0x7fae9a302138;  1 drivers
L_0x7fae9a302018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2867bb0_0 .net *"_ivl_2", 6 0, L_0x7fae9a302018;  1 drivers
L_0x7fae9a302060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2867c90_0 .net *"_ivl_6", 0 0, L_0x7fae9a302060;  1 drivers
v0x2867dc0_0 .net "areset", 0 0, L_0x27f8b10;  alias, 1 drivers
v0x2867e60_0 .net "clk", 0 0, v0x286b0c0_0;  alias, 1 drivers
v0x2867f30_0 .net "predict_pc", 6 0, L_0x286be50;  alias, 1 drivers
v0x2868000_0 .var "predict_pc_r", 6 0;
v0x28680a0_0 .var "predict_valid", 0 0;
v0x2868170_0 .var "reset", 0 0;
v0x2868210_0 .net "tb_match", 0 0, L_0x286d6c0;  alias, 1 drivers
v0x28682d0_0 .net "train_history", 6 0, L_0x286c400;  alias, 1 drivers
v0x28683c0_0 .var "train_history_r", 6 0;
v0x2868480_0 .net "train_mispredicted", 0 0, L_0x286c2a0;  alias, 1 drivers
v0x2868550_0 .var "train_mispredicted_r", 0 0;
v0x28685f0_0 .net "train_pc", 6 0, L_0x286c590;  alias, 1 drivers
v0x28687f0_0 .var "train_pc_r", 6 0;
v0x28688b0_0 .net "train_taken", 0 0, L_0x286c080;  alias, 1 drivers
v0x2868980_0 .var "train_taken_r", 0 0;
v0x2868a20_0 .var "train_valid", 0 0;
v0x2868af0_0 .var "wavedrom_enable", 0 0;
v0x2868b90_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2868c70_0 .var "wavedrom_title", 511 0;
E_0x2808ce0/0 .event negedge, v0x2865fe0_0;
E_0x2808ce0/1 .event posedge, v0x2865fe0_0;
E_0x2808ce0 .event/or E_0x2808ce0/0, E_0x2808ce0/1;
L_0x286be50 .functor MUXZ 7, L_0x7fae9a302018, v0x2868000_0, v0x28680a0_0, C4<>;
L_0x286c080 .functor MUXZ 1, L_0x7fae9a302060, v0x2868980_0, v0x2868a20_0, C4<>;
L_0x286c2a0 .functor MUXZ 1, L_0x7fae9a3020a8, v0x2868550_0, v0x2868a20_0, C4<>;
L_0x286c400 .functor MUXZ 7, L_0x7fae9a3020f0, v0x28683c0_0, v0x2868a20_0, C4<>;
L_0x286c590 .functor MUXZ 7, L_0x7fae9a302138, v0x28687f0_0, v0x2868a20_0, C4<>;
S_0x2866f10 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x2866ca0;
 .timescale -12 -12;
v0x2867170_0 .var/2u "arfail", 0 0;
v0x2867250_0 .var "async", 0 0;
v0x2867310_0 .var/2u "datafail", 0 0;
v0x28673b0_0 .var/2u "srfail", 0 0;
E_0x2808a90 .event posedge, v0x2865fe0_0;
E_0x27ea9f0 .event negedge, v0x2865fe0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2808a90;
    %wait E_0x2808a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868170_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2808a90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27ea9f0;
    %load/vec4 v0x2868210_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2867310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868170_0, 0;
    %wait E_0x2808a90;
    %load/vec4 v0x2868210_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2867170_0, 0, 1;
    %wait E_0x2808a90;
    %load/vec4 v0x2868210_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x28673b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868170_0, 0;
    %load/vec4 v0x28673b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2867170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2867250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2867310_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2867250_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2867470 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x2866ca0;
 .timescale -12 -12;
v0x2867670_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2867750 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x2866ca0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2868ef0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x28433f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x2812c70 .functor BUFZ 7, v0x2869ac0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x2844900 .functor XOR 7, L_0x286be50, v0x2869ac0_0, C4<0000000>, C4<0000000>;
v0x2869500 .array "PHT", 127 0, 1 0;
v0x28695e0_0 .net *"_ivl_4", 1 0, L_0x286cdf0;  1 drivers
v0x28696c0_0 .net *"_ivl_6", 8 0, L_0x286ce90;  1 drivers
L_0x7fae9a302258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x28697b0_0 .net *"_ivl_9", 1 0, L_0x7fae9a302258;  1 drivers
v0x2869890_0 .net "areset", 0 0, L_0x27f8b10;  alias, 1 drivers
v0x28699d0_0 .net "clk", 0 0, v0x286b0c0_0;  alias, 1 drivers
v0x2869ac0_0 .var "global_history", 6 0;
v0x2869ba0_0 .var/i "i", 31 0;
v0x2869c80_0 .net "predict_history", 6 0, L_0x2812c70;  alias, 1 drivers
v0x2869d60_0 .net "predict_pc", 6 0, L_0x286be50;  alias, 1 drivers
v0x2869e20_0 .net "predict_taken", 0 0, L_0x286d0b0;  alias, 1 drivers
v0x2869ee0_0 .net "predict_valid", 0 0, v0x28680a0_0;  alias, 1 drivers
v0x2869fd0_0 .net "prediction_index", 6 0, L_0x2844900;  1 drivers
v0x286a0b0_0 .net "train_history", 6 0, L_0x286c400;  alias, 1 drivers
v0x286a1c0_0 .net "train_mispredicted", 0 0, L_0x286c2a0;  alias, 1 drivers
v0x286a2b0_0 .net "train_pc", 6 0, L_0x286c590;  alias, 1 drivers
v0x286a3c0_0 .net "train_taken", 0 0, L_0x286c080;  alias, 1 drivers
v0x286a5c0_0 .net "train_valid", 0 0, v0x2868a20_0;  alias, 1 drivers
L_0x286cdf0 .array/port v0x2869500, L_0x286ce90;
L_0x286ce90 .concat [ 7 2 0 0], L_0x2844900, L_0x7fae9a302258;
L_0x286d0b0 .part L_0x286cdf0, 1, 1;
S_0x2869220 .scope begin, "$unm_blk_7" "$unm_blk_7" 4 43, 4 43 0, S_0x2868ef0;
 .timescale 0 0;
v0x2869400_0 .var "train_index", 6 0;
S_0x286a870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x28433f0;
 .timescale -12 -12;
E_0x284b3d0 .event anyedge, v0x286b5e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x286b5e0_0;
    %nor/r;
    %assign/vec4 v0x286b5e0_0, 0;
    %wait E_0x284b3d0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2866ca0;
T_4 ;
    %wait E_0x2808a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868170_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28680a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868550_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x28683c0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x28687f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28680a0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2868000_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2867250_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2866f10;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2867750;
    %join;
    %wait E_0x2808a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28680a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2868000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28680a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x28683c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x28687f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868550_0, 0;
    %wait E_0x27ea9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868170_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x28683c0_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2808a90;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x28683c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2808a90;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2867750;
    %join;
    %wait E_0x2808a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868170_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2868000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28680a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x28683c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x28687f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868550_0, 0;
    %wait E_0x27ea9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868170_0, 0;
    %wait E_0x2808a90;
    %wait E_0x2808a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x28683c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868980_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2808a90;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x28683c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x28683c0_0, 0;
    %wait E_0x2808a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2868a20_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2808a90;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2867750;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2808ce0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2868a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2868980_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x28687f0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2868000_0, 0;
    %assign/vec4 v0x28680a0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x28683c0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2868550_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27f7a80;
T_5 ;
    %wait E_0x2809840;
    %load/vec4 v0x2865f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x27fc440;
    %jmp t_0;
    .scope S_0x27fc440;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2836a00_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2836a00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2836a00_0;
    %store/vec4a v0x28660a0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2836a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2836a00_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x27f7a80;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2866240_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x28665a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x2866240_0;
    %load/vec4 v0x28664e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2866240_0, 0;
T_5.5 ;
    %load/vec4 v0x2866a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x2866740_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28660a0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x28669c0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x2866740_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28660a0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2866740_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28660a0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x2866740_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28660a0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x28669c0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x2866740_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28660a0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2866740_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28660a0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x2866820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x2866660_0;
    %load/vec4 v0x28669c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2866240_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2868ef0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2869ba0_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x2869ba0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2869ba0_0;
    %store/vec4a v0x2869500, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x2869ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2869ba0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2869ac0_0, 0, 7;
    %end;
    .thread T_6;
    .scope S_0x2868ef0;
T_7 ;
    %wait E_0x2809840;
    %load/vec4 v0x2869890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2869ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2869ba0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x2869ba0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x2869ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2869500, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x2869ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2869ba0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x286a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0x2869220;
    %jmp t_2;
    .scope S_0x2869220;
t_3 ;
    %load/vec4 v0x286a2b0_0;
    %load/vec4 v0x286a0b0_0;
    %xor;
    %store/vec4 v0x2869400_0, 0, 7;
    %load/vec4 v0x286a3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x2869400_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2869500, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x2869400_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2869500, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2869400_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v0x2869500, 4, 0;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x2869400_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2869500, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x2869400_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2869500, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2869400_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v0x2869500, 4, 0;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x286a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x286a0b0_0;
    %assign/vec4 v0x2869ac0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x2869ac0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x286a3c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2869ac0_0, 0;
T_7.14 ;
    %end;
    .scope S_0x2868ef0;
t_2 %join;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x2869ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x2869ac0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2869e20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2869ac0_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x28433f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x286b0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x286b5e0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x28433f0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x286b0c0_0;
    %inv;
    %store/vec4 v0x286b0c0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x28433f0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2867e60_0, v0x286b850_0, v0x286b0c0_0, v0x286b020_0, v0x286b4a0_0, v0x286b2c0_0, v0x286bbb0_0, v0x286bb10_0, v0x286b9b0_0, v0x286b8f0_0, v0x286ba50_0, v0x286b400_0, v0x286b360_0, v0x286b220_0, v0x286b160_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x28433f0;
T_11 ;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x286b540_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x28433f0;
T_12 ;
    %wait E_0x2808ce0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x286b540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286b540_0, 4, 32;
    %load/vec4 v0x286b6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286b540_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x286b540_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286b540_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x286b400_0;
    %load/vec4 v0x286b400_0;
    %load/vec4 v0x286b360_0;
    %xor;
    %load/vec4 v0x286b400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286b540_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286b540_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x286b220_0;
    %load/vec4 v0x286b220_0;
    %load/vec4 v0x286b160_0;
    %xor;
    %load/vec4 v0x286b220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286b540_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x286b540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x286b540_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/gshare/iter0/response21/top_module.sv";
