// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/02/2025 09:32:14"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module System (
	clk,
	rst,
	dataready,
	Data_in,
	receiveData,
	Data_out,
	OutBuffFull,
	error,
	readyToAccept);
input 	clk;
input 	rst;
input 	dataready;
input 	[7:0] Data_in;
input 	receiveData;
output 	[7:0] Data_out;
output 	OutBuffFull;
output 	error;
output 	readyToAccept;

// Design Ports Information
// Data_out[0]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[7]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutBuffFull	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// error	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readyToAccept	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// receiveData	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataready	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_in[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_in[6]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_in[5]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_in[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_in[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_in[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_in[1]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_in[0]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("uut_v_fast.sdo");
// synopsys translate_on

wire \seq_divider|sequential_divider|Re[0]~0_combout ;
wire \seq_divider|sequential_divider|Re[10]~20_combout ;
wire \output_wrapper|controller|Selector2~0_combout ;
wire \seq_divider|sequential_divider|Equal0~1_combout ;
wire \input_wrapper|controller|Selector2~0_combout ;
wire \seq_divider|controller|pstate.init~regout ;
wire \seq_divider|sequential_divider|Add0~2_combout ;
wire \seq_divider|controller|Selector1~1_combout ;
wire \output_wrapper|datapath|Remainder_reg[6]~feeder_combout ;
wire \output_wrapper|datapath|Quotient_reg[0]~feeder_combout ;
wire \seq_divider|sequential_divider|B_reg[7]~feeder_combout ;
wire \seq_divider|sequential_divider|B_reg[14]~feeder_combout ;
wire \seq_divider|sequential_divider|B_reg[13]~feeder_combout ;
wire \seq_divider|sequential_divider|B_reg[12]~feeder_combout ;
wire \seq_divider|sequential_divider|B_reg[10]~feeder_combout ;
wire \seq_divider|sequential_divider|B_reg[9]~feeder_combout ;
wire \input_wrapper|datapath|B1[6]~feeder_combout ;
wire \input_wrapper|datapath|B2[4]~feeder_combout ;
wire \input_wrapper|datapath|B1[3]~feeder_combout ;
wire \input_wrapper|datapath|B2[2]~feeder_combout ;
wire \input_wrapper|datapath|B1[2]~feeder_combout ;
wire \dataready~combout ;
wire \input_wrapper|controller|Selector1~0_combout ;
wire \rst~combout ;
wire \rst~clkctrl_outclk ;
wire \input_wrapper|controller|pstate.getting~regout ;
wire \input_wrapper|controller|Selector0~0_combout ;
wire \input_wrapper|controller|pstate.idle~regout ;
wire \input_wrapper|controller|nstate.init~0_combout ;
wire \input_wrapper|controller|pstate.init~regout ;
wire \input_wrapper|datapath|count[0]~0_combout ;
wire \input_wrapper|datapath|WideAnd0~0_combout ;
wire \seq_divider|controller|nstate.load~0_combout ;
wire \seq_divider|controller|pstate.load~regout ;
wire \seq_divider|sequential_divider|count~0_combout ;
wire \seq_divider|sequential_divider|Add0~1_combout ;
wire \seq_divider|sequential_divider|Add0~0_combout ;
wire \seq_divider|sequential_divider|WideAnd0~combout ;
wire \output_wrapper|datapath|count[1]~1_combout ;
wire \receiveData~combout ;
wire \output_wrapper|controller|Selector2~1_combout ;
wire \output_wrapper|controller|pstate.providing_data~regout ;
wire \output_wrapper|controller|Selector1~0_combout ;
wire \output_wrapper|controller|Selector1~1_combout ;
wire \output_wrapper|controller|pstate.waiting~regout ;
wire \output_wrapper|controller|Selector0~0_combout ;
wire \output_wrapper|controller|Selector0~1_combout ;
wire \output_wrapper|controller|pstate.idle~regout ;
wire \output_wrapper|controller|nstate.loading~0_combout ;
wire \output_wrapper|controller|pstate.loading~regout ;
wire \output_wrapper|datapath|count[0]~0_combout ;
wire \input_wrapper|datapath|A2[6]~feeder_combout ;
wire \input_wrapper|datapath|Decoder0~2_combout ;
wire \input_wrapper|datapath|A2[4]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~9_combout ;
wire \seq_divider|sequential_divider|Quotient_reg[9]~1_combout ;
wire \input_wrapper|datapath|A2[5]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~11_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~13_combout ;
wire \input_wrapper|datapath|A2[7]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~15_combout ;
wire \input_wrapper|datapath|B2[7]~feeder_combout ;
wire \input_wrapper|datapath|Decoder0~1_combout ;
wire \input_wrapper|datapath|count[1]~1_combout ;
wire \input_wrapper|datapath|Decoder0~0_combout ;
wire \input_wrapper|datapath|B1[5]~feeder_combout ;
wire \seq_divider|sequential_divider|Equal0~0_combout ;
wire \input_wrapper|datapath|B2[6]~feeder_combout ;
wire \input_wrapper|datapath|B2[5]~feeder_combout ;
wire \seq_divider|sequential_divider|Equal0~2_combout ;
wire \input_wrapper|datapath|B2[3]~feeder_combout ;
wire \input_wrapper|datapath|B2[1]~feeder_combout ;
wire \seq_divider|sequential_divider|Equal0~3_combout ;
wire \seq_divider|sequential_divider|Equal0~4_combout ;
wire \seq_divider|sequential_divider|error~regout ;
wire \seq_divider|controller|Selector2~0_combout ;
wire \seq_divider|controller|pstate.dividing~regout ;
wire \seq_divider|sequential_divider|Re[0]~1 ;
wire \seq_divider|sequential_divider|Re[1]~2_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~2_combout ;
wire \seq_divider|controller|Selector1~0_combout ;
wire \seq_divider|sequential_divider|Re[1]~3 ;
wire \seq_divider|sequential_divider|Re[2]~4_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~4_combout ;
wire \seq_divider|sequential_divider|Re[2]~5 ;
wire \seq_divider|sequential_divider|Re[3]~6_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~6_combout ;
wire \seq_divider|sequential_divider|Re[3]~7 ;
wire \seq_divider|sequential_divider|Re[4]~8_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~8_combout ;
wire \seq_divider|sequential_divider|Re[4]~9 ;
wire \seq_divider|sequential_divider|Re[5]~10_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~10_combout ;
wire \seq_divider|sequential_divider|Re[5]~11 ;
wire \seq_divider|sequential_divider|Re[6]~12_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~12_combout ;
wire \seq_divider|sequential_divider|Re[6]~13 ;
wire \seq_divider|sequential_divider|Re[7]~14_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~14_combout ;
wire \seq_divider|sequential_divider|Re[7]~15 ;
wire \seq_divider|sequential_divider|Re[8]~16_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~1_combout ;
wire \seq_divider|sequential_divider|Re[8]~17 ;
wire \seq_divider|sequential_divider|Re[9]~18_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~3_combout ;
wire \seq_divider|sequential_divider|Re[9]~19 ;
wire \seq_divider|sequential_divider|Re[10]~21 ;
wire \seq_divider|sequential_divider|Re[11]~22_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~7_combout ;
wire \seq_divider|sequential_divider|Re[11]~23 ;
wire \seq_divider|sequential_divider|Re[12]~24_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~9_combout ;
wire \seq_divider|sequential_divider|Re[12]~25 ;
wire \seq_divider|sequential_divider|Re[13]~26_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~11_combout ;
wire \seq_divider|sequential_divider|Re[13]~27 ;
wire \seq_divider|sequential_divider|Re[14]~28_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~13_combout ;
wire \seq_divider|sequential_divider|Re[14]~29 ;
wire \seq_divider|sequential_divider|Re[15]~30_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~0_combout ;
wire \output_wrapper|datapath|Data_out[0]~0_combout ;
wire \input_wrapper|datapath|A2[0]~feeder_combout ;
wire \input_wrapper|datapath|A1[7]~feeder_combout ;
wire \input_wrapper|datapath|Decoder0~3_combout ;
wire \input_wrapper|datapath|A1[5]~feeder_combout ;
wire \input_wrapper|datapath|A1[3]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~8_combout ;
wire \input_wrapper|datapath|A1[4]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~10_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~12_combout ;
wire \input_wrapper|datapath|A1[6]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~14_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~16_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~0_combout ;
wire \output_wrapper|datapath|Remainder_reg[8]~feeder_combout ;
wire \output_wrapper|datapath|Data_out[0]~1_combout ;
wire \output_wrapper|datapath|Remainder_reg[1]~feeder_combout ;
wire \input_wrapper|datapath|A1[1]~feeder_combout ;
wire \input_wrapper|datapath|A1[0]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~2_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~4_combout ;
wire \input_wrapper|datapath|A2[1]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~3_combout ;
wire \output_wrapper|datapath|Quotient_reg[9]~feeder_combout ;
wire \output_wrapper|datapath|Data_out[1]~2_combout ;
wire \output_wrapper|datapath|Data_out[1]~3_combout ;
wire \input_wrapper|datapath|A2[2]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~5_combout ;
wire \output_wrapper|datapath|Quotient_reg[10]~feeder_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~5_combout ;
wire \input_wrapper|datapath|A1[2]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~6_combout ;
wire \output_wrapper|datapath|Data_out[2]~4_combout ;
wire \output_wrapper|datapath|Data_out[2]~5_combout ;
wire \input_wrapper|datapath|A2[3]~feeder_combout ;
wire \seq_divider|sequential_divider|Quotient_reg~7_combout ;
wire \output_wrapper|datapath|Quotient_reg[11]~feeder_combout ;
wire \output_wrapper|datapath|Data_out[3]~6_combout ;
wire \output_wrapper|datapath|Remainder_reg[3]~feeder_combout ;
wire \output_wrapper|datapath|Data_out[3]~7_combout ;
wire \output_wrapper|datapath|Remainder_reg[4]~feeder_combout ;
wire \output_wrapper|datapath|Data_out[4]~8_combout ;
wire \output_wrapper|datapath|Quotient_reg[12]~feeder_combout ;
wire \output_wrapper|datapath|Data_out[4]~9_combout ;
wire \output_wrapper|datapath|Quotient_reg[13]~feeder_combout ;
wire \output_wrapper|datapath|Data_out[5]~10_combout ;
wire \output_wrapper|datapath|Remainder_reg[5]~feeder_combout ;
wire \output_wrapper|datapath|Data_out[5]~11_combout ;
wire \output_wrapper|datapath|Data_out[6]~12_combout ;
wire \output_wrapper|datapath|Quotient_reg[14]~feeder_combout ;
wire \output_wrapper|datapath|Data_out[6]~13_combout ;
wire \output_wrapper|datapath|Data_out[7]~14_combout ;
wire \seq_divider|sequential_divider|Remainder_reg~15_combout ;
wire \output_wrapper|datapath|Remainder_reg[7]~feeder_combout ;
wire \output_wrapper|datapath|Data_out[7]~15_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \input_wrapper|controller|Selector2~1_combout ;
wire \input_wrapper|controller|pstate.receiving_data~regout ;
wire [1:0] \output_wrapper|datapath|count ;
wire [15:0] \output_wrapper|datapath|Remainder_reg ;
wire [15:0] \output_wrapper|datapath|Quotient_reg ;
wire [7:0] \Data_in~combout ;
wire [7:0] \input_wrapper|datapath|A2 ;
wire [7:0] \input_wrapper|datapath|A1 ;
wire [15:0] \seq_divider|sequential_divider|Quotient_reg ;
wire [1:0] \input_wrapper|datapath|count ;
wire [3:0] \seq_divider|sequential_divider|count ;
wire [7:0] \input_wrapper|datapath|B1 ;
wire [15:0] \seq_divider|sequential_divider|Remainder_reg ;
wire [7:0] \input_wrapper|datapath|B2 ;
wire [15:0] \seq_divider|sequential_divider|B_reg ;


// Location: LCFF_X13_Y11_N13
cycloneii_lcell_ff \seq_divider|sequential_divider|count[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Add0~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|count [1]));

// Location: LCCOMB_X13_Y10_N0
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[0]~0 (
// Equation(s):
// \seq_divider|sequential_divider|Re[0]~0_combout  = (\seq_divider|sequential_divider|Quotient_reg [15] & ((GND) # (!\seq_divider|sequential_divider|B_reg [0]))) # (!\seq_divider|sequential_divider|Quotient_reg [15] & (\seq_divider|sequential_divider|B_reg 
// [0] $ (GND)))
// \seq_divider|sequential_divider|Re[0]~1  = CARRY((\seq_divider|sequential_divider|Quotient_reg [15]) # (!\seq_divider|sequential_divider|B_reg [0]))

	.dataa(\seq_divider|sequential_divider|Quotient_reg [15]),
	.datab(\seq_divider|sequential_divider|B_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Re[0]~0_combout ),
	.cout(\seq_divider|sequential_divider|Re[0]~1 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[0]~0 .lut_mask = 16'h66BB;
defparam \seq_divider|sequential_divider|Re[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[10]~20 (
// Equation(s):
// \seq_divider|sequential_divider|Re[10]~20_combout  = ((\seq_divider|sequential_divider|B_reg [10] $ (\seq_divider|sequential_divider|Remainder_reg [9] $ (\seq_divider|sequential_divider|Re[9]~19 )))) # (GND)
// \seq_divider|sequential_divider|Re[10]~21  = CARRY((\seq_divider|sequential_divider|B_reg [10] & (\seq_divider|sequential_divider|Remainder_reg [9] & !\seq_divider|sequential_divider|Re[9]~19 )) # (!\seq_divider|sequential_divider|B_reg [10] & 
// ((\seq_divider|sequential_divider|Remainder_reg [9]) # (!\seq_divider|sequential_divider|Re[9]~19 ))))

	.dataa(\seq_divider|sequential_divider|B_reg [10]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[9]~19 ),
	.combout(\seq_divider|sequential_divider|Re[10]~20_combout ),
	.cout(\seq_divider|sequential_divider|Re[10]~21 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[10]~20 .lut_mask = 16'h964D;
defparam \seq_divider|sequential_divider|Re[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X17_Y10_N21
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Quotient_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [0]));

// Location: LCFF_X17_Y10_N13
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Remainder_reg [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [2]));

// Location: LCFF_X17_Y10_N7
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Remainder_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [6]));

// Location: LCFF_X17_Y10_N11
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Quotient_reg [15]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [15]));

// Location: LCCOMB_X18_Y10_N24
cycloneii_lcell_comb \output_wrapper|controller|Selector2~0 (
// Equation(s):
// \output_wrapper|controller|Selector2~0_combout  = (\output_wrapper|controller|pstate.waiting~regout  & (!\receiveData~combout  & ((!\output_wrapper|datapath|count [1]) # (!\output_wrapper|datapath|count [0]))))

	.dataa(\output_wrapper|datapath|count [0]),
	.datab(\output_wrapper|controller|pstate.waiting~regout ),
	.datac(\output_wrapper|datapath|count [1]),
	.datad(\receiveData~combout ),
	.cin(gnd),
	.combout(\output_wrapper|controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|controller|Selector2~0 .lut_mask = 16'h004C;
defparam \output_wrapper|controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N17
cycloneii_lcell_ff \input_wrapper|datapath|B1[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B1[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B1 [6]));

// Location: LCFF_X12_Y10_N23
cycloneii_lcell_ff \input_wrapper|datapath|B1[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B1[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B1 [3]));

// Location: LCFF_X12_Y10_N21
cycloneii_lcell_ff \input_wrapper|datapath|B1[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B1[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B1 [2]));

// Location: LCFF_X12_Y10_N7
cycloneii_lcell_ff \input_wrapper|datapath|B1[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_in~combout [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\input_wrapper|datapath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B1 [1]));

// Location: LCCOMB_X12_Y10_N6
cycloneii_lcell_comb \seq_divider|sequential_divider|Equal0~1 (
// Equation(s):
// \seq_divider|sequential_divider|Equal0~1_combout  = (!\input_wrapper|datapath|B1 [0] & (!\input_wrapper|datapath|B1 [3] & (!\input_wrapper|datapath|B1 [1] & !\input_wrapper|datapath|B1 [2])))

	.dataa(\input_wrapper|datapath|B1 [0]),
	.datab(\input_wrapper|datapath|B1 [3]),
	.datac(\input_wrapper|datapath|B1 [1]),
	.datad(\input_wrapper|datapath|B1 [2]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Equal0~1 .lut_mask = 16'h0001;
defparam \seq_divider|sequential_divider|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N11
cycloneii_lcell_ff \input_wrapper|datapath|B2[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B2[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B2 [4]));

// Location: LCFF_X10_Y10_N13
cycloneii_lcell_ff \input_wrapper|datapath|B2[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B2[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B2 [2]));

// Location: LCCOMB_X14_Y11_N20
cycloneii_lcell_comb \input_wrapper|controller|Selector2~0 (
// Equation(s):
// \input_wrapper|controller|Selector2~0_combout  = (\dataready~combout  & (\input_wrapper|controller|pstate.getting~regout  & ((!\input_wrapper|datapath|count [1]) # (!\input_wrapper|datapath|count [0]))))

	.dataa(\dataready~combout ),
	.datab(\input_wrapper|datapath|count [0]),
	.datac(\input_wrapper|datapath|count [1]),
	.datad(\input_wrapper|controller|pstate.getting~regout ),
	.cin(gnd),
	.combout(\input_wrapper|controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|controller|Selector2~0 .lut_mask = 16'h2A00;
defparam \input_wrapper|controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N29
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|B_reg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [14]));

// Location: LCFF_X12_Y10_N13
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|B_reg[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [13]));

// Location: LCFF_X12_Y10_N31
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|B_reg[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [12]));

// Location: LCFF_X12_Y10_N3
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|B_reg[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [10]));

// Location: LCFF_X12_Y10_N9
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|B_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [9]));

// Location: LCFF_X12_Y10_N11
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input_wrapper|datapath|B2 [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [8]));

// Location: LCFF_X12_Y10_N15
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|B_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [7]));

// Location: LCFF_X13_Y10_N13
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input_wrapper|datapath|B1 [6]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [6]));

// Location: LCFF_X13_Y10_N11
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input_wrapper|datapath|B1 [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [3]));

// Location: LCFF_X13_Y10_N31
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input_wrapper|datapath|B1 [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [2]));

// Location: LCFF_X13_Y10_N25
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input_wrapper|datapath|B1 [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [1]));

// Location: LCFF_X14_Y11_N11
cycloneii_lcell_ff \seq_divider|controller|pstate.init (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|controller|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|controller|pstate.init~regout ));

// Location: LCCOMB_X13_Y11_N12
cycloneii_lcell_comb \seq_divider|sequential_divider|Add0~2 (
// Equation(s):
// \seq_divider|sequential_divider|Add0~2_combout  = \seq_divider|sequential_divider|count [1] $ (\seq_divider|sequential_divider|count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seq_divider|sequential_divider|count [1]),
	.datad(\seq_divider|sequential_divider|count [0]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Add0~2 .lut_mask = 16'h0FF0;
defparam \seq_divider|sequential_divider|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneii_lcell_comb \seq_divider|controller|Selector1~1 (
// Equation(s):
// \seq_divider|controller|Selector1~1_combout  = (!\seq_divider|controller|Selector1~0_combout  & (\input_wrapper|datapath|WideAnd0~0_combout  & (!\output_wrapper|controller|pstate.idle~regout  & \input_wrapper|controller|pstate.getting~regout )))

	.dataa(\seq_divider|controller|Selector1~0_combout ),
	.datab(\input_wrapper|datapath|WideAnd0~0_combout ),
	.datac(\output_wrapper|controller|pstate.idle~regout ),
	.datad(\input_wrapper|controller|pstate.getting~regout ),
	.cin(gnd),
	.combout(\seq_divider|controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|controller|Selector1~1 .lut_mask = 16'h0400;
defparam \seq_divider|controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneii_lcell_comb \output_wrapper|datapath|Remainder_reg[6]~feeder (
// Equation(s):
// \output_wrapper|datapath|Remainder_reg[6]~feeder_combout  = \seq_divider|sequential_divider|Remainder_reg [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Remainder_reg [6]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Remainder_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Remainder_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Remainder_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneii_lcell_comb \output_wrapper|datapath|Quotient_reg[0]~feeder (
// Equation(s):
// \output_wrapper|datapath|Quotient_reg[0]~feeder_combout  = \seq_divider|sequential_divider|Quotient_reg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Quotient_reg [0]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Quotient_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Quotient_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Quotient_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneii_lcell_comb \seq_divider|sequential_divider|B_reg[7]~feeder (
// Equation(s):
// \seq_divider|sequential_divider|B_reg[7]~feeder_combout  = \input_wrapper|datapath|B1 [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input_wrapper|datapath|B1 [7]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|B_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|B_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \seq_divider|sequential_divider|B_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneii_lcell_comb \seq_divider|sequential_divider|B_reg[14]~feeder (
// Equation(s):
// \seq_divider|sequential_divider|B_reg[14]~feeder_combout  = \input_wrapper|datapath|B2 [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input_wrapper|datapath|B2 [6]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|B_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|B_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \seq_divider|sequential_divider|B_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneii_lcell_comb \seq_divider|sequential_divider|B_reg[13]~feeder (
// Equation(s):
// \seq_divider|sequential_divider|B_reg[13]~feeder_combout  = \input_wrapper|datapath|B2 [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input_wrapper|datapath|B2 [5]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|B_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|B_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \seq_divider|sequential_divider|B_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneii_lcell_comb \seq_divider|sequential_divider|B_reg[12]~feeder (
// Equation(s):
// \seq_divider|sequential_divider|B_reg[12]~feeder_combout  = \input_wrapper|datapath|B2 [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input_wrapper|datapath|B2 [4]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|B_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|B_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \seq_divider|sequential_divider|B_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneii_lcell_comb \seq_divider|sequential_divider|B_reg[10]~feeder (
// Equation(s):
// \seq_divider|sequential_divider|B_reg[10]~feeder_combout  = \input_wrapper|datapath|B2 [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input_wrapper|datapath|B2 [2]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|B_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|B_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \seq_divider|sequential_divider|B_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneii_lcell_comb \seq_divider|sequential_divider|B_reg[9]~feeder (
// Equation(s):
// \seq_divider|sequential_divider|B_reg[9]~feeder_combout  = \input_wrapper|datapath|B2 [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input_wrapper|datapath|B2 [1]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|B_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|B_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \seq_divider|sequential_divider|B_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneii_lcell_comb \input_wrapper|datapath|B1[6]~feeder (
// Equation(s):
// \input_wrapper|datapath|B1[6]~feeder_combout  = \Data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [6]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B1[6]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneii_lcell_comb \input_wrapper|datapath|B2[4]~feeder (
// Equation(s):
// \input_wrapper|datapath|B2[4]~feeder_combout  = \Data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [4]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B2[4]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneii_lcell_comb \input_wrapper|datapath|B1[3]~feeder (
// Equation(s):
// \input_wrapper|datapath|B1[3]~feeder_combout  = \Data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [3]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B1[3]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneii_lcell_comb \input_wrapper|datapath|B2[2]~feeder (
// Equation(s):
// \input_wrapper|datapath|B2[2]~feeder_combout  = \Data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [2]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B2[2]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneii_lcell_comb \input_wrapper|datapath|B1[2]~feeder (
// Equation(s):
// \input_wrapper|datapath|B1[2]~feeder_combout  = \Data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [2]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B1[2]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataready~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataready~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataready));
// synopsys translate_off
defparam \dataready~I .input_async_reset = "none";
defparam \dataready~I .input_power_up = "low";
defparam \dataready~I .input_register_mode = "none";
defparam \dataready~I .input_sync_reset = "none";
defparam \dataready~I .oe_async_reset = "none";
defparam \dataready~I .oe_power_up = "low";
defparam \dataready~I .oe_register_mode = "none";
defparam \dataready~I .oe_sync_reset = "none";
defparam \dataready~I .operation_mode = "input";
defparam \dataready~I .output_async_reset = "none";
defparam \dataready~I .output_power_up = "low";
defparam \dataready~I .output_register_mode = "none";
defparam \dataready~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneii_lcell_comb \input_wrapper|controller|Selector1~0 (
// Equation(s):
// \input_wrapper|controller|Selector1~0_combout  = (!\dataready~combout  & ((\input_wrapper|controller|pstate.receiving_data~regout ) # ((!\input_wrapper|datapath|WideAnd0~0_combout  & \input_wrapper|controller|pstate.getting~regout ))))

	.dataa(\input_wrapper|controller|pstate.receiving_data~regout ),
	.datab(\input_wrapper|datapath|WideAnd0~0_combout ),
	.datac(\input_wrapper|controller|pstate.getting~regout ),
	.datad(\dataready~combout ),
	.cin(gnd),
	.combout(\input_wrapper|controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|controller|Selector1~0 .lut_mask = 16'h00BA;
defparam \input_wrapper|controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X14_Y11_N3
cycloneii_lcell_ff \input_wrapper|controller|pstate.getting (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|controller|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|controller|pstate.getting~regout ));

// Location: LCCOMB_X14_Y11_N30
cycloneii_lcell_comb \input_wrapper|controller|Selector0~0 (
// Equation(s):
// \input_wrapper|controller|Selector0~0_combout  = (\dataready~combout  & (((!\input_wrapper|controller|pstate.getting~regout )) # (!\input_wrapper|datapath|WideAnd0~0_combout ))) # (!\dataready~combout  & (\input_wrapper|controller|pstate.idle~regout  & 
// ((!\input_wrapper|controller|pstate.getting~regout ) # (!\input_wrapper|datapath|WideAnd0~0_combout ))))

	.dataa(\dataready~combout ),
	.datab(\input_wrapper|datapath|WideAnd0~0_combout ),
	.datac(\input_wrapper|controller|pstate.idle~regout ),
	.datad(\input_wrapper|controller|pstate.getting~regout ),
	.cin(gnd),
	.combout(\input_wrapper|controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|controller|Selector0~0 .lut_mask = 16'h32FA;
defparam \input_wrapper|controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N31
cycloneii_lcell_ff \input_wrapper|controller|pstate.idle (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|controller|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|controller|pstate.idle~regout ));

// Location: LCCOMB_X14_Y11_N22
cycloneii_lcell_comb \input_wrapper|controller|nstate.init~0 (
// Equation(s):
// \input_wrapper|controller|nstate.init~0_combout  = (!\input_wrapper|controller|pstate.idle~regout  & \dataready~combout )

	.dataa(vcc),
	.datab(\input_wrapper|controller|pstate.idle~regout ),
	.datac(vcc),
	.datad(\dataready~combout ),
	.cin(gnd),
	.combout(\input_wrapper|controller|nstate.init~0_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|controller|nstate.init~0 .lut_mask = 16'h3300;
defparam \input_wrapper|controller|nstate.init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N23
cycloneii_lcell_ff \input_wrapper|controller|pstate.init (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|controller|nstate.init~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|controller|pstate.init~regout ));

// Location: LCCOMB_X14_Y11_N28
cycloneii_lcell_comb \input_wrapper|datapath|count[0]~0 (
// Equation(s):
// \input_wrapper|datapath|count[0]~0_combout  = (\input_wrapper|controller|Selector2~0_combout  & (\input_wrapper|datapath|count [0] $ (!\input_wrapper|controller|pstate.init~regout ))) # (!\input_wrapper|controller|Selector2~0_combout  & 
// (\input_wrapper|datapath|count [0] & !\input_wrapper|controller|pstate.init~regout ))

	.dataa(\input_wrapper|controller|Selector2~0_combout ),
	.datab(vcc),
	.datac(\input_wrapper|datapath|count [0]),
	.datad(\input_wrapper|controller|pstate.init~regout ),
	.cin(gnd),
	.combout(\input_wrapper|datapath|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|count[0]~0 .lut_mask = 16'hA05A;
defparam \input_wrapper|datapath|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N29
cycloneii_lcell_ff \input_wrapper|datapath|count[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|count[0]~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|count [0]));

// Location: LCCOMB_X14_Y11_N18
cycloneii_lcell_comb \input_wrapper|datapath|WideAnd0~0 (
// Equation(s):
// \input_wrapper|datapath|WideAnd0~0_combout  = (\input_wrapper|datapath|count [1] & \input_wrapper|datapath|count [0])

	.dataa(\input_wrapper|datapath|count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\input_wrapper|datapath|count [0]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|WideAnd0~0 .lut_mask = 16'hAA00;
defparam \input_wrapper|datapath|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneii_lcell_comb \seq_divider|controller|nstate.load~0 (
// Equation(s):
// \seq_divider|controller|nstate.load~0_combout  = (\seq_divider|controller|pstate.init~regout  & (((\output_wrapper|controller|pstate.idle~regout ) # (!\input_wrapper|controller|pstate.getting~regout )) # (!\input_wrapper|datapath|WideAnd0~0_combout )))

	.dataa(\seq_divider|controller|pstate.init~regout ),
	.datab(\input_wrapper|datapath|WideAnd0~0_combout ),
	.datac(\output_wrapper|controller|pstate.idle~regout ),
	.datad(\input_wrapper|controller|pstate.getting~regout ),
	.cin(gnd),
	.combout(\seq_divider|controller|nstate.load~0_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|controller|nstate.load~0 .lut_mask = 16'hA2AA;
defparam \seq_divider|controller|nstate.load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N1
cycloneii_lcell_ff \seq_divider|controller|pstate.load (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|controller|nstate.load~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|controller|pstate.load~regout ));

// Location: LCCOMB_X13_Y11_N30
cycloneii_lcell_comb \seq_divider|sequential_divider|count~0 (
// Equation(s):
// \seq_divider|sequential_divider|count~0_combout  = (!\seq_divider|controller|pstate.load~regout  & !\seq_divider|sequential_divider|count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seq_divider|controller|pstate.load~regout ),
	.datad(\seq_divider|sequential_divider|count [0]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|count~0 .lut_mask = 16'h000F;
defparam \seq_divider|sequential_divider|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N19
cycloneii_lcell_ff \seq_divider|sequential_divider|count[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|count~0_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|count [0]));

// Location: LCCOMB_X13_Y11_N2
cycloneii_lcell_comb \seq_divider|sequential_divider|Add0~1 (
// Equation(s):
// \seq_divider|sequential_divider|Add0~1_combout  = \seq_divider|sequential_divider|count [2] $ (((\seq_divider|sequential_divider|count [1] & \seq_divider|sequential_divider|count [0])))

	.dataa(\seq_divider|sequential_divider|count [1]),
	.datab(vcc),
	.datac(\seq_divider|sequential_divider|count [2]),
	.datad(\seq_divider|sequential_divider|count [0]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Add0~1 .lut_mask = 16'h5AF0;
defparam \seq_divider|sequential_divider|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N3
cycloneii_lcell_ff \seq_divider|sequential_divider|count[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Add0~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|count [2]));

// Location: LCCOMB_X13_Y11_N20
cycloneii_lcell_comb \seq_divider|sequential_divider|Add0~0 (
// Equation(s):
// \seq_divider|sequential_divider|Add0~0_combout  = \seq_divider|sequential_divider|count [3] $ (((\seq_divider|sequential_divider|count [1] & (\seq_divider|sequential_divider|count [2] & \seq_divider|sequential_divider|count [0]))))

	.dataa(\seq_divider|sequential_divider|count [1]),
	.datab(\seq_divider|sequential_divider|count [2]),
	.datac(\seq_divider|sequential_divider|count [3]),
	.datad(\seq_divider|sequential_divider|count [0]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Add0~0 .lut_mask = 16'h78F0;
defparam \seq_divider|sequential_divider|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N21
cycloneii_lcell_ff \seq_divider|sequential_divider|count[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Add0~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|count [3]));

// Location: LCCOMB_X13_Y11_N24
cycloneii_lcell_comb \seq_divider|sequential_divider|WideAnd0 (
// Equation(s):
// \seq_divider|sequential_divider|WideAnd0~combout  = (((!\seq_divider|sequential_divider|count [0]) # (!\seq_divider|sequential_divider|count [3])) # (!\seq_divider|sequential_divider|count [2])) # (!\seq_divider|sequential_divider|count [1])

	.dataa(\seq_divider|sequential_divider|count [1]),
	.datab(\seq_divider|sequential_divider|count [2]),
	.datac(\seq_divider|sequential_divider|count [3]),
	.datad(\seq_divider|sequential_divider|count [0]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|WideAnd0~combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|WideAnd0 .lut_mask = 16'h7FFF;
defparam \seq_divider|sequential_divider|WideAnd0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneii_lcell_comb \output_wrapper|datapath|count[1]~1 (
// Equation(s):
// \output_wrapper|datapath|count[1]~1_combout  = (\output_wrapper|controller|Selector2~0_combout  & (\output_wrapper|datapath|count [1] $ (((!\output_wrapper|controller|pstate.loading~regout  & \output_wrapper|datapath|count [0]))))) # 
// (!\output_wrapper|controller|Selector2~0_combout  & (!\output_wrapper|controller|pstate.loading~regout  & (\output_wrapper|datapath|count [1])))

	.dataa(\output_wrapper|controller|Selector2~0_combout ),
	.datab(\output_wrapper|controller|pstate.loading~regout ),
	.datac(\output_wrapper|datapath|count [1]),
	.datad(\output_wrapper|datapath|count [0]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|count[1]~1 .lut_mask = 16'h92B0;
defparam \output_wrapper|datapath|count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N15
cycloneii_lcell_ff \output_wrapper|datapath|count[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|count[1]~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|count [1]));

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \receiveData~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\receiveData~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(receiveData));
// synopsys translate_off
defparam \receiveData~I .input_async_reset = "none";
defparam \receiveData~I .input_power_up = "low";
defparam \receiveData~I .input_register_mode = "none";
defparam \receiveData~I .input_sync_reset = "none";
defparam \receiveData~I .oe_async_reset = "none";
defparam \receiveData~I .oe_power_up = "low";
defparam \receiveData~I .oe_register_mode = "none";
defparam \receiveData~I .oe_sync_reset = "none";
defparam \receiveData~I .operation_mode = "input";
defparam \receiveData~I .output_async_reset = "none";
defparam \receiveData~I .output_power_up = "low";
defparam \receiveData~I .output_register_mode = "none";
defparam \receiveData~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneii_lcell_comb \output_wrapper|controller|Selector2~1 (
// Equation(s):
// \output_wrapper|controller|Selector2~1_combout  = (\output_wrapper|controller|Selector2~0_combout ) # ((\output_wrapper|controller|pstate.loading~regout ) # ((\output_wrapper|controller|pstate.providing_data~regout  & !\receiveData~combout )))

	.dataa(\output_wrapper|controller|Selector2~0_combout ),
	.datab(\output_wrapper|controller|pstate.loading~regout ),
	.datac(\output_wrapper|controller|pstate.providing_data~regout ),
	.datad(\receiveData~combout ),
	.cin(gnd),
	.combout(\output_wrapper|controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|controller|Selector2~1 .lut_mask = 16'hEEFE;
defparam \output_wrapper|controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N29
cycloneii_lcell_ff \output_wrapper|controller|pstate.providing_data (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|controller|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|controller|pstate.providing_data~regout ));

// Location: LCCOMB_X18_Y10_N22
cycloneii_lcell_comb \output_wrapper|controller|Selector1~0 (
// Equation(s):
// \output_wrapper|controller|Selector1~0_combout  = (\output_wrapper|controller|pstate.providing_data~regout ) # ((\output_wrapper|controller|pstate.waiting~regout  & ((!\output_wrapper|datapath|count [1]) # (!\output_wrapper|datapath|count [0]))))

	.dataa(\output_wrapper|datapath|count [0]),
	.datab(\output_wrapper|controller|pstate.waiting~regout ),
	.datac(\output_wrapper|datapath|count [1]),
	.datad(\output_wrapper|controller|pstate.providing_data~regout ),
	.cin(gnd),
	.combout(\output_wrapper|controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|controller|Selector1~0 .lut_mask = 16'hFF4C;
defparam \output_wrapper|controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneii_lcell_comb \output_wrapper|controller|Selector1~1 (
// Equation(s):
// \output_wrapper|controller|Selector1~1_combout  = (\output_wrapper|controller|Selector1~0_combout  & \receiveData~combout )

	.dataa(vcc),
	.datab(\output_wrapper|controller|Selector1~0_combout ),
	.datac(vcc),
	.datad(\receiveData~combout ),
	.cin(gnd),
	.combout(\output_wrapper|controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|controller|Selector1~1 .lut_mask = 16'hCC00;
defparam \output_wrapper|controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N27
cycloneii_lcell_ff \output_wrapper|controller|pstate.waiting (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|controller|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|controller|pstate.waiting~regout ));

// Location: LCCOMB_X18_Y10_N0
cycloneii_lcell_comb \output_wrapper|controller|Selector0~0 (
// Equation(s):
// \output_wrapper|controller|Selector0~0_combout  = (\output_wrapper|controller|pstate.waiting~regout  & (\output_wrapper|datapath|count [1] & \output_wrapper|datapath|count [0]))

	.dataa(vcc),
	.datab(\output_wrapper|controller|pstate.waiting~regout ),
	.datac(\output_wrapper|datapath|count [1]),
	.datad(\output_wrapper|datapath|count [0]),
	.cin(gnd),
	.combout(\output_wrapper|controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|controller|Selector0~0 .lut_mask = 16'hC000;
defparam \output_wrapper|controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneii_lcell_comb \output_wrapper|controller|Selector0~1 (
// Equation(s):
// \output_wrapper|controller|Selector0~1_combout  = (!\output_wrapper|controller|Selector0~0_combout  & ((\output_wrapper|controller|pstate.idle~regout ) # ((\seq_divider|controller|pstate.dividing~regout  & !\seq_divider|sequential_divider|WideAnd0~combout 
// ))))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|WideAnd0~combout ),
	.datac(\output_wrapper|controller|pstate.idle~regout ),
	.datad(\output_wrapper|controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\output_wrapper|controller|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|controller|Selector0~1 .lut_mask = 16'h00F2;
defparam \output_wrapper|controller|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N5
cycloneii_lcell_ff \output_wrapper|controller|pstate.idle (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|controller|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|controller|pstate.idle~regout ));

// Location: LCCOMB_X14_Y11_N6
cycloneii_lcell_comb \output_wrapper|controller|nstate.loading~0 (
// Equation(s):
// \output_wrapper|controller|nstate.loading~0_combout  = (\seq_divider|controller|pstate.dividing~regout  & (!\output_wrapper|controller|pstate.idle~regout  & !\seq_divider|sequential_divider|WideAnd0~combout ))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(vcc),
	.datac(\output_wrapper|controller|pstate.idle~regout ),
	.datad(\seq_divider|sequential_divider|WideAnd0~combout ),
	.cin(gnd),
	.combout(\output_wrapper|controller|nstate.loading~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|controller|nstate.loading~0 .lut_mask = 16'h000A;
defparam \output_wrapper|controller|nstate.loading~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N7
cycloneii_lcell_ff \output_wrapper|controller|pstate.loading (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|controller|nstate.loading~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|controller|pstate.loading~regout ));

// Location: LCCOMB_X18_Y10_N12
cycloneii_lcell_comb \output_wrapper|datapath|count[0]~0 (
// Equation(s):
// \output_wrapper|datapath|count[0]~0_combout  = (\output_wrapper|controller|Selector2~0_combout  & (\output_wrapper|datapath|count [0] $ (!\output_wrapper|controller|pstate.loading~regout ))) # (!\output_wrapper|controller|Selector2~0_combout  & 
// (\output_wrapper|datapath|count [0] & !\output_wrapper|controller|pstate.loading~regout ))

	.dataa(\output_wrapper|controller|Selector2~0_combout ),
	.datab(vcc),
	.datac(\output_wrapper|datapath|count [0]),
	.datad(\output_wrapper|controller|pstate.loading~regout ),
	.cin(gnd),
	.combout(\output_wrapper|datapath|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|count[0]~0 .lut_mask = 16'hA05A;
defparam \output_wrapper|datapath|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N13
cycloneii_lcell_ff \output_wrapper|datapath|count[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|count[0]~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|count [0]));

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_in~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_in[6]));
// synopsys translate_off
defparam \Data_in[6]~I .input_async_reset = "none";
defparam \Data_in[6]~I .input_power_up = "low";
defparam \Data_in[6]~I .input_register_mode = "none";
defparam \Data_in[6]~I .input_sync_reset = "none";
defparam \Data_in[6]~I .oe_async_reset = "none";
defparam \Data_in[6]~I .oe_power_up = "low";
defparam \Data_in[6]~I .oe_register_mode = "none";
defparam \Data_in[6]~I .oe_sync_reset = "none";
defparam \Data_in[6]~I .operation_mode = "input";
defparam \Data_in[6]~I .output_async_reset = "none";
defparam \Data_in[6]~I .output_power_up = "low";
defparam \Data_in[6]~I .output_register_mode = "none";
defparam \Data_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
cycloneii_lcell_comb \input_wrapper|datapath|A2[6]~feeder (
// Equation(s):
// \input_wrapper|datapath|A2[6]~feeder_combout  = \Data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [6]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A2[6]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneii_lcell_comb \input_wrapper|datapath|Decoder0~2 (
// Equation(s):
// \input_wrapper|datapath|Decoder0~2_combout  = (!\input_wrapper|datapath|count [1] & (!\input_wrapper|controller|pstate.getting~regout  & (\input_wrapper|datapath|count [0] & \input_wrapper|controller|pstate.idle~regout )))

	.dataa(\input_wrapper|datapath|count [1]),
	.datab(\input_wrapper|controller|pstate.getting~regout ),
	.datac(\input_wrapper|datapath|count [0]),
	.datad(\input_wrapper|controller|pstate.idle~regout ),
	.cin(gnd),
	.combout(\input_wrapper|datapath|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|Decoder0~2 .lut_mask = 16'h1000;
defparam \input_wrapper|datapath|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N29
cycloneii_lcell_ff \input_wrapper|datapath|A2[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A2[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A2 [6]));

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_in~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_in[4]));
// synopsys translate_off
defparam \Data_in[4]~I .input_async_reset = "none";
defparam \Data_in[4]~I .input_power_up = "low";
defparam \Data_in[4]~I .input_register_mode = "none";
defparam \Data_in[4]~I .input_sync_reset = "none";
defparam \Data_in[4]~I .oe_async_reset = "none";
defparam \Data_in[4]~I .oe_power_up = "low";
defparam \Data_in[4]~I .oe_register_mode = "none";
defparam \Data_in[4]~I .oe_sync_reset = "none";
defparam \Data_in[4]~I .operation_mode = "input";
defparam \Data_in[4]~I .output_async_reset = "none";
defparam \Data_in[4]~I .output_power_up = "low";
defparam \Data_in[4]~I .output_register_mode = "none";
defparam \Data_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cycloneii_lcell_comb \input_wrapper|datapath|A2[4]~feeder (
// Equation(s):
// \input_wrapper|datapath|A2[4]~feeder_combout  = \Data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [4]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A2[4]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N13
cycloneii_lcell_ff \input_wrapper|datapath|A2[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A2[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A2 [4]));

// Location: LCCOMB_X15_Y10_N16
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~9 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~9_combout  = (\seq_divider|controller|pstate.load~regout  & ((\input_wrapper|datapath|A2 [4]))) # (!\seq_divider|controller|pstate.load~regout  & (\seq_divider|sequential_divider|Quotient_reg [11]))

	.dataa(\seq_divider|sequential_divider|Quotient_reg [11]),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(vcc),
	.datad(\input_wrapper|datapath|A2 [4]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~9 .lut_mask = 16'hEE22;
defparam \seq_divider|sequential_divider|Quotient_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg[9]~1 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg[9]~1_combout  = \seq_divider|controller|pstate.dividing~regout  $ (\seq_divider|controller|pstate.load~regout )

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|controller|pstate.load~regout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg[9]~1 .lut_mask = 16'h55AA;
defparam \seq_divider|sequential_divider|Quotient_reg[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N17
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~9_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [12]));

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_in~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_in[5]));
// synopsys translate_off
defparam \Data_in[5]~I .input_async_reset = "none";
defparam \Data_in[5]~I .input_power_up = "low";
defparam \Data_in[5]~I .input_register_mode = "none";
defparam \Data_in[5]~I .input_sync_reset = "none";
defparam \Data_in[5]~I .oe_async_reset = "none";
defparam \Data_in[5]~I .oe_power_up = "low";
defparam \Data_in[5]~I .oe_register_mode = "none";
defparam \Data_in[5]~I .oe_sync_reset = "none";
defparam \Data_in[5]~I .operation_mode = "input";
defparam \Data_in[5]~I .output_async_reset = "none";
defparam \Data_in[5]~I .output_power_up = "low";
defparam \Data_in[5]~I .output_register_mode = "none";
defparam \Data_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
cycloneii_lcell_comb \input_wrapper|datapath|A2[5]~feeder (
// Equation(s):
// \input_wrapper|datapath|A2[5]~feeder_combout  = \Data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [5]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A2[5]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N9
cycloneii_lcell_ff \input_wrapper|datapath|A2[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A2[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A2 [5]));

// Location: LCCOMB_X15_Y10_N4
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~11 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~11_combout  = (\seq_divider|controller|pstate.load~regout  & ((\input_wrapper|datapath|A2 [5]))) # (!\seq_divider|controller|pstate.load~regout  & (\seq_divider|sequential_divider|Quotient_reg [12]))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\seq_divider|sequential_divider|Quotient_reg [12]),
	.datad(\input_wrapper|datapath|A2 [5]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~11 .lut_mask = 16'hFC30;
defparam \seq_divider|sequential_divider|Quotient_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N5
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~11_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [13]));

// Location: LCCOMB_X15_Y10_N20
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~13 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~13_combout  = (\seq_divider|controller|pstate.load~regout  & (\input_wrapper|datapath|A2 [6])) # (!\seq_divider|controller|pstate.load~regout  & ((\seq_divider|sequential_divider|Quotient_reg [13])))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\input_wrapper|datapath|A2 [6]),
	.datad(\seq_divider|sequential_divider|Quotient_reg [13]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~13 .lut_mask = 16'hF3C0;
defparam \seq_divider|sequential_divider|Quotient_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N21
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~13_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [14]));

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_in~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_in[7]));
// synopsys translate_off
defparam \Data_in[7]~I .input_async_reset = "none";
defparam \Data_in[7]~I .input_power_up = "low";
defparam \Data_in[7]~I .input_register_mode = "none";
defparam \Data_in[7]~I .input_sync_reset = "none";
defparam \Data_in[7]~I .oe_async_reset = "none";
defparam \Data_in[7]~I .oe_power_up = "low";
defparam \Data_in[7]~I .oe_register_mode = "none";
defparam \Data_in[7]~I .oe_sync_reset = "none";
defparam \Data_in[7]~I .operation_mode = "input";
defparam \Data_in[7]~I .output_async_reset = "none";
defparam \Data_in[7]~I .output_power_up = "low";
defparam \Data_in[7]~I .output_register_mode = "none";
defparam \Data_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
cycloneii_lcell_comb \input_wrapper|datapath|A2[7]~feeder (
// Equation(s):
// \input_wrapper|datapath|A2[7]~feeder_combout  = \Data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [7]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A2[7]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N25
cycloneii_lcell_ff \input_wrapper|datapath|A2[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A2[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A2 [7]));

// Location: LCCOMB_X15_Y10_N28
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~15 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~15_combout  = (\seq_divider|controller|pstate.load~regout  & ((\input_wrapper|datapath|A2 [7]))) # (!\seq_divider|controller|pstate.load~regout  & (\seq_divider|sequential_divider|Quotient_reg [14]))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\seq_divider|sequential_divider|Quotient_reg [14]),
	.datad(\input_wrapper|datapath|A2 [7]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~15 .lut_mask = 16'hFC30;
defparam \seq_divider|sequential_divider|Quotient_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N29
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~15_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [15]));

// Location: LCCOMB_X10_Y10_N24
cycloneii_lcell_comb \input_wrapper|datapath|B2[7]~feeder (
// Equation(s):
// \input_wrapper|datapath|B2[7]~feeder_combout  = \Data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [7]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B2[7]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneii_lcell_comb \input_wrapper|datapath|Decoder0~1 (
// Equation(s):
// \input_wrapper|datapath|Decoder0~1_combout  = (\input_wrapper|datapath|count [1] & (\input_wrapper|datapath|count [0] & (!\input_wrapper|controller|pstate.getting~regout  & \input_wrapper|controller|pstate.idle~regout )))

	.dataa(\input_wrapper|datapath|count [1]),
	.datab(\input_wrapper|datapath|count [0]),
	.datac(\input_wrapper|controller|pstate.getting~regout ),
	.datad(\input_wrapper|controller|pstate.idle~regout ),
	.cin(gnd),
	.combout(\input_wrapper|datapath|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|Decoder0~1 .lut_mask = 16'h0800;
defparam \input_wrapper|datapath|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N25
cycloneii_lcell_ff \input_wrapper|datapath|B2[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B2[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B2 [7]));

// Location: LCFF_X10_Y10_N19
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input_wrapper|datapath|B2 [7]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [15]));

// Location: LCCOMB_X14_Y11_N26
cycloneii_lcell_comb \input_wrapper|datapath|count[1]~1 (
// Equation(s):
// \input_wrapper|datapath|count[1]~1_combout  = (\input_wrapper|controller|Selector2~0_combout  & (\input_wrapper|datapath|count [1] $ (((!\input_wrapper|controller|pstate.init~regout  & \input_wrapper|datapath|count [0]))))) # 
// (!\input_wrapper|controller|Selector2~0_combout  & (!\input_wrapper|controller|pstate.init~regout  & (\input_wrapper|datapath|count [1])))

	.dataa(\input_wrapper|controller|Selector2~0_combout ),
	.datab(\input_wrapper|controller|pstate.init~regout ),
	.datac(\input_wrapper|datapath|count [1]),
	.datad(\input_wrapper|datapath|count [0]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|count[1]~1 .lut_mask = 16'h92B0;
defparam \input_wrapper|datapath|count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N27
cycloneii_lcell_ff \input_wrapper|datapath|count[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|count[1]~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|count [1]));

// Location: LCCOMB_X13_Y11_N16
cycloneii_lcell_comb \input_wrapper|datapath|Decoder0~0 (
// Equation(s):
// \input_wrapper|datapath|Decoder0~0_combout  = (!\input_wrapper|controller|pstate.getting~regout  & (!\input_wrapper|datapath|count [0] & (\input_wrapper|datapath|count [1] & \input_wrapper|controller|pstate.idle~regout )))

	.dataa(\input_wrapper|controller|pstate.getting~regout ),
	.datab(\input_wrapper|datapath|count [0]),
	.datac(\input_wrapper|datapath|count [1]),
	.datad(\input_wrapper|controller|pstate.idle~regout ),
	.cin(gnd),
	.combout(\input_wrapper|datapath|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|Decoder0~0 .lut_mask = 16'h1000;
defparam \input_wrapper|datapath|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N19
cycloneii_lcell_ff \input_wrapper|datapath|B1[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_in~combout [7]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\input_wrapper|datapath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B1 [7]));

// Location: LCFF_X12_Y10_N1
cycloneii_lcell_ff \input_wrapper|datapath|B1[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_in~combout [4]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\input_wrapper|datapath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B1 [4]));

// Location: LCCOMB_X12_Y10_N26
cycloneii_lcell_comb \input_wrapper|datapath|B1[5]~feeder (
// Equation(s):
// \input_wrapper|datapath|B1[5]~feeder_combout  = \Data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [5]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B1[5]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N27
cycloneii_lcell_ff \input_wrapper|datapath|B1[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B1[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B1 [5]));

// Location: LCCOMB_X12_Y10_N0
cycloneii_lcell_comb \seq_divider|sequential_divider|Equal0~0 (
// Equation(s):
// \seq_divider|sequential_divider|Equal0~0_combout  = (!\input_wrapper|datapath|B1 [6] & (!\input_wrapper|datapath|B1 [7] & (!\input_wrapper|datapath|B1 [4] & !\input_wrapper|datapath|B1 [5])))

	.dataa(\input_wrapper|datapath|B1 [6]),
	.datab(\input_wrapper|datapath|B1 [7]),
	.datac(\input_wrapper|datapath|B1 [4]),
	.datad(\input_wrapper|datapath|B1 [5]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Equal0~0 .lut_mask = 16'h0001;
defparam \seq_divider|sequential_divider|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneii_lcell_comb \input_wrapper|datapath|B2[6]~feeder (
// Equation(s):
// \input_wrapper|datapath|B2[6]~feeder_combout  = \Data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [6]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B2[6]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N23
cycloneii_lcell_ff \input_wrapper|datapath|B2[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B2[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B2 [6]));

// Location: LCCOMB_X10_Y10_N0
cycloneii_lcell_comb \input_wrapper|datapath|B2[5]~feeder (
// Equation(s):
// \input_wrapper|datapath|B2[5]~feeder_combout  = \Data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [5]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B2[5]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N1
cycloneii_lcell_ff \input_wrapper|datapath|B2[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B2[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B2 [5]));

// Location: LCCOMB_X10_Y10_N20
cycloneii_lcell_comb \seq_divider|sequential_divider|Equal0~2 (
// Equation(s):
// \seq_divider|sequential_divider|Equal0~2_combout  = (!\input_wrapper|datapath|B2 [4] & (!\input_wrapper|datapath|B2 [6] & (!\input_wrapper|datapath|B2 [7] & !\input_wrapper|datapath|B2 [5])))

	.dataa(\input_wrapper|datapath|B2 [4]),
	.datab(\input_wrapper|datapath|B2 [6]),
	.datac(\input_wrapper|datapath|B2 [7]),
	.datad(\input_wrapper|datapath|B2 [5]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Equal0~2 .lut_mask = 16'h0001;
defparam \seq_divider|sequential_divider|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_in~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_in[3]));
// synopsys translate_off
defparam \Data_in[3]~I .input_async_reset = "none";
defparam \Data_in[3]~I .input_power_up = "low";
defparam \Data_in[3]~I .input_register_mode = "none";
defparam \Data_in[3]~I .input_sync_reset = "none";
defparam \Data_in[3]~I .oe_async_reset = "none";
defparam \Data_in[3]~I .oe_power_up = "low";
defparam \Data_in[3]~I .oe_register_mode = "none";
defparam \Data_in[3]~I .oe_sync_reset = "none";
defparam \Data_in[3]~I .operation_mode = "input";
defparam \Data_in[3]~I .output_async_reset = "none";
defparam \Data_in[3]~I .output_power_up = "low";
defparam \Data_in[3]~I .output_register_mode = "none";
defparam \Data_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneii_lcell_comb \input_wrapper|datapath|B2[3]~feeder (
// Equation(s):
// \input_wrapper|datapath|B2[3]~feeder_combout  = \Data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [3]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B2[3]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N3
cycloneii_lcell_ff \input_wrapper|datapath|B2[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B2[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B2 [3]));

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_in~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_in[0]));
// synopsys translate_off
defparam \Data_in[0]~I .input_async_reset = "none";
defparam \Data_in[0]~I .input_power_up = "low";
defparam \Data_in[0]~I .input_register_mode = "none";
defparam \Data_in[0]~I .input_sync_reset = "none";
defparam \Data_in[0]~I .oe_async_reset = "none";
defparam \Data_in[0]~I .oe_power_up = "low";
defparam \Data_in[0]~I .oe_register_mode = "none";
defparam \Data_in[0]~I .oe_sync_reset = "none";
defparam \Data_in[0]~I .operation_mode = "input";
defparam \Data_in[0]~I .output_async_reset = "none";
defparam \Data_in[0]~I .output_power_up = "low";
defparam \Data_in[0]~I .output_register_mode = "none";
defparam \Data_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X10_Y10_N9
cycloneii_lcell_ff \input_wrapper|datapath|B2[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_in~combout [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\input_wrapper|datapath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B2 [0]));

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_in~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_in[1]));
// synopsys translate_off
defparam \Data_in[1]~I .input_async_reset = "none";
defparam \Data_in[1]~I .input_power_up = "low";
defparam \Data_in[1]~I .input_register_mode = "none";
defparam \Data_in[1]~I .input_sync_reset = "none";
defparam \Data_in[1]~I .oe_async_reset = "none";
defparam \Data_in[1]~I .oe_power_up = "low";
defparam \Data_in[1]~I .oe_register_mode = "none";
defparam \Data_in[1]~I .oe_sync_reset = "none";
defparam \Data_in[1]~I .operation_mode = "input";
defparam \Data_in[1]~I .output_async_reset = "none";
defparam \Data_in[1]~I .output_power_up = "low";
defparam \Data_in[1]~I .output_register_mode = "none";
defparam \Data_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneii_lcell_comb \input_wrapper|datapath|B2[1]~feeder (
// Equation(s):
// \input_wrapper|datapath|B2[1]~feeder_combout  = \Data_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [1]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|B2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|B2[1]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|B2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y10_N27
cycloneii_lcell_ff \input_wrapper|datapath|B2[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|B2[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B2 [1]));

// Location: LCCOMB_X12_Y10_N10
cycloneii_lcell_comb \seq_divider|sequential_divider|Equal0~3 (
// Equation(s):
// \seq_divider|sequential_divider|Equal0~3_combout  = (!\input_wrapper|datapath|B2 [2] & (!\input_wrapper|datapath|B2 [3] & (!\input_wrapper|datapath|B2 [0] & !\input_wrapper|datapath|B2 [1])))

	.dataa(\input_wrapper|datapath|B2 [2]),
	.datab(\input_wrapper|datapath|B2 [3]),
	.datac(\input_wrapper|datapath|B2 [0]),
	.datad(\input_wrapper|datapath|B2 [1]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Equal0~3 .lut_mask = 16'h0001;
defparam \seq_divider|sequential_divider|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneii_lcell_comb \seq_divider|sequential_divider|Equal0~4 (
// Equation(s):
// \seq_divider|sequential_divider|Equal0~4_combout  = (\seq_divider|sequential_divider|Equal0~1_combout  & (\seq_divider|sequential_divider|Equal0~0_combout  & (\seq_divider|sequential_divider|Equal0~2_combout  & 
// \seq_divider|sequential_divider|Equal0~3_combout )))

	.dataa(\seq_divider|sequential_divider|Equal0~1_combout ),
	.datab(\seq_divider|sequential_divider|Equal0~0_combout ),
	.datac(\seq_divider|sequential_divider|Equal0~2_combout ),
	.datad(\seq_divider|sequential_divider|Equal0~3_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Equal0~4 .lut_mask = 16'h8000;
defparam \seq_divider|sequential_divider|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N29
cycloneii_lcell_ff \seq_divider|sequential_divider|error (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Equal0~4_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|error~regout ));

// Location: LCCOMB_X13_Y11_N10
cycloneii_lcell_comb \seq_divider|controller|Selector2~0 (
// Equation(s):
// \seq_divider|controller|Selector2~0_combout  = (\seq_divider|controller|pstate.load~regout ) # ((\seq_divider|sequential_divider|WideAnd0~combout  & (\seq_divider|controller|pstate.dividing~regout  & !\seq_divider|sequential_divider|error~regout )))

	.dataa(\seq_divider|sequential_divider|WideAnd0~combout ),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\seq_divider|controller|pstate.dividing~regout ),
	.datad(\seq_divider|sequential_divider|error~regout ),
	.cin(gnd),
	.combout(\seq_divider|controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|controller|Selector2~0 .lut_mask = 16'hCCEC;
defparam \seq_divider|controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N11
cycloneii_lcell_ff \seq_divider|controller|pstate.dividing (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|controller|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|controller|pstate.dividing~regout ));

// Location: LCFF_X12_Y10_N25
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input_wrapper|datapath|B2 [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [11]));

// Location: LCFF_X12_Y10_N5
cycloneii_lcell_ff \input_wrapper|datapath|B1[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Data_in~combout [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\input_wrapper|datapath|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|B1 [0]));

// Location: LCFF_X13_Y10_N29
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input_wrapper|datapath|B1 [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [0]));

// Location: LCCOMB_X13_Y10_N2
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[1]~2 (
// Equation(s):
// \seq_divider|sequential_divider|Re[1]~2_combout  = (\seq_divider|sequential_divider|B_reg [1] & ((\seq_divider|sequential_divider|Remainder_reg [0] & (!\seq_divider|sequential_divider|Re[0]~1 )) # (!\seq_divider|sequential_divider|Remainder_reg [0] & 
// ((\seq_divider|sequential_divider|Re[0]~1 ) # (GND))))) # (!\seq_divider|sequential_divider|B_reg [1] & ((\seq_divider|sequential_divider|Remainder_reg [0] & (\seq_divider|sequential_divider|Re[0]~1  & VCC)) # 
// (!\seq_divider|sequential_divider|Remainder_reg [0] & (!\seq_divider|sequential_divider|Re[0]~1 ))))
// \seq_divider|sequential_divider|Re[1]~3  = CARRY((\seq_divider|sequential_divider|B_reg [1] & ((!\seq_divider|sequential_divider|Re[0]~1 ) # (!\seq_divider|sequential_divider|Remainder_reg [0]))) # (!\seq_divider|sequential_divider|B_reg [1] & 
// (!\seq_divider|sequential_divider|Remainder_reg [0] & !\seq_divider|sequential_divider|Re[0]~1 )))

	.dataa(\seq_divider|sequential_divider|B_reg [1]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[0]~1 ),
	.combout(\seq_divider|sequential_divider|Re[1]~2_combout ),
	.cout(\seq_divider|sequential_divider|Re[1]~3 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[1]~2 .lut_mask = 16'h692B;
defparam \seq_divider|sequential_divider|Re[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~2 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~2_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[1]~2_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [0])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [0]))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [0]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[1]~2_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~2 .lut_mask = 16'hEC4C;
defparam \seq_divider|sequential_divider|Remainder_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneii_lcell_comb \seq_divider|controller|Selector1~0 (
// Equation(s):
// \seq_divider|controller|Selector1~0_combout  = (\seq_divider|controller|pstate.load~regout ) # (\seq_divider|controller|pstate.dividing~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\seq_divider|controller|pstate.load~regout ),
	.datad(\seq_divider|controller|pstate.dividing~regout ),
	.cin(gnd),
	.combout(\seq_divider|controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|controller|Selector1~0 .lut_mask = 16'hFFF0;
defparam \seq_divider|controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N13
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [1]));

// Location: LCCOMB_X13_Y10_N4
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[2]~4 (
// Equation(s):
// \seq_divider|sequential_divider|Re[2]~4_combout  = ((\seq_divider|sequential_divider|B_reg [2] $ (\seq_divider|sequential_divider|Remainder_reg [1] $ (\seq_divider|sequential_divider|Re[1]~3 )))) # (GND)
// \seq_divider|sequential_divider|Re[2]~5  = CARRY((\seq_divider|sequential_divider|B_reg [2] & (\seq_divider|sequential_divider|Remainder_reg [1] & !\seq_divider|sequential_divider|Re[1]~3 )) # (!\seq_divider|sequential_divider|B_reg [2] & 
// ((\seq_divider|sequential_divider|Remainder_reg [1]) # (!\seq_divider|sequential_divider|Re[1]~3 ))))

	.dataa(\seq_divider|sequential_divider|B_reg [2]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[1]~3 ),
	.combout(\seq_divider|sequential_divider|Re[2]~4_combout ),
	.cout(\seq_divider|sequential_divider|Re[2]~5 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[2]~4 .lut_mask = 16'h964D;
defparam \seq_divider|sequential_divider|Re[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~4 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~4_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Re[2]~4_combout )) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Remainder_reg [1]))))) # (!\seq_divider|controller|pstate.dividing~regout  & (((\seq_divider|sequential_divider|Remainder_reg [1]))))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Re[2]~4_combout ),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Remainder_reg [1]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~4 .lut_mask = 16'hDF80;
defparam \seq_divider|sequential_divider|Remainder_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N1
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~4_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [2]));

// Location: LCCOMB_X13_Y10_N6
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[3]~6 (
// Equation(s):
// \seq_divider|sequential_divider|Re[3]~6_combout  = (\seq_divider|sequential_divider|B_reg [3] & ((\seq_divider|sequential_divider|Remainder_reg [2] & (!\seq_divider|sequential_divider|Re[2]~5 )) # (!\seq_divider|sequential_divider|Remainder_reg [2] & 
// ((\seq_divider|sequential_divider|Re[2]~5 ) # (GND))))) # (!\seq_divider|sequential_divider|B_reg [3] & ((\seq_divider|sequential_divider|Remainder_reg [2] & (\seq_divider|sequential_divider|Re[2]~5  & VCC)) # 
// (!\seq_divider|sequential_divider|Remainder_reg [2] & (!\seq_divider|sequential_divider|Re[2]~5 ))))
// \seq_divider|sequential_divider|Re[3]~7  = CARRY((\seq_divider|sequential_divider|B_reg [3] & ((!\seq_divider|sequential_divider|Re[2]~5 ) # (!\seq_divider|sequential_divider|Remainder_reg [2]))) # (!\seq_divider|sequential_divider|B_reg [3] & 
// (!\seq_divider|sequential_divider|Remainder_reg [2] & !\seq_divider|sequential_divider|Re[2]~5 )))

	.dataa(\seq_divider|sequential_divider|B_reg [3]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[2]~5 ),
	.combout(\seq_divider|sequential_divider|Re[3]~6_combout ),
	.cout(\seq_divider|sequential_divider|Re[3]~7 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[3]~6 .lut_mask = 16'h692B;
defparam \seq_divider|sequential_divider|Re[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~6 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~6_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Re[3]~6_combout )) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Remainder_reg [2]))))) # (!\seq_divider|controller|pstate.dividing~regout  & (((\seq_divider|sequential_divider|Remainder_reg [2]))))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Re[3]~6_combout ),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Remainder_reg [2]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~6 .lut_mask = 16'hDF80;
defparam \seq_divider|sequential_divider|Remainder_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N17
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~6_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [3]));

// Location: LCFF_X13_Y10_N5
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input_wrapper|datapath|B1 [4]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [4]));

// Location: LCCOMB_X13_Y10_N8
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[4]~8 (
// Equation(s):
// \seq_divider|sequential_divider|Re[4]~8_combout  = ((\seq_divider|sequential_divider|Remainder_reg [3] $ (\seq_divider|sequential_divider|B_reg [4] $ (\seq_divider|sequential_divider|Re[3]~7 )))) # (GND)
// \seq_divider|sequential_divider|Re[4]~9  = CARRY((\seq_divider|sequential_divider|Remainder_reg [3] & ((!\seq_divider|sequential_divider|Re[3]~7 ) # (!\seq_divider|sequential_divider|B_reg [4]))) # (!\seq_divider|sequential_divider|Remainder_reg [3] & 
// (!\seq_divider|sequential_divider|B_reg [4] & !\seq_divider|sequential_divider|Re[3]~7 )))

	.dataa(\seq_divider|sequential_divider|Remainder_reg [3]),
	.datab(\seq_divider|sequential_divider|B_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[3]~7 ),
	.combout(\seq_divider|sequential_divider|Re[4]~8_combout ),
	.cout(\seq_divider|sequential_divider|Re[4]~9 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[4]~8 .lut_mask = 16'h962B;
defparam \seq_divider|sequential_divider|Re[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~8 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~8_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[4]~8_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [3])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [3]))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [3]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[4]~8_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~8 .lut_mask = 16'hEC4C;
defparam \seq_divider|sequential_divider|Remainder_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N5
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~8_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [4]));

// Location: LCFF_X13_Y10_N15
cycloneii_lcell_ff \seq_divider|sequential_divider|B_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input_wrapper|datapath|B1 [5]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\seq_divider|controller|pstate.load~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|B_reg [5]));

// Location: LCCOMB_X13_Y10_N10
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[5]~10 (
// Equation(s):
// \seq_divider|sequential_divider|Re[5]~10_combout  = (\seq_divider|sequential_divider|Remainder_reg [4] & ((\seq_divider|sequential_divider|B_reg [5] & (!\seq_divider|sequential_divider|Re[4]~9 )) # (!\seq_divider|sequential_divider|B_reg [5] & 
// (\seq_divider|sequential_divider|Re[4]~9  & VCC)))) # (!\seq_divider|sequential_divider|Remainder_reg [4] & ((\seq_divider|sequential_divider|B_reg [5] & ((\seq_divider|sequential_divider|Re[4]~9 ) # (GND))) # (!\seq_divider|sequential_divider|B_reg [5] & 
// (!\seq_divider|sequential_divider|Re[4]~9 ))))
// \seq_divider|sequential_divider|Re[5]~11  = CARRY((\seq_divider|sequential_divider|Remainder_reg [4] & (\seq_divider|sequential_divider|B_reg [5] & !\seq_divider|sequential_divider|Re[4]~9 )) # (!\seq_divider|sequential_divider|Remainder_reg [4] & 
// ((\seq_divider|sequential_divider|B_reg [5]) # (!\seq_divider|sequential_divider|Re[4]~9 ))))

	.dataa(\seq_divider|sequential_divider|Remainder_reg [4]),
	.datab(\seq_divider|sequential_divider|B_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[4]~9 ),
	.combout(\seq_divider|sequential_divider|Re[5]~10_combout ),
	.cout(\seq_divider|sequential_divider|Re[5]~11 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[5]~10 .lut_mask = 16'h694D;
defparam \seq_divider|sequential_divider|Re[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~10 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~10_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[5]~10_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [4])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [4]))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [4]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[5]~10_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~10 .lut_mask = 16'hEC4C;
defparam \seq_divider|sequential_divider|Remainder_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N25
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~10_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [5]));

// Location: LCCOMB_X13_Y10_N12
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[6]~12 (
// Equation(s):
// \seq_divider|sequential_divider|Re[6]~12_combout  = ((\seq_divider|sequential_divider|B_reg [6] $ (\seq_divider|sequential_divider|Remainder_reg [5] $ (\seq_divider|sequential_divider|Re[5]~11 )))) # (GND)
// \seq_divider|sequential_divider|Re[6]~13  = CARRY((\seq_divider|sequential_divider|B_reg [6] & (\seq_divider|sequential_divider|Remainder_reg [5] & !\seq_divider|sequential_divider|Re[5]~11 )) # (!\seq_divider|sequential_divider|B_reg [6] & 
// ((\seq_divider|sequential_divider|Remainder_reg [5]) # (!\seq_divider|sequential_divider|Re[5]~11 ))))

	.dataa(\seq_divider|sequential_divider|B_reg [6]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[5]~11 ),
	.combout(\seq_divider|sequential_divider|Re[6]~12_combout ),
	.cout(\seq_divider|sequential_divider|Re[6]~13 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[6]~12 .lut_mask = 16'h964D;
defparam \seq_divider|sequential_divider|Re[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~12 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~12_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[6]~12_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [5])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [5]))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [5]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[6]~12_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~12 .lut_mask = 16'hEC4C;
defparam \seq_divider|sequential_divider|Remainder_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N29
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~12_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [6]));

// Location: LCCOMB_X13_Y10_N14
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[7]~14 (
// Equation(s):
// \seq_divider|sequential_divider|Re[7]~14_combout  = (\seq_divider|sequential_divider|B_reg [7] & ((\seq_divider|sequential_divider|Remainder_reg [6] & (!\seq_divider|sequential_divider|Re[6]~13 )) # (!\seq_divider|sequential_divider|Remainder_reg [6] & 
// ((\seq_divider|sequential_divider|Re[6]~13 ) # (GND))))) # (!\seq_divider|sequential_divider|B_reg [7] & ((\seq_divider|sequential_divider|Remainder_reg [6] & (\seq_divider|sequential_divider|Re[6]~13  & VCC)) # 
// (!\seq_divider|sequential_divider|Remainder_reg [6] & (!\seq_divider|sequential_divider|Re[6]~13 ))))
// \seq_divider|sequential_divider|Re[7]~15  = CARRY((\seq_divider|sequential_divider|B_reg [7] & ((!\seq_divider|sequential_divider|Re[6]~13 ) # (!\seq_divider|sequential_divider|Remainder_reg [6]))) # (!\seq_divider|sequential_divider|B_reg [7] & 
// (!\seq_divider|sequential_divider|Remainder_reg [6] & !\seq_divider|sequential_divider|Re[6]~13 )))

	.dataa(\seq_divider|sequential_divider|B_reg [7]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[6]~13 ),
	.combout(\seq_divider|sequential_divider|Re[7]~14_combout ),
	.cout(\seq_divider|sequential_divider|Re[7]~15 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[7]~14 .lut_mask = 16'h692B;
defparam \seq_divider|sequential_divider|Re[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~14 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~14_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[7]~14_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [6])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [6]))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [6]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[7]~14_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~14 .lut_mask = 16'hEC4C;
defparam \seq_divider|sequential_divider|Remainder_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N21
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~14_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [7]));

// Location: LCCOMB_X13_Y10_N16
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[8]~16 (
// Equation(s):
// \seq_divider|sequential_divider|Re[8]~16_combout  = ((\seq_divider|sequential_divider|B_reg [8] $ (\seq_divider|sequential_divider|Remainder_reg [7] $ (\seq_divider|sequential_divider|Re[7]~15 )))) # (GND)
// \seq_divider|sequential_divider|Re[8]~17  = CARRY((\seq_divider|sequential_divider|B_reg [8] & (\seq_divider|sequential_divider|Remainder_reg [7] & !\seq_divider|sequential_divider|Re[7]~15 )) # (!\seq_divider|sequential_divider|B_reg [8] & 
// ((\seq_divider|sequential_divider|Remainder_reg [7]) # (!\seq_divider|sequential_divider|Re[7]~15 ))))

	.dataa(\seq_divider|sequential_divider|B_reg [8]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[7]~15 ),
	.combout(\seq_divider|sequential_divider|Re[8]~16_combout ),
	.cout(\seq_divider|sequential_divider|Re[8]~17 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[8]~16 .lut_mask = 16'h964D;
defparam \seq_divider|sequential_divider|Re[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~1 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~1_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[8]~16_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [7])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [7]))

	.dataa(\seq_divider|sequential_divider|Remainder_reg [7]),
	.datab(\seq_divider|controller|pstate.dividing~regout ),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[8]~16_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~1 .lut_mask = 16'hEA2A;
defparam \seq_divider|sequential_divider|Remainder_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N15
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [8]));

// Location: LCCOMB_X13_Y10_N18
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[9]~18 (
// Equation(s):
// \seq_divider|sequential_divider|Re[9]~18_combout  = (\seq_divider|sequential_divider|B_reg [9] & ((\seq_divider|sequential_divider|Remainder_reg [8] & (!\seq_divider|sequential_divider|Re[8]~17 )) # (!\seq_divider|sequential_divider|Remainder_reg [8] & 
// ((\seq_divider|sequential_divider|Re[8]~17 ) # (GND))))) # (!\seq_divider|sequential_divider|B_reg [9] & ((\seq_divider|sequential_divider|Remainder_reg [8] & (\seq_divider|sequential_divider|Re[8]~17  & VCC)) # 
// (!\seq_divider|sequential_divider|Remainder_reg [8] & (!\seq_divider|sequential_divider|Re[8]~17 ))))
// \seq_divider|sequential_divider|Re[9]~19  = CARRY((\seq_divider|sequential_divider|B_reg [9] & ((!\seq_divider|sequential_divider|Re[8]~17 ) # (!\seq_divider|sequential_divider|Remainder_reg [8]))) # (!\seq_divider|sequential_divider|B_reg [9] & 
// (!\seq_divider|sequential_divider|Remainder_reg [8] & !\seq_divider|sequential_divider|Re[8]~17 )))

	.dataa(\seq_divider|sequential_divider|B_reg [9]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[8]~17 ),
	.combout(\seq_divider|sequential_divider|Re[9]~18_combout ),
	.cout(\seq_divider|sequential_divider|Re[9]~19 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[9]~18 .lut_mask = 16'h692B;
defparam \seq_divider|sequential_divider|Re[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~3 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~3_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[9]~18_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [8])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [8]))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [8]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[9]~18_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~3 .lut_mask = 16'hEC4C;
defparam \seq_divider|sequential_divider|Remainder_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N27
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~3_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [9]));

// Location: LCCOMB_X13_Y10_N22
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[11]~22 (
// Equation(s):
// \seq_divider|sequential_divider|Re[11]~22_combout  = (\seq_divider|sequential_divider|Remainder_reg [10] & ((\seq_divider|sequential_divider|B_reg [11] & (!\seq_divider|sequential_divider|Re[10]~21 )) # (!\seq_divider|sequential_divider|B_reg [11] & 
// (\seq_divider|sequential_divider|Re[10]~21  & VCC)))) # (!\seq_divider|sequential_divider|Remainder_reg [10] & ((\seq_divider|sequential_divider|B_reg [11] & ((\seq_divider|sequential_divider|Re[10]~21 ) # (GND))) # (!\seq_divider|sequential_divider|B_reg 
// [11] & (!\seq_divider|sequential_divider|Re[10]~21 ))))
// \seq_divider|sequential_divider|Re[11]~23  = CARRY((\seq_divider|sequential_divider|Remainder_reg [10] & (\seq_divider|sequential_divider|B_reg [11] & !\seq_divider|sequential_divider|Re[10]~21 )) # (!\seq_divider|sequential_divider|Remainder_reg [10] & 
// ((\seq_divider|sequential_divider|B_reg [11]) # (!\seq_divider|sequential_divider|Re[10]~21 ))))

	.dataa(\seq_divider|sequential_divider|Remainder_reg [10]),
	.datab(\seq_divider|sequential_divider|B_reg [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[10]~21 ),
	.combout(\seq_divider|sequential_divider|Re[11]~22_combout ),
	.cout(\seq_divider|sequential_divider|Re[11]~23 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[11]~22 .lut_mask = 16'h694D;
defparam \seq_divider|sequential_divider|Re[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~7 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~7_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[11]~22_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [10])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [10]))

	.dataa(\seq_divider|sequential_divider|Remainder_reg [10]),
	.datab(\seq_divider|controller|pstate.dividing~regout ),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[11]~22_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~7 .lut_mask = 16'hEA2A;
defparam \seq_divider|sequential_divider|Remainder_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N11
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~7_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [11]));

// Location: LCCOMB_X13_Y10_N24
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[12]~24 (
// Equation(s):
// \seq_divider|sequential_divider|Re[12]~24_combout  = ((\seq_divider|sequential_divider|B_reg [12] $ (\seq_divider|sequential_divider|Remainder_reg [11] $ (\seq_divider|sequential_divider|Re[11]~23 )))) # (GND)
// \seq_divider|sequential_divider|Re[12]~25  = CARRY((\seq_divider|sequential_divider|B_reg [12] & (\seq_divider|sequential_divider|Remainder_reg [11] & !\seq_divider|sequential_divider|Re[11]~23 )) # (!\seq_divider|sequential_divider|B_reg [12] & 
// ((\seq_divider|sequential_divider|Remainder_reg [11]) # (!\seq_divider|sequential_divider|Re[11]~23 ))))

	.dataa(\seq_divider|sequential_divider|B_reg [12]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[11]~23 ),
	.combout(\seq_divider|sequential_divider|Re[12]~24_combout ),
	.cout(\seq_divider|sequential_divider|Re[12]~25 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[12]~24 .lut_mask = 16'h964D;
defparam \seq_divider|sequential_divider|Re[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~9 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~9_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[12]~24_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [11])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [11]))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [11]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[12]~24_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~9 .lut_mask = 16'hEC4C;
defparam \seq_divider|sequential_divider|Remainder_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N23
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~9_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [12]));

// Location: LCCOMB_X13_Y10_N26
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[13]~26 (
// Equation(s):
// \seq_divider|sequential_divider|Re[13]~26_combout  = (\seq_divider|sequential_divider|B_reg [13] & ((\seq_divider|sequential_divider|Remainder_reg [12] & (!\seq_divider|sequential_divider|Re[12]~25 )) # (!\seq_divider|sequential_divider|Remainder_reg [12] 
// & ((\seq_divider|sequential_divider|Re[12]~25 ) # (GND))))) # (!\seq_divider|sequential_divider|B_reg [13] & ((\seq_divider|sequential_divider|Remainder_reg [12] & (\seq_divider|sequential_divider|Re[12]~25  & VCC)) # 
// (!\seq_divider|sequential_divider|Remainder_reg [12] & (!\seq_divider|sequential_divider|Re[12]~25 ))))
// \seq_divider|sequential_divider|Re[13]~27  = CARRY((\seq_divider|sequential_divider|B_reg [13] & ((!\seq_divider|sequential_divider|Re[12]~25 ) # (!\seq_divider|sequential_divider|Remainder_reg [12]))) # (!\seq_divider|sequential_divider|B_reg [13] & 
// (!\seq_divider|sequential_divider|Remainder_reg [12] & !\seq_divider|sequential_divider|Re[12]~25 )))

	.dataa(\seq_divider|sequential_divider|B_reg [13]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[12]~25 ),
	.combout(\seq_divider|sequential_divider|Re[13]~26_combout ),
	.cout(\seq_divider|sequential_divider|Re[13]~27 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[13]~26 .lut_mask = 16'h692B;
defparam \seq_divider|sequential_divider|Re[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~11 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~11_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[13]~26_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [12])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [12]))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [12]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[13]~26_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~11 .lut_mask = 16'hEC4C;
defparam \seq_divider|sequential_divider|Remainder_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N19
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~11_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [13]));

// Location: LCCOMB_X13_Y10_N28
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[14]~28 (
// Equation(s):
// \seq_divider|sequential_divider|Re[14]~28_combout  = ((\seq_divider|sequential_divider|B_reg [14] $ (\seq_divider|sequential_divider|Remainder_reg [13] $ (\seq_divider|sequential_divider|Re[13]~27 )))) # (GND)
// \seq_divider|sequential_divider|Re[14]~29  = CARRY((\seq_divider|sequential_divider|B_reg [14] & (\seq_divider|sequential_divider|Remainder_reg [13] & !\seq_divider|sequential_divider|Re[13]~27 )) # (!\seq_divider|sequential_divider|B_reg [14] & 
// ((\seq_divider|sequential_divider|Remainder_reg [13]) # (!\seq_divider|sequential_divider|Re[13]~27 ))))

	.dataa(\seq_divider|sequential_divider|B_reg [14]),
	.datab(\seq_divider|sequential_divider|Remainder_reg [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seq_divider|sequential_divider|Re[13]~27 ),
	.combout(\seq_divider|sequential_divider|Re[14]~28_combout ),
	.cout(\seq_divider|sequential_divider|Re[14]~29 ));
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[14]~28 .lut_mask = 16'h964D;
defparam \seq_divider|sequential_divider|Re[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~13 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~13_combout  = (\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|sequential_divider|Re[14]~28_combout ))) # 
// (!\seq_divider|sequential_divider|Re[15]~30_combout  & (\seq_divider|sequential_divider|Remainder_reg [13])))) # (!\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Remainder_reg [13]))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [13]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|sequential_divider|Re[14]~28_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~13 .lut_mask = 16'hEC4C;
defparam \seq_divider|sequential_divider|Remainder_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N3
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~13_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [14]));

// Location: LCCOMB_X13_Y10_N30
cycloneii_lcell_comb \seq_divider|sequential_divider|Re[15]~30 (
// Equation(s):
// \seq_divider|sequential_divider|Re[15]~30_combout  = \seq_divider|sequential_divider|B_reg [15] $ (\seq_divider|sequential_divider|Re[14]~29  $ (\seq_divider|sequential_divider|Remainder_reg [14]))

	.dataa(vcc),
	.datab(\seq_divider|sequential_divider|B_reg [15]),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Remainder_reg [14]),
	.cin(\seq_divider|sequential_divider|Re[14]~29 ),
	.combout(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Re[15]~30 .lut_mask = 16'hC33C;
defparam \seq_divider|sequential_divider|Re[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~0 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~0_combout  = (\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Re[0]~0_combout )) # 
// (!\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Quotient_reg [15]))))) # (!\seq_divider|sequential_divider|Re[15]~30_combout  & (((\seq_divider|sequential_divider|Quotient_reg [15]))))

	.dataa(\seq_divider|sequential_divider|Re[0]~0_combout ),
	.datab(\seq_divider|sequential_divider|Quotient_reg [15]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|controller|pstate.dividing~regout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~0 .lut_mask = 16'hACCC;
defparam \seq_divider|sequential_divider|Remainder_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N9
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [0]));

// Location: LCFF_X17_Y10_N23
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Remainder_reg [0]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [0]));

// Location: LCCOMB_X17_Y10_N22
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[0]~0 (
// Equation(s):
// \output_wrapper|datapath|Data_out[0]~0_combout  = (\output_wrapper|datapath|count [1] & (((\output_wrapper|datapath|Remainder_reg [0]) # (\output_wrapper|datapath|count [0])))) # (!\output_wrapper|datapath|count [1] & 
// (\output_wrapper|datapath|Quotient_reg [0] & ((!\output_wrapper|datapath|count [0]))))

	.dataa(\output_wrapper|datapath|Quotient_reg [0]),
	.datab(\output_wrapper|datapath|count [1]),
	.datac(\output_wrapper|datapath|Remainder_reg [0]),
	.datad(\output_wrapper|datapath|count [0]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[0]~0 .lut_mask = 16'hCCE2;
defparam \output_wrapper|datapath|Data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
cycloneii_lcell_comb \input_wrapper|datapath|A2[0]~feeder (
// Equation(s):
// \input_wrapper|datapath|A2[0]~feeder_combout  = \Data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [0]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A2[0]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N17
cycloneii_lcell_ff \input_wrapper|datapath|A2[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A2[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A2 [0]));

// Location: LCCOMB_X15_Y11_N10
cycloneii_lcell_comb \input_wrapper|datapath|A1[7]~feeder (
// Equation(s):
// \input_wrapper|datapath|A1[7]~feeder_combout  = \Data_in~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [7]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A1[7]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneii_lcell_comb \input_wrapper|datapath|Decoder0~3 (
// Equation(s):
// \input_wrapper|datapath|Decoder0~3_combout  = (!\input_wrapper|datapath|count [1] & (!\input_wrapper|controller|pstate.getting~regout  & (!\input_wrapper|datapath|count [0] & \input_wrapper|controller|pstate.idle~regout )))

	.dataa(\input_wrapper|datapath|count [1]),
	.datab(\input_wrapper|controller|pstate.getting~regout ),
	.datac(\input_wrapper|datapath|count [0]),
	.datad(\input_wrapper|controller|pstate.idle~regout ),
	.cin(gnd),
	.combout(\input_wrapper|datapath|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|Decoder0~3 .lut_mask = 16'h0100;
defparam \input_wrapper|datapath|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N11
cycloneii_lcell_ff \input_wrapper|datapath|A1[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A1[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A1 [7]));

// Location: LCCOMB_X15_Y11_N22
cycloneii_lcell_comb \input_wrapper|datapath|A1[5]~feeder (
// Equation(s):
// \input_wrapper|datapath|A1[5]~feeder_combout  = \Data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [5]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A1[5]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N23
cycloneii_lcell_ff \input_wrapper|datapath|A1[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A1[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A1 [5]));

// Location: LCCOMB_X15_Y11_N30
cycloneii_lcell_comb \input_wrapper|datapath|A1[3]~feeder (
// Equation(s):
// \input_wrapper|datapath|A1[3]~feeder_combout  = \Data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [3]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A1[3]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N31
cycloneii_lcell_ff \input_wrapper|datapath|A1[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A1[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A1 [3]));

// Location: LCCOMB_X15_Y10_N14
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~8 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~8_combout  = (\seq_divider|controller|pstate.load~regout  & ((\input_wrapper|datapath|A1 [3]))) # (!\seq_divider|controller|pstate.load~regout  & (\seq_divider|sequential_divider|Quotient_reg [2]))

	.dataa(\seq_divider|sequential_divider|Quotient_reg [2]),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(vcc),
	.datad(\input_wrapper|datapath|A1 [3]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~8 .lut_mask = 16'hEE22;
defparam \seq_divider|sequential_divider|Quotient_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N15
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~8_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [3]));

// Location: LCCOMB_X15_Y11_N26
cycloneii_lcell_comb \input_wrapper|datapath|A1[4]~feeder (
// Equation(s):
// \input_wrapper|datapath|A1[4]~feeder_combout  = \Data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [4]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A1[4]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N27
cycloneii_lcell_ff \input_wrapper|datapath|A1[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A1[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A1 [4]));

// Location: LCCOMB_X15_Y10_N30
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~10 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~10_combout  = (\seq_divider|controller|pstate.load~regout  & ((\input_wrapper|datapath|A1 [4]))) # (!\seq_divider|controller|pstate.load~regout  & (\seq_divider|sequential_divider|Quotient_reg [3]))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\seq_divider|sequential_divider|Quotient_reg [3]),
	.datad(\input_wrapper|datapath|A1 [4]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~10 .lut_mask = 16'hFC30;
defparam \seq_divider|sequential_divider|Quotient_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N31
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~10_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [4]));

// Location: LCCOMB_X15_Y10_N18
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~12 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~12_combout  = (\seq_divider|controller|pstate.load~regout  & (\input_wrapper|datapath|A1 [5])) # (!\seq_divider|controller|pstate.load~regout  & ((\seq_divider|sequential_divider|Quotient_reg [4])))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\input_wrapper|datapath|A1 [5]),
	.datad(\seq_divider|sequential_divider|Quotient_reg [4]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~12 .lut_mask = 16'hF3C0;
defparam \seq_divider|sequential_divider|Quotient_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N19
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~12_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [5]));

// Location: LCCOMB_X15_Y11_N2
cycloneii_lcell_comb \input_wrapper|datapath|A1[6]~feeder (
// Equation(s):
// \input_wrapper|datapath|A1[6]~feeder_combout  = \Data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [6]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A1[6]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N3
cycloneii_lcell_ff \input_wrapper|datapath|A1[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A1[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A1 [6]));

// Location: LCCOMB_X15_Y10_N22
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~14 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~14_combout  = (\seq_divider|controller|pstate.load~regout  & ((\input_wrapper|datapath|A1 [6]))) # (!\seq_divider|controller|pstate.load~regout  & (\seq_divider|sequential_divider|Quotient_reg [5]))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\seq_divider|sequential_divider|Quotient_reg [5]),
	.datad(\input_wrapper|datapath|A1 [6]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~14 .lut_mask = 16'hFC30;
defparam \seq_divider|sequential_divider|Quotient_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N23
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~14_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [6]));

// Location: LCCOMB_X15_Y10_N6
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~16 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~16_combout  = (\seq_divider|controller|pstate.load~regout  & (\input_wrapper|datapath|A1 [7])) # (!\seq_divider|controller|pstate.load~regout  & ((\seq_divider|sequential_divider|Quotient_reg [6])))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\input_wrapper|datapath|A1 [7]),
	.datad(\seq_divider|sequential_divider|Quotient_reg [6]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~16 .lut_mask = 16'hF3C0;
defparam \seq_divider|sequential_divider|Quotient_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N7
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~16_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [7]));

// Location: LCCOMB_X15_Y10_N8
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~0 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~0_combout  = (\seq_divider|controller|pstate.load~regout  & (\input_wrapper|datapath|A2 [0])) # (!\seq_divider|controller|pstate.load~regout  & ((\seq_divider|sequential_divider|Quotient_reg [7])))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\input_wrapper|datapath|A2 [0]),
	.datad(\seq_divider|sequential_divider|Quotient_reg [7]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~0 .lut_mask = 16'hF3C0;
defparam \seq_divider|sequential_divider|Quotient_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N9
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [8]));

// Location: LCFF_X17_Y10_N1
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Quotient_reg [8]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [8]));

// Location: LCCOMB_X17_Y10_N2
cycloneii_lcell_comb \output_wrapper|datapath|Remainder_reg[8]~feeder (
// Equation(s):
// \output_wrapper|datapath|Remainder_reg[8]~feeder_combout  = \seq_divider|sequential_divider|Remainder_reg [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Remainder_reg [8]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Remainder_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Remainder_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Remainder_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N3
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Remainder_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [8]));

// Location: LCCOMB_X17_Y10_N0
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[0]~1 (
// Equation(s):
// \output_wrapper|datapath|Data_out[0]~1_combout  = (\output_wrapper|datapath|count [0] & ((\output_wrapper|datapath|Data_out[0]~0_combout  & ((\output_wrapper|datapath|Remainder_reg [8]))) # (!\output_wrapper|datapath|Data_out[0]~0_combout  & 
// (\output_wrapper|datapath|Quotient_reg [8])))) # (!\output_wrapper|datapath|count [0] & (\output_wrapper|datapath|Data_out[0]~0_combout ))

	.dataa(\output_wrapper|datapath|count [0]),
	.datab(\output_wrapper|datapath|Data_out[0]~0_combout ),
	.datac(\output_wrapper|datapath|Quotient_reg [8]),
	.datad(\output_wrapper|datapath|Remainder_reg [8]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[0]~1 .lut_mask = 16'hEC64;
defparam \output_wrapper|datapath|Data_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneii_lcell_comb \output_wrapper|datapath|Remainder_reg[1]~feeder (
// Equation(s):
// \output_wrapper|datapath|Remainder_reg[1]~feeder_combout  = \seq_divider|sequential_divider|Remainder_reg [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Remainder_reg [1]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Remainder_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Remainder_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Remainder_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N9
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Remainder_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [1]));

// Location: LCFF_X19_Y10_N3
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Remainder_reg [9]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [9]));

// Location: LCCOMB_X15_Y11_N14
cycloneii_lcell_comb \input_wrapper|datapath|A1[1]~feeder (
// Equation(s):
// \input_wrapper|datapath|A1[1]~feeder_combout  = \Data_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [1]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A1[1]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N15
cycloneii_lcell_ff \input_wrapper|datapath|A1[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A1[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A1 [1]));

// Location: LCCOMB_X15_Y11_N6
cycloneii_lcell_comb \input_wrapper|datapath|A1[0]~feeder (
// Equation(s):
// \input_wrapper|datapath|A1[0]~feeder_combout  = \Data_in~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [0]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A1[0]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N7
cycloneii_lcell_ff \input_wrapper|datapath|A1[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A1[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A1 [0]));

// Location: LCCOMB_X15_Y10_N26
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~2 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~2_combout  = (\seq_divider|controller|pstate.load~regout  & (\input_wrapper|datapath|A1 [0])) # (!\seq_divider|controller|pstate.load~regout  & ((\seq_divider|sequential_divider|Re[15]~30_combout )))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\input_wrapper|datapath|A1 [0]),
	.datad(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~2 .lut_mask = 16'hF3C0;
defparam \seq_divider|sequential_divider|Quotient_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N27
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [0]));

// Location: LCCOMB_X15_Y10_N2
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~4 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~4_combout  = (\seq_divider|controller|pstate.load~regout  & (\input_wrapper|datapath|A1 [1])) # (!\seq_divider|controller|pstate.load~regout  & ((\seq_divider|sequential_divider|Quotient_reg [0])))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\input_wrapper|datapath|A1 [1]),
	.datad(\seq_divider|sequential_divider|Quotient_reg [0]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~4 .lut_mask = 16'hF3C0;
defparam \seq_divider|sequential_divider|Quotient_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N3
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~4_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [1]));

// Location: LCFF_X19_Y10_N13
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Quotient_reg [1]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [1]));

// Location: LCCOMB_X15_Y11_N4
cycloneii_lcell_comb \input_wrapper|datapath|A2[1]~feeder (
// Equation(s):
// \input_wrapper|datapath|A2[1]~feeder_combout  = \Data_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [1]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A2[1]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N5
cycloneii_lcell_ff \input_wrapper|datapath|A2[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A2[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A2 [1]));

// Location: LCCOMB_X15_Y10_N12
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~3 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~3_combout  = (\seq_divider|controller|pstate.load~regout  & (\input_wrapper|datapath|A2 [1])) # (!\seq_divider|controller|pstate.load~regout  & ((\seq_divider|sequential_divider|Quotient_reg [8])))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\input_wrapper|datapath|A2 [1]),
	.datad(\seq_divider|sequential_divider|Quotient_reg [8]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~3 .lut_mask = 16'hF3C0;
defparam \seq_divider|sequential_divider|Quotient_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N13
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~3_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [9]));

// Location: LCCOMB_X19_Y10_N26
cycloneii_lcell_comb \output_wrapper|datapath|Quotient_reg[9]~feeder (
// Equation(s):
// \output_wrapper|datapath|Quotient_reg[9]~feeder_combout  = \seq_divider|sequential_divider|Quotient_reg [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Quotient_reg [9]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Quotient_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Quotient_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Quotient_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N27
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Quotient_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [9]));

// Location: LCCOMB_X19_Y10_N12
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[1]~2 (
// Equation(s):
// \output_wrapper|datapath|Data_out[1]~2_combout  = (\output_wrapper|datapath|count [1] & (\output_wrapper|datapath|count [0])) # (!\output_wrapper|datapath|count [1] & ((\output_wrapper|datapath|count [0] & ((\output_wrapper|datapath|Quotient_reg [9]))) # 
// (!\output_wrapper|datapath|count [0] & (\output_wrapper|datapath|Quotient_reg [1]))))

	.dataa(\output_wrapper|datapath|count [1]),
	.datab(\output_wrapper|datapath|count [0]),
	.datac(\output_wrapper|datapath|Quotient_reg [1]),
	.datad(\output_wrapper|datapath|Quotient_reg [9]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[1]~2 .lut_mask = 16'hDC98;
defparam \output_wrapper|datapath|Data_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[1]~3 (
// Equation(s):
// \output_wrapper|datapath|Data_out[1]~3_combout  = (\output_wrapper|datapath|count [1] & ((\output_wrapper|datapath|Data_out[1]~2_combout  & ((\output_wrapper|datapath|Remainder_reg [9]))) # (!\output_wrapper|datapath|Data_out[1]~2_combout  & 
// (\output_wrapper|datapath|Remainder_reg [1])))) # (!\output_wrapper|datapath|count [1] & (((\output_wrapper|datapath|Data_out[1]~2_combout ))))

	.dataa(\output_wrapper|datapath|count [1]),
	.datab(\output_wrapper|datapath|Remainder_reg [1]),
	.datac(\output_wrapper|datapath|Remainder_reg [9]),
	.datad(\output_wrapper|datapath|Data_out[1]~2_combout ),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[1]~3 .lut_mask = 16'hF588;
defparam \output_wrapper|datapath|Data_out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_in~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_in[2]));
// synopsys translate_off
defparam \Data_in[2]~I .input_async_reset = "none";
defparam \Data_in[2]~I .input_power_up = "low";
defparam \Data_in[2]~I .input_register_mode = "none";
defparam \Data_in[2]~I .input_sync_reset = "none";
defparam \Data_in[2]~I .oe_async_reset = "none";
defparam \Data_in[2]~I .oe_power_up = "low";
defparam \Data_in[2]~I .oe_register_mode = "none";
defparam \Data_in[2]~I .oe_sync_reset = "none";
defparam \Data_in[2]~I .operation_mode = "input";
defparam \Data_in[2]~I .output_async_reset = "none";
defparam \Data_in[2]~I .output_power_up = "low";
defparam \Data_in[2]~I .output_register_mode = "none";
defparam \Data_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
cycloneii_lcell_comb \input_wrapper|datapath|A2[2]~feeder (
// Equation(s):
// \input_wrapper|datapath|A2[2]~feeder_combout  = \Data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [2]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A2[2]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N21
cycloneii_lcell_ff \input_wrapper|datapath|A2[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A2[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A2 [2]));

// Location: LCCOMB_X15_Y10_N0
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~5 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~5_combout  = (\seq_divider|controller|pstate.load~regout  & (\input_wrapper|datapath|A2 [2])) # (!\seq_divider|controller|pstate.load~regout  & ((\seq_divider|sequential_divider|Quotient_reg [9])))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\input_wrapper|datapath|A2 [2]),
	.datad(\seq_divider|sequential_divider|Quotient_reg [9]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~5 .lut_mask = 16'hF3C0;
defparam \seq_divider|sequential_divider|Quotient_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N1
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~5_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [10]));

// Location: LCCOMB_X18_Y10_N20
cycloneii_lcell_comb \output_wrapper|datapath|Quotient_reg[10]~feeder (
// Equation(s):
// \output_wrapper|datapath|Quotient_reg[10]~feeder_combout  = \seq_divider|sequential_divider|Quotient_reg [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Quotient_reg [10]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Quotient_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Quotient_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Quotient_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N21
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Quotient_reg[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [10]));

// Location: LCCOMB_X14_Y10_N6
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~5 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~5_combout  = (\seq_divider|sequential_divider|Re[15]~30_combout  & ((\seq_divider|controller|pstate.dividing~regout  & (\seq_divider|sequential_divider|Re[10]~20_combout )) # 
// (!\seq_divider|controller|pstate.dividing~regout  & ((\seq_divider|sequential_divider|Remainder_reg [9]))))) # (!\seq_divider|sequential_divider|Re[15]~30_combout  & (((\seq_divider|sequential_divider|Remainder_reg [9]))))

	.dataa(\seq_divider|sequential_divider|Re[10]~20_combout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [9]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(\seq_divider|controller|pstate.dividing~regout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~5 .lut_mask = 16'hACCC;
defparam \seq_divider|sequential_divider|Remainder_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N7
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~5_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [10]));

// Location: LCFF_X17_Y10_N9
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Remainder_reg [10]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [10]));

// Location: LCCOMB_X15_Y11_N18
cycloneii_lcell_comb \input_wrapper|datapath|A1[2]~feeder (
// Equation(s):
// \input_wrapper|datapath|A1[2]~feeder_combout  = \Data_in~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [2]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A1[2]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N19
cycloneii_lcell_ff \input_wrapper|datapath|A1[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A1[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A1 [2]));

// Location: LCCOMB_X15_Y10_N10
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~6 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~6_combout  = (\seq_divider|controller|pstate.load~regout  & (\input_wrapper|datapath|A1 [2])) # (!\seq_divider|controller|pstate.load~regout  & ((\seq_divider|sequential_divider|Quotient_reg [1])))

	.dataa(vcc),
	.datab(\seq_divider|controller|pstate.load~regout ),
	.datac(\input_wrapper|datapath|A1 [2]),
	.datad(\seq_divider|sequential_divider|Quotient_reg [1]),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~6 .lut_mask = 16'hF3C0;
defparam \seq_divider|sequential_divider|Quotient_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N11
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~6_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [2]));

// Location: LCFF_X17_Y10_N19
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Quotient_reg [2]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [2]));

// Location: LCCOMB_X17_Y10_N18
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[2]~4 (
// Equation(s):
// \output_wrapper|datapath|Data_out[2]~4_combout  = (\output_wrapper|datapath|count [1] & ((\output_wrapper|datapath|Remainder_reg [2]) # ((\output_wrapper|datapath|count [0])))) # (!\output_wrapper|datapath|count [1] & 
// (((\output_wrapper|datapath|Quotient_reg [2] & !\output_wrapper|datapath|count [0]))))

	.dataa(\output_wrapper|datapath|Remainder_reg [2]),
	.datab(\output_wrapper|datapath|count [1]),
	.datac(\output_wrapper|datapath|Quotient_reg [2]),
	.datad(\output_wrapper|datapath|count [0]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[2]~4 .lut_mask = 16'hCCB8;
defparam \output_wrapper|datapath|Data_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[2]~5 (
// Equation(s):
// \output_wrapper|datapath|Data_out[2]~5_combout  = (\output_wrapper|datapath|count [0] & ((\output_wrapper|datapath|Data_out[2]~4_combout  & ((\output_wrapper|datapath|Remainder_reg [10]))) # (!\output_wrapper|datapath|Data_out[2]~4_combout  & 
// (\output_wrapper|datapath|Quotient_reg [10])))) # (!\output_wrapper|datapath|count [0] & (((\output_wrapper|datapath|Data_out[2]~4_combout ))))

	.dataa(\output_wrapper|datapath|count [0]),
	.datab(\output_wrapper|datapath|Quotient_reg [10]),
	.datac(\output_wrapper|datapath|Remainder_reg [10]),
	.datad(\output_wrapper|datapath|Data_out[2]~4_combout ),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[2]~5 .lut_mask = 16'hF588;
defparam \output_wrapper|datapath|Data_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N17
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Quotient_reg [3]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [3]));

// Location: LCCOMB_X15_Y11_N0
cycloneii_lcell_comb \input_wrapper|datapath|A2[3]~feeder (
// Equation(s):
// \input_wrapper|datapath|A2[3]~feeder_combout  = \Data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Data_in~combout [3]),
	.cin(gnd),
	.combout(\input_wrapper|datapath|A2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|datapath|A2[3]~feeder .lut_mask = 16'hFF00;
defparam \input_wrapper|datapath|A2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N1
cycloneii_lcell_ff \input_wrapper|datapath|A2[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|datapath|A2[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\input_wrapper|datapath|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|datapath|A2 [3]));

// Location: LCCOMB_X15_Y10_N24
cycloneii_lcell_comb \seq_divider|sequential_divider|Quotient_reg~7 (
// Equation(s):
// \seq_divider|sequential_divider|Quotient_reg~7_combout  = (\seq_divider|controller|pstate.load~regout  & ((\input_wrapper|datapath|A2 [3]))) # (!\seq_divider|controller|pstate.load~regout  & (\seq_divider|sequential_divider|Quotient_reg [10]))

	.dataa(vcc),
	.datab(\seq_divider|sequential_divider|Quotient_reg [10]),
	.datac(\input_wrapper|datapath|A2 [3]),
	.datad(\seq_divider|controller|pstate.load~regout ),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Quotient_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Quotient_reg~7 .lut_mask = 16'hF0CC;
defparam \seq_divider|sequential_divider|Quotient_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N25
cycloneii_lcell_ff \seq_divider|sequential_divider|Quotient_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Quotient_reg~7_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\seq_divider|sequential_divider|Quotient_reg[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Quotient_reg [11]));

// Location: LCCOMB_X19_Y10_N10
cycloneii_lcell_comb \output_wrapper|datapath|Quotient_reg[11]~feeder (
// Equation(s):
// \output_wrapper|datapath|Quotient_reg[11]~feeder_combout  = \seq_divider|sequential_divider|Quotient_reg [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Quotient_reg [11]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Quotient_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Quotient_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Quotient_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N11
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Quotient_reg[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [11]));

// Location: LCCOMB_X19_Y10_N16
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[3]~6 (
// Equation(s):
// \output_wrapper|datapath|Data_out[3]~6_combout  = (\output_wrapper|datapath|count [1] & (\output_wrapper|datapath|count [0])) # (!\output_wrapper|datapath|count [1] & ((\output_wrapper|datapath|count [0] & ((\output_wrapper|datapath|Quotient_reg [11]))) # 
// (!\output_wrapper|datapath|count [0] & (\output_wrapper|datapath|Quotient_reg [3]))))

	.dataa(\output_wrapper|datapath|count [1]),
	.datab(\output_wrapper|datapath|count [0]),
	.datac(\output_wrapper|datapath|Quotient_reg [3]),
	.datad(\output_wrapper|datapath|Quotient_reg [11]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[3]~6 .lut_mask = 16'hDC98;
defparam \output_wrapper|datapath|Data_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneii_lcell_comb \output_wrapper|datapath|Remainder_reg[3]~feeder (
// Equation(s):
// \output_wrapper|datapath|Remainder_reg[3]~feeder_combout  = \seq_divider|sequential_divider|Remainder_reg [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Remainder_reg [3]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Remainder_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Remainder_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Remainder_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N1
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Remainder_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [3]));

// Location: LCFF_X19_Y10_N19
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Remainder_reg [11]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [11]));

// Location: LCCOMB_X19_Y10_N18
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[3]~7 (
// Equation(s):
// \output_wrapper|datapath|Data_out[3]~7_combout  = (\output_wrapper|datapath|Data_out[3]~6_combout  & (((\output_wrapper|datapath|Remainder_reg [11]) # (!\output_wrapper|datapath|count [1])))) # (!\output_wrapper|datapath|Data_out[3]~6_combout  & 
// (\output_wrapper|datapath|Remainder_reg [3] & ((\output_wrapper|datapath|count [1]))))

	.dataa(\output_wrapper|datapath|Data_out[3]~6_combout ),
	.datab(\output_wrapper|datapath|Remainder_reg [3]),
	.datac(\output_wrapper|datapath|Remainder_reg [11]),
	.datad(\output_wrapper|datapath|count [1]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[3]~7 .lut_mask = 16'hE4AA;
defparam \output_wrapper|datapath|Data_out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N21
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Quotient_reg [4]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [4]));

// Location: LCCOMB_X19_Y10_N6
cycloneii_lcell_comb \output_wrapper|datapath|Remainder_reg[4]~feeder (
// Equation(s):
// \output_wrapper|datapath|Remainder_reg[4]~feeder_combout  = \seq_divider|sequential_divider|Remainder_reg [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Remainder_reg [4]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Remainder_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Remainder_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Remainder_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N7
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Remainder_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [4]));

// Location: LCCOMB_X19_Y10_N20
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[4]~8 (
// Equation(s):
// \output_wrapper|datapath|Data_out[4]~8_combout  = (\output_wrapper|datapath|count [1] & ((\output_wrapper|datapath|count [0]) # ((\output_wrapper|datapath|Remainder_reg [4])))) # (!\output_wrapper|datapath|count [1] & (!\output_wrapper|datapath|count [0] 
// & (\output_wrapper|datapath|Quotient_reg [4])))

	.dataa(\output_wrapper|datapath|count [1]),
	.datab(\output_wrapper|datapath|count [0]),
	.datac(\output_wrapper|datapath|Quotient_reg [4]),
	.datad(\output_wrapper|datapath|Remainder_reg [4]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[4]~8 .lut_mask = 16'hBA98;
defparam \output_wrapper|datapath|Data_out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N23
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Remainder_reg [12]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [12]));

// Location: LCCOMB_X19_Y10_N28
cycloneii_lcell_comb \output_wrapper|datapath|Quotient_reg[12]~feeder (
// Equation(s):
// \output_wrapper|datapath|Quotient_reg[12]~feeder_combout  = \seq_divider|sequential_divider|Quotient_reg [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Quotient_reg [12]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Quotient_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Quotient_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Quotient_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N29
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Quotient_reg[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [12]));

// Location: LCCOMB_X19_Y10_N22
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[4]~9 (
// Equation(s):
// \output_wrapper|datapath|Data_out[4]~9_combout  = (\output_wrapper|datapath|Data_out[4]~8_combout  & (((\output_wrapper|datapath|Remainder_reg [12])) # (!\output_wrapper|datapath|count [0]))) # (!\output_wrapper|datapath|Data_out[4]~8_combout  & 
// (\output_wrapper|datapath|count [0] & ((\output_wrapper|datapath|Quotient_reg [12]))))

	.dataa(\output_wrapper|datapath|Data_out[4]~8_combout ),
	.datab(\output_wrapper|datapath|count [0]),
	.datac(\output_wrapper|datapath|Remainder_reg [12]),
	.datad(\output_wrapper|datapath|Quotient_reg [12]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[4]~9 .lut_mask = 16'hE6A2;
defparam \output_wrapper|datapath|Data_out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N5
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Quotient_reg [5]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [5]));

// Location: LCCOMB_X18_Y10_N2
cycloneii_lcell_comb \output_wrapper|datapath|Quotient_reg[13]~feeder (
// Equation(s):
// \output_wrapper|datapath|Quotient_reg[13]~feeder_combout  = \seq_divider|sequential_divider|Quotient_reg [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Quotient_reg [13]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Quotient_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Quotient_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Quotient_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N3
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Quotient_reg[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [13]));

// Location: LCCOMB_X18_Y10_N4
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[5]~10 (
// Equation(s):
// \output_wrapper|datapath|Data_out[5]~10_combout  = (\output_wrapper|datapath|count [0] & ((\output_wrapper|datapath|count [1]) # ((\output_wrapper|datapath|Quotient_reg [13])))) # (!\output_wrapper|datapath|count [0] & (!\output_wrapper|datapath|count [1] 
// & (\output_wrapper|datapath|Quotient_reg [5])))

	.dataa(\output_wrapper|datapath|count [0]),
	.datab(\output_wrapper|datapath|count [1]),
	.datac(\output_wrapper|datapath|Quotient_reg [5]),
	.datad(\output_wrapper|datapath|Quotient_reg [13]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[5]~10 .lut_mask = 16'hBA98;
defparam \output_wrapper|datapath|Data_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N5
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Remainder_reg [13]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [13]));

// Location: LCCOMB_X17_Y10_N30
cycloneii_lcell_comb \output_wrapper|datapath|Remainder_reg[5]~feeder (
// Equation(s):
// \output_wrapper|datapath|Remainder_reg[5]~feeder_combout  = \seq_divider|sequential_divider|Remainder_reg [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Remainder_reg [5]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Remainder_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Remainder_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Remainder_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N31
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Remainder_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [5]));

// Location: LCCOMB_X17_Y10_N4
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[5]~11 (
// Equation(s):
// \output_wrapper|datapath|Data_out[5]~11_combout  = (\output_wrapper|datapath|Data_out[5]~10_combout  & (((\output_wrapper|datapath|Remainder_reg [13])) # (!\output_wrapper|datapath|count [1]))) # (!\output_wrapper|datapath|Data_out[5]~10_combout  & 
// (\output_wrapper|datapath|count [1] & ((\output_wrapper|datapath|Remainder_reg [5]))))

	.dataa(\output_wrapper|datapath|Data_out[5]~10_combout ),
	.datab(\output_wrapper|datapath|count [1]),
	.datac(\output_wrapper|datapath|Remainder_reg [13]),
	.datad(\output_wrapper|datapath|Remainder_reg [5]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[5]~11 .lut_mask = 16'hE6A2;
defparam \output_wrapper|datapath|Data_out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N17
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Quotient_reg [6]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [6]));

// Location: LCCOMB_X17_Y10_N16
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[6]~12 (
// Equation(s):
// \output_wrapper|datapath|Data_out[6]~12_combout  = (\output_wrapper|datapath|count [1] & ((\output_wrapper|datapath|Remainder_reg [6]) # ((\output_wrapper|datapath|count [0])))) # (!\output_wrapper|datapath|count [1] & 
// (((\output_wrapper|datapath|Quotient_reg [6] & !\output_wrapper|datapath|count [0]))))

	.dataa(\output_wrapper|datapath|Remainder_reg [6]),
	.datab(\output_wrapper|datapath|count [1]),
	.datac(\output_wrapper|datapath|Quotient_reg [6]),
	.datad(\output_wrapper|datapath|count [0]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[6]~12 .lut_mask = 16'hCCB8;
defparam \output_wrapper|datapath|Data_out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneii_lcell_comb \output_wrapper|datapath|Quotient_reg[14]~feeder (
// Equation(s):
// \output_wrapper|datapath|Quotient_reg[14]~feeder_combout  = \seq_divider|sequential_divider|Quotient_reg [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Quotient_reg [14]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Quotient_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Quotient_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Quotient_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N31
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Quotient_reg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [14]));

// Location: LCFF_X17_Y10_N27
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Remainder_reg [14]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [14]));

// Location: LCCOMB_X17_Y10_N26
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[6]~13 (
// Equation(s):
// \output_wrapper|datapath|Data_out[6]~13_combout  = (\output_wrapper|datapath|Data_out[6]~12_combout  & (((\output_wrapper|datapath|Remainder_reg [14]) # (!\output_wrapper|datapath|count [0])))) # (!\output_wrapper|datapath|Data_out[6]~12_combout  & 
// (\output_wrapper|datapath|Quotient_reg [14] & ((\output_wrapper|datapath|count [0]))))

	.dataa(\output_wrapper|datapath|Data_out[6]~12_combout ),
	.datab(\output_wrapper|datapath|Quotient_reg [14]),
	.datac(\output_wrapper|datapath|Remainder_reg [14]),
	.datad(\output_wrapper|datapath|count [0]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[6]~13 .lut_mask = 16'hE4AA;
defparam \output_wrapper|datapath|Data_out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N25
cycloneii_lcell_ff \output_wrapper|datapath|Quotient_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Quotient_reg [7]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Quotient_reg [7]));

// Location: LCCOMB_X17_Y10_N24
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[7]~14 (
// Equation(s):
// \output_wrapper|datapath|Data_out[7]~14_combout  = (\output_wrapper|datapath|count [1] & (((\output_wrapper|datapath|count [0])))) # (!\output_wrapper|datapath|count [1] & ((\output_wrapper|datapath|count [0] & (\output_wrapper|datapath|Quotient_reg 
// [15])) # (!\output_wrapper|datapath|count [0] & ((\output_wrapper|datapath|Quotient_reg [7])))))

	.dataa(\output_wrapper|datapath|Quotient_reg [15]),
	.datab(\output_wrapper|datapath|count [1]),
	.datac(\output_wrapper|datapath|Quotient_reg [7]),
	.datad(\output_wrapper|datapath|count [0]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[7]~14 .lut_mask = 16'hEE30;
defparam \output_wrapper|datapath|Data_out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneii_lcell_comb \seq_divider|sequential_divider|Remainder_reg~15 (
// Equation(s):
// \seq_divider|sequential_divider|Remainder_reg~15_combout  = (\seq_divider|sequential_divider|Remainder_reg [14] & ((!\seq_divider|sequential_divider|Re[15]~30_combout ) # (!\seq_divider|controller|pstate.dividing~regout )))

	.dataa(\seq_divider|controller|pstate.dividing~regout ),
	.datab(\seq_divider|sequential_divider|Remainder_reg [14]),
	.datac(\seq_divider|sequential_divider|Re[15]~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seq_divider|sequential_divider|Remainder_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \seq_divider|sequential_divider|Remainder_reg~15 .lut_mask = 16'h4C4C;
defparam \seq_divider|sequential_divider|Remainder_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N31
cycloneii_lcell_ff \seq_divider|sequential_divider|Remainder_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\seq_divider|sequential_divider|Remainder_reg~15_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(\seq_divider|controller|pstate.load~regout ),
	.sload(gnd),
	.ena(\seq_divider|controller|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seq_divider|sequential_divider|Remainder_reg [15]));

// Location: LCFF_X17_Y10_N15
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seq_divider|sequential_divider|Remainder_reg [15]),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [15]));

// Location: LCCOMB_X17_Y10_N28
cycloneii_lcell_comb \output_wrapper|datapath|Remainder_reg[7]~feeder (
// Equation(s):
// \output_wrapper|datapath|Remainder_reg[7]~feeder_combout  = \seq_divider|sequential_divider|Remainder_reg [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seq_divider|sequential_divider|Remainder_reg [7]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Remainder_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Remainder_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \output_wrapper|datapath|Remainder_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N29
cycloneii_lcell_ff \output_wrapper|datapath|Remainder_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\output_wrapper|datapath|Remainder_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_wrapper|controller|pstate.loading~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\output_wrapper|datapath|Remainder_reg [7]));

// Location: LCCOMB_X17_Y10_N14
cycloneii_lcell_comb \output_wrapper|datapath|Data_out[7]~15 (
// Equation(s):
// \output_wrapper|datapath|Data_out[7]~15_combout  = (\output_wrapper|datapath|Data_out[7]~14_combout  & (((\output_wrapper|datapath|Remainder_reg [15])) # (!\output_wrapper|datapath|count [1]))) # (!\output_wrapper|datapath|Data_out[7]~14_combout  & 
// (\output_wrapper|datapath|count [1] & ((\output_wrapper|datapath|Remainder_reg [7]))))

	.dataa(\output_wrapper|datapath|Data_out[7]~14_combout ),
	.datab(\output_wrapper|datapath|count [1]),
	.datac(\output_wrapper|datapath|Remainder_reg [15]),
	.datad(\output_wrapper|datapath|Remainder_reg [7]),
	.cin(gnd),
	.combout(\output_wrapper|datapath|Data_out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \output_wrapper|datapath|Data_out[7]~15 .lut_mask = 16'hE6A2;
defparam \output_wrapper|datapath|Data_out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneii_lcell_comb \input_wrapper|controller|Selector2~1 (
// Equation(s):
// \input_wrapper|controller|Selector2~1_combout  = (\input_wrapper|controller|Selector2~0_combout ) # ((\input_wrapper|controller|pstate.init~regout ) # ((\input_wrapper|controller|pstate.receiving_data~regout  & \dataready~combout )))

	.dataa(\input_wrapper|controller|Selector2~0_combout ),
	.datab(\input_wrapper|controller|pstate.init~regout ),
	.datac(\input_wrapper|controller|pstate.receiving_data~regout ),
	.datad(\dataready~combout ),
	.cin(gnd),
	.combout(\input_wrapper|controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \input_wrapper|controller|Selector2~1 .lut_mask = 16'hFEEE;
defparam \input_wrapper|controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N13
cycloneii_lcell_ff \input_wrapper|controller|pstate.receiving_data (
	.clk(\clk~clkctrl_outclk ),
	.datain(\input_wrapper|controller|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\input_wrapper|controller|pstate.receiving_data~regout ));

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[0]~I (
	.datain(\output_wrapper|datapath|Data_out[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[0]));
// synopsys translate_off
defparam \Data_out[0]~I .input_async_reset = "none";
defparam \Data_out[0]~I .input_power_up = "low";
defparam \Data_out[0]~I .input_register_mode = "none";
defparam \Data_out[0]~I .input_sync_reset = "none";
defparam \Data_out[0]~I .oe_async_reset = "none";
defparam \Data_out[0]~I .oe_power_up = "low";
defparam \Data_out[0]~I .oe_register_mode = "none";
defparam \Data_out[0]~I .oe_sync_reset = "none";
defparam \Data_out[0]~I .operation_mode = "output";
defparam \Data_out[0]~I .output_async_reset = "none";
defparam \Data_out[0]~I .output_power_up = "low";
defparam \Data_out[0]~I .output_register_mode = "none";
defparam \Data_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[1]~I (
	.datain(\output_wrapper|datapath|Data_out[1]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[1]));
// synopsys translate_off
defparam \Data_out[1]~I .input_async_reset = "none";
defparam \Data_out[1]~I .input_power_up = "low";
defparam \Data_out[1]~I .input_register_mode = "none";
defparam \Data_out[1]~I .input_sync_reset = "none";
defparam \Data_out[1]~I .oe_async_reset = "none";
defparam \Data_out[1]~I .oe_power_up = "low";
defparam \Data_out[1]~I .oe_register_mode = "none";
defparam \Data_out[1]~I .oe_sync_reset = "none";
defparam \Data_out[1]~I .operation_mode = "output";
defparam \Data_out[1]~I .output_async_reset = "none";
defparam \Data_out[1]~I .output_power_up = "low";
defparam \Data_out[1]~I .output_register_mode = "none";
defparam \Data_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[2]~I (
	.datain(\output_wrapper|datapath|Data_out[2]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[2]));
// synopsys translate_off
defparam \Data_out[2]~I .input_async_reset = "none";
defparam \Data_out[2]~I .input_power_up = "low";
defparam \Data_out[2]~I .input_register_mode = "none";
defparam \Data_out[2]~I .input_sync_reset = "none";
defparam \Data_out[2]~I .oe_async_reset = "none";
defparam \Data_out[2]~I .oe_power_up = "low";
defparam \Data_out[2]~I .oe_register_mode = "none";
defparam \Data_out[2]~I .oe_sync_reset = "none";
defparam \Data_out[2]~I .operation_mode = "output";
defparam \Data_out[2]~I .output_async_reset = "none";
defparam \Data_out[2]~I .output_power_up = "low";
defparam \Data_out[2]~I .output_register_mode = "none";
defparam \Data_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[3]~I (
	.datain(\output_wrapper|datapath|Data_out[3]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[3]));
// synopsys translate_off
defparam \Data_out[3]~I .input_async_reset = "none";
defparam \Data_out[3]~I .input_power_up = "low";
defparam \Data_out[3]~I .input_register_mode = "none";
defparam \Data_out[3]~I .input_sync_reset = "none";
defparam \Data_out[3]~I .oe_async_reset = "none";
defparam \Data_out[3]~I .oe_power_up = "low";
defparam \Data_out[3]~I .oe_register_mode = "none";
defparam \Data_out[3]~I .oe_sync_reset = "none";
defparam \Data_out[3]~I .operation_mode = "output";
defparam \Data_out[3]~I .output_async_reset = "none";
defparam \Data_out[3]~I .output_power_up = "low";
defparam \Data_out[3]~I .output_register_mode = "none";
defparam \Data_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[4]~I (
	.datain(\output_wrapper|datapath|Data_out[4]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[4]));
// synopsys translate_off
defparam \Data_out[4]~I .input_async_reset = "none";
defparam \Data_out[4]~I .input_power_up = "low";
defparam \Data_out[4]~I .input_register_mode = "none";
defparam \Data_out[4]~I .input_sync_reset = "none";
defparam \Data_out[4]~I .oe_async_reset = "none";
defparam \Data_out[4]~I .oe_power_up = "low";
defparam \Data_out[4]~I .oe_register_mode = "none";
defparam \Data_out[4]~I .oe_sync_reset = "none";
defparam \Data_out[4]~I .operation_mode = "output";
defparam \Data_out[4]~I .output_async_reset = "none";
defparam \Data_out[4]~I .output_power_up = "low";
defparam \Data_out[4]~I .output_register_mode = "none";
defparam \Data_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[5]~I (
	.datain(\output_wrapper|datapath|Data_out[5]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[5]));
// synopsys translate_off
defparam \Data_out[5]~I .input_async_reset = "none";
defparam \Data_out[5]~I .input_power_up = "low";
defparam \Data_out[5]~I .input_register_mode = "none";
defparam \Data_out[5]~I .input_sync_reset = "none";
defparam \Data_out[5]~I .oe_async_reset = "none";
defparam \Data_out[5]~I .oe_power_up = "low";
defparam \Data_out[5]~I .oe_register_mode = "none";
defparam \Data_out[5]~I .oe_sync_reset = "none";
defparam \Data_out[5]~I .operation_mode = "output";
defparam \Data_out[5]~I .output_async_reset = "none";
defparam \Data_out[5]~I .output_power_up = "low";
defparam \Data_out[5]~I .output_register_mode = "none";
defparam \Data_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[6]~I (
	.datain(\output_wrapper|datapath|Data_out[6]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[6]));
// synopsys translate_off
defparam \Data_out[6]~I .input_async_reset = "none";
defparam \Data_out[6]~I .input_power_up = "low";
defparam \Data_out[6]~I .input_register_mode = "none";
defparam \Data_out[6]~I .input_sync_reset = "none";
defparam \Data_out[6]~I .oe_async_reset = "none";
defparam \Data_out[6]~I .oe_power_up = "low";
defparam \Data_out[6]~I .oe_register_mode = "none";
defparam \Data_out[6]~I .oe_sync_reset = "none";
defparam \Data_out[6]~I .operation_mode = "output";
defparam \Data_out[6]~I .output_async_reset = "none";
defparam \Data_out[6]~I .output_power_up = "low";
defparam \Data_out[6]~I .output_register_mode = "none";
defparam \Data_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[7]~I (
	.datain(\output_wrapper|datapath|Data_out[7]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[7]));
// synopsys translate_off
defparam \Data_out[7]~I .input_async_reset = "none";
defparam \Data_out[7]~I .input_power_up = "low";
defparam \Data_out[7]~I .input_register_mode = "none";
defparam \Data_out[7]~I .input_sync_reset = "none";
defparam \Data_out[7]~I .oe_async_reset = "none";
defparam \Data_out[7]~I .oe_power_up = "low";
defparam \Data_out[7]~I .oe_register_mode = "none";
defparam \Data_out[7]~I .oe_sync_reset = "none";
defparam \Data_out[7]~I .operation_mode = "output";
defparam \Data_out[7]~I .output_async_reset = "none";
defparam \Data_out[7]~I .output_power_up = "low";
defparam \Data_out[7]~I .output_register_mode = "none";
defparam \Data_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutBuffFull~I (
	.datain(\output_wrapper|controller|pstate.providing_data~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutBuffFull));
// synopsys translate_off
defparam \OutBuffFull~I .input_async_reset = "none";
defparam \OutBuffFull~I .input_power_up = "low";
defparam \OutBuffFull~I .input_register_mode = "none";
defparam \OutBuffFull~I .input_sync_reset = "none";
defparam \OutBuffFull~I .oe_async_reset = "none";
defparam \OutBuffFull~I .oe_power_up = "low";
defparam \OutBuffFull~I .oe_register_mode = "none";
defparam \OutBuffFull~I .oe_sync_reset = "none";
defparam \OutBuffFull~I .operation_mode = "output";
defparam \OutBuffFull~I .output_async_reset = "none";
defparam \OutBuffFull~I .output_power_up = "low";
defparam \OutBuffFull~I .output_register_mode = "none";
defparam \OutBuffFull~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \error~I (
	.datain(\seq_divider|sequential_divider|error~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(error));
// synopsys translate_off
defparam \error~I .input_async_reset = "none";
defparam \error~I .input_power_up = "low";
defparam \error~I .input_register_mode = "none";
defparam \error~I .input_sync_reset = "none";
defparam \error~I .oe_async_reset = "none";
defparam \error~I .oe_power_up = "low";
defparam \error~I .oe_register_mode = "none";
defparam \error~I .oe_sync_reset = "none";
defparam \error~I .operation_mode = "output";
defparam \error~I .output_async_reset = "none";
defparam \error~I .output_power_up = "low";
defparam \error~I .output_register_mode = "none";
defparam \error~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readyToAccept~I (
	.datain(\input_wrapper|controller|pstate.receiving_data~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyToAccept));
// synopsys translate_off
defparam \readyToAccept~I .input_async_reset = "none";
defparam \readyToAccept~I .input_power_up = "low";
defparam \readyToAccept~I .input_register_mode = "none";
defparam \readyToAccept~I .input_sync_reset = "none";
defparam \readyToAccept~I .oe_async_reset = "none";
defparam \readyToAccept~I .oe_power_up = "low";
defparam \readyToAccept~I .oe_register_mode = "none";
defparam \readyToAccept~I .oe_sync_reset = "none";
defparam \readyToAccept~I .operation_mode = "output";
defparam \readyToAccept~I .output_async_reset = "none";
defparam \readyToAccept~I .output_power_up = "low";
defparam \readyToAccept~I .output_register_mode = "none";
defparam \readyToAccept~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
