// Seed: 2905393124
module module_0;
  genvar id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1
);
  supply1 id_3;
  initial $display(id_3 - 1);
  buf primCall (id_1, id_3);
  module_0 modCall_1 ();
endmodule
macromodule module_2;
  final id_1 = id_1;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
endmodule
module module_3 (
    input uwire id_0
);
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_4 (
    input  wand id_0,
    output tri0 id_1
);
  tri0 id_3;
  module_2 modCall_1 ();
  assign id_3 = id_0;
  assign id_3 = id_3;
endmodule
