$date
	Mon Jun  5 10:13:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var wire 1 $ out0 $end
$var reg 1 % in $end
$var reg 1 & sel0 $end
$var reg 1 ' sel1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
1$
0#
0"
0!
$end
#10
0$
1"
1'
#20
1#
0"
0'
1&
#30
0#
1!
1'
#40
