// Seed: 537830611
module module_0 (
    output supply1 id_0,
    input wand id_1[1 : 1 'b0],
    input uwire id_2,
    input uwire id_3,
    input uwire id_4
);
endmodule
module module_1 #(
    parameter id_8 = 32'd22
) (
    input wire id_0,
    output wand id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    output supply1 id_5,
    output uwire id_6,
    output wire id_7,
    input tri1 _id_8,
    input wor id_9[1 : -1  -  1],
    output wor id_10,
    input wand id_11,
    input wire id_12[-1 'b0 : id_8]
    , id_15 = 1,
    input uwire id_13
);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_12,
      id_9,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire id_16;
endmodule
