

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_67_6'
================================================================
* Date:           Mon May  5 13:02:24 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.748 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_6  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i_1"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body58"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i9 %i_1"   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.88ns)   --->   "%icmp_ln67 = icmp_eq  i9 %i, i9 256" [spiking_binam_hls.cpp:67]   --->   Operation 9 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln67 = add i9 %i, i9 1" [spiking_binam_hls.cpp:67]   --->   Operation 11 'add' 'add_ln67' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.body58.split, void %VITIS_LOOP_76_7.exitStub" [spiking_binam_hls.cpp:67]   --->   Operation 12 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i, i32 3, i32 7"   --->   Operation 13 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1035 = zext i5 %lshr_ln1"   --->   Operation 14 'zext' 'zext_ln1035' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i64 0, i64 %zext_ln1035"   --->   Operation 15 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i64 0, i64 %zext_ln1035"   --->   Operation 16 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i64 0, i64 %zext_ln1035"   --->   Operation 17 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i64 0, i64 %zext_ln1035"   --->   Operation 18 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i64 0, i64 %zext_ln1035"   --->   Operation 19 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i64 0, i64 %zext_ln1035"   --->   Operation 20 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i64 0, i64 %zext_ln1035"   --->   Operation 21 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, i64 0, i64 %zext_ln1035"   --->   Operation 22 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1035 = trunc i9 %i"   --->   Operation 23 'trunc' 'trunc_ln1035' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr"   --->   Operation 24 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load' <Predicate = (!icmp_ln67)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr"   --->   Operation 25 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load' <Predicate = (!icmp_ln67)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 26 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr"   --->   Operation 26 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load' <Predicate = (!icmp_ln67)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr"   --->   Operation 27 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load' <Predicate = (!icmp_ln67)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 28 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr"   --->   Operation 28 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load' <Predicate = (!icmp_ln67)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr"   --->   Operation 29 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load' <Predicate = (!icmp_ln67)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr"   --->   Operation 30 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load' <Predicate = (!icmp_ln67)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr"   --->   Operation 31 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load' <Predicate = (!icmp_ln67)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln67 = store i9 %add_ln67, i9 %i_1" [spiking_binam_hls.cpp:67]   --->   Operation 32 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body58" [spiking_binam_hls.cpp:67]   --->   Operation 33 'br' 'br_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [spiking_binam_hls.cpp:68]   --->   Operation 34 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [spiking_binam_hls.cpp:67]   --->   Operation 35 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr"   --->   Operation 36 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr"   --->   Operation 37 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr"   --->   Operation 38 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr"   --->   Operation 39 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr"   --->   Operation 40 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr"   --->   Operation 41 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr"   --->   Operation 42 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr"   --->   Operation 43 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 44 [1/1] (0.72ns)   --->   "%tmp_2 = mux i3 @_ssdm_op_Mux.ap_auto.8i3.i3, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load, i3 %trunc_ln1035"   --->   Operation 44 'mux' 'tmp_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.58ns)   --->   "%icmp_ln1035 = icmp_eq  i3 %tmp_2, i3 0"   --->   Operation 45 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln1035, void %if.then62, void %for.inc67" [spiking_binam_hls.cpp:69]   --->   Operation 46 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.67ns)   --->   "%add_ln841 = add i3 %tmp_2, i3 7"   --->   Operation 47 'add' 'add_ln841' <Predicate = (!icmp_ln1035)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.44ns)   --->   "%switch_ln841 = switch i3 %trunc_ln1035, void %V1.i1.i22119.case.7, i3 0, void %V1.i1.i22119.case.0, i3 1, void %V1.i1.i22119.case.1, i3 2, void %V1.i1.i22119.case.2, i3 3, void %V1.i1.i22119.case.3, i3 4, void %V1.i1.i22119.case.4, i3 5, void %V1.i1.i22119.case.5, i3 6, void %V1.i1.i22119.case.6"   --->   Operation 48 'switch' 'switch_ln841' <Predicate = (!icmp_ln1035)> <Delay = 0.44>
ST_2 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr"   --->   Operation 49 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22119.exit"   --->   Operation 50 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 6)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr"   --->   Operation 51 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22119.exit"   --->   Operation 52 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 5)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr"   --->   Operation 53 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22119.exit"   --->   Operation 54 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr"   --->   Operation 55 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22119.exit"   --->   Operation 56 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 3)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr"   --->   Operation 57 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22119.exit"   --->   Operation 58 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr"   --->   Operation 59 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22119.exit"   --->   Operation 60 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr"   --->   Operation 61 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22119.exit"   --->   Operation 62 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 0)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr"   --->   Operation 63 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22119.exit"   --->   Operation 64 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 7)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc67" [spiking_binam_hls.cpp:69]   --->   Operation 65 'br' 'br_ln69' <Predicate = (!icmp_ln1035)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.31ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i') on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln67', spiking_binam_hls.cpp:67) [16]  (0.776 ns)
	'store' operation ('store_ln67', spiking_binam_hls.cpp:67) of variable 'add_ln67', spiking_binam_hls.cpp:67 on local variable 'i' [73]  (0.427 ns)
	blocking operation 0.105 ns on control path)

 <State 2>: 2.75ns
The critical path consists of the following:
	'load' operation ('spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load') on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer' [32]  (0.677 ns)
	'mux' operation ('tmp_2') [40]  (0.721 ns)
	'add' operation ('add_ln841') [44]  (0.673 ns)
	'store' operation ('store_ln841') of variable 'add_ln841' on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8' [62]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
