verilog xil_defaultlib  \
"../../../bd/action_ram/ip/action_ram_Action_RAM_0_0/sim/action_ram_Action_RAM_0_0.v" \
"../../../bd/action_ram/ip/action_ram_cnst_0_4bit_0/sim/action_ram_cnst_0_4bit_0.v" \
"../../../bd/action_ram/ip/action_ram_Action_RAM_2_0/sim/action_ram_Action_RAM_2_0.v" \
"../../../bd/action_ram/ip/action_ram_Action_RAM_3_0/sim/action_ram_Action_RAM_3_0.v" \
"../../../bd/action_ram/ip/action_ram_cnst_1_1bit_0/sim/action_ram_cnst_1_1bit_0.v" \
"../../../bd/action_ram/ip/action_ram_Action_RAM_1_0/sim/action_ram_Action_RAM_1_0.v" \
"../../../bd/action_ram/ip/action_ram_decoder_0_0/sim/action_ram_decoder_0_0.v" \
"../../../bd/action_ram/ip/action_ram_reg_2bit_0_0/sim/action_ram_reg_2bit_0_0.v" \
"../../../bd/action_ram/ip/action_ram_reg_32bit_0_0/sim/action_ram_reg_32bit_0_0.v" \
"../../../bd/action_ram/ip/action_ram_reg_32bit_0_1/sim/action_ram_reg_32bit_0_1.v" \
"../../../bd/action_ram/sim/action_ram.v" \

verilog xil_defaultlib "glbl.v"

nosort
