# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment4.srcs/sources_1/new/full_adder_12b.vhd" \
"../../../../Assignment4.srcs/sim_1/new/full_adder_12b_tb.vhd" \

# Do not sort compile order
nosort
