# Reading E:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:01 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/Register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 10:24:01 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/Processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:01 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/Processor.v 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 10:24:01 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:01 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 10:24:01 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/AC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:01 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/AC.v 
# -- Compiling module AC
# 
# Top level modules:
# 	AC
# End time: 10:24:01 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:01 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/IR.v 
# -- Compiling module IR
# 
# Top level modules:
# 	IR
# End time: 10:24:01 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:01 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:24:01 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/BUS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:01 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/BUS.v 
# -- Compiling module BUS
# 
# Top level modules:
# 	BUS
# End time: 10:24:02 on May 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:02 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/Control_Unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 10:24:02 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/Processor_datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:02 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/Processor_datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:24:02 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/state_machine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:02 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/state_machine.v 
# -- Compiling module state_machine
# 
# Top level modules:
# 	state_machine
# End time: 10:24:02 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/top_layer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:02 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/top_layer.v 
# -- Compiling module top_layer
# 
# Top level modules:
# 	top_layer
# End time: 10:24:02 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/fpga_processor {E:/GIthub/fpga_processor/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:02 on May 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/fpga_processor" E:/GIthub/fpga_processor/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 10:24:02 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
