[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM5050MK-1/NOPB production of TEXAS INSTRUMENTS from the text:PS1\nPS2IN GATE OUT\nIN GATE OUTRLOAD CLOAD\nLM5050-1LM5050-1\nGNDGNDVS\nVS\nVIN VOUT\nGNDOFFOUT IN GATE\nLM5050-1\nShutdown\nGND GNDVS\nLow= FET On, High= FET Off100:\n0.1 PF+5.0V to +75V\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019\nLM5050-1, LM5050-1-Q1 High-Side OR-ing FETController\n11Features\n1•Available inStandard andAEC-Q100 Qualified\nVersions LM5050Q0MK-1 (upto150°CTJ)and\nLM5050Q1MK-1 (upto125°CTJ)\n•Functional safety capable\n–Documentation available toaidfunctional\nsafety system design\n•Wide Operating Input Voltage Range, VIN:1Vto\n75V(VBIASrequired forVIN<5V)\n•100-V Transient Capability\n•Charge Pump Gate Driver forExternal N-Channel\nMOSFET\n•Fast 50-ns Response toCurrent Reversal\n•2-APeak Gate Turnoff Current\n•Minimum VDSClamp forFaster Turnoff\n•Package: SOT-6 (Thin SOT-23-6)\n2Applications\nActive OR-ing ofRedundant (N+1) Power\nSupplies3Description\nThe LM5050-1/-Q1 High Side OR-ing FET Controller\noperates inconjunction with anexternal MOSFET as\nanideal diode rectifier when connected inseries with\napower source. This ORing controller allows\nMOSFETs toreplace diode rectifiers inpower\ndistribution networks thus reducing both power loss\nandvoltage drops.\nThe LM5050-1/-Q1 controller provides charge pump\ngate drive foranexternal N-Channel MOSFET anda\nfast response comparator toturn offtheFET when\ncurrent flows inthereverse direction. The LM5050-1/-\nQ1canconnect power supplies ranging from 5Vto\n75Vandcanwithstand transients upto100V.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLM5050-1\nSOT (6) 2.90 mm×1.60 mm\nLM5050-1-Q1\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nFullApplication\nTypical Redundant Supply Configuration\n2LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings: LM5050-1 .......................................... 4\n6.3 ESD Ratings: LM5050-1-Q1 ..................................... 4\n6.4 Recommended Operating Conditions ....................... 4\n6.5 Thermal Information .................................................. 4\n6.6 Electrical Characteristics ........................................... 5\n6.7 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 12\n7.3 Feature Description ................................................. 127.4 Device Functional Modes ........................................ 13\n8Application andImplementation ........................ 14\n8.1 Application Information ............................................ 14\n8.2 Typical Applications ................................................ 16\n9Power Supply Recommendations ...................... 21\n10Layout ................................................................... 21\n10.1 Layout Guidelines ................................................. 21\n10.2 Layout Example .................................................... 21\n11Device andDocumentation Support ................. 22\n11.1 Documentation Support ........................................ 22\n11.2 Related Links ........................................................ 22\n11.3 Community Resources .......................................... 22\n11.4 Trademarks ........................................................... 22\n11.5 Electrostatic Discharge Caution ............................ 22\n11.6 Glossary ................................................................ 22\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 22\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(December 2015) toRevision F Page\n•Added Functional safety capable linktotheFeatures section ............................................................................................... 1\nChanges from Revision D(June 2013) toRevision E Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\nOFFGATEOUT\nIN1\n2\n36\n5\n4VS\nGNDLM5050MK-1\n3LM5050-1 ,LM5050-1-Q1\nwww.ti.com SNVS629F –MAY 2011 –REVISED DECEMBER 2019\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nDDC Package\n6-Pin SOT\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 VS IThemain supply pinforallinternal biasing andanauxiliary supply fortheinternal gate drive\ncharge pump. Typically connected toeither VOUTorVIN;aseparate supply canalso beused.\n2 GND PWR Ground return forthecontroller\n3 OFF IAlogic high state attheOFF pinwillpulltheGATE pinlowandturnofftheexternal MOSFET.\nNote thatwhen theMOSFET isoff,current willstillconduct through theFET\'s body diode. This\npinshould may beleftopen orconnected toGND ifunused.\n4 IN I Voltage sense connection totheexternal MOSFET Source pin.\n5 GATE OConnect totheGate oftheexternal MOSFET. Controls theMOSFET toemulate alowforward-\nvoltage diode.\n6 OUT O Voltage sense connection totheexternal MOSFET Drain pin.\n4LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) TheGATE pinvoltage istypically 12Vabove theINpinvoltage when theLM5050-1 isenabled (that is,OFF PinisOpen orLow, and\nVIN>VOUT). Therefore, theabsolute maximum rating fortheINpinvoltage applies only when theLM5050-1 isdisabled (that is,OFF\nPinislogic high), orforamomentary surge tothatvoltage because theAbsolute Maximum Rating fortheGATE pinisalso 100V6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nIN,OUT Pins toGround(2)–0.3 100 V\nGATE PintoGround(2)–0.3 100 V\nVSPintoGround –0.3 100 V\nOFF PintoGround –0.3 7 V\nStorage Temperature −65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) TheMMisa200-pF capacitor discharged through a0-Ωresistor (that is,directly) intoeach pin.Applicable teststandard isJESD-A115-\nA.6.2 ESD Ratings: LM5050-1\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nMachine model (MM)(2)±150\n(1) AEC Q100-002 indicates thatHBM stressing shall beinaccordance with theANSI/ESDA/JEDEC JS-001 specification.\n(2) TheMMisa200-pF capacitor discharged through a0-Ωresistor (that is,directly) intoeach pin.Applicable teststandard isJESD-A115-\nA.6.3 ESD Ratings: LM5050-1-Q1\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perAEC Q100-002(1)±2000\nV\nMachine model (MM)(2)±150\n6.4 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nIN,OUT, VSPins 5 75 V\nOFF Pin 0 5.5 V\nJunction Temperature (TJ)Standard Grade −40 125 °C\nLM5050Q0MK-1 −40 150 °C\nLM5050Q1MK-1 −40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.5 Thermal Information\nTHERMAL METRIC(1)LM5050-1/-Q1\nUNIT DDC (SOT)\n6PINS\nRθJA Junction-to-ambient thermal resistance 180.7 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 41.3 °C/W\nRθJB Junction-to-board thermal resistance 28.2 °C/W\nψJT Junction-to-top characterization parameter 0.7 °C/W\nψJB Junction-to-board characterization parameter 27.8 °C/W\n5LM5050-1 ,LM5050-1-Q1\nwww.ti.com SNVS629F –MAY 2011 –REVISED DECEMBER 2019\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedThermal Information (continued)\nTHERMAL METRIC(1)LM5050-1/-Q1\nUNIT DDC (SOT)\n6PINS\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W\n(1) Measurement ofVGSvoltage (that is.VGATE -VIN)includes 1MΩinparallel with CGATE .6.6 Electrical Characteristics\nTypical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless\notherwise stated thefollowing conditions apply: VIN=12V,VVS=VIN,VOUT=VIN,VOFF=0V,CGATE=47nF,andTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVSPIN\nVVSOperating\nSupply Voltage\nRangeTJ=–40°Cto125°C 5 75 V\nIVSOperating\nSupply CurrentVVS=5V,VIN=5V\nVOUT=VIN-100mVTJ=25°C 75\nμATJ=–40°Cto125°C 105\nVVS=12V,VIN=12V\nVOUT=VIN-100mVTJ=25°C 100\nTJ=–40°Cto125°C 147\nVVS=75V,VIN=75V\nVOUT=VIN-100mVTJ=25°C 130\nTJ=–40°Cto125°C 288\nINPIN\nVINOperating Input\nVoltage RangeTJ=–40°Cto125°C 5 75 V\nIIN INPincurrentVIN=5V\nVVS=VIN\nVOUT=VIN-100mV\nGATE =OpenTJ=25°C 190\nμATJ=–40°Cto125°C 32 305\nVIN=12Vto75V\nVVS=VIN\nVOUT=VIN-100mV\nGATE =OpenTJ=25°C 320\nTJ=–40°Cto125°CLM5050MK-1,\nLM5050Q1MK-1233 400\nTJ=–40°Cto125°C LM5050Q0MK-1 233 475\nOUT PIN\nVOUTOperating\nOutput Voltage\nRangeTJ=–40°Cto125°C 5 75 V\nIOUT OUT PinCurrentVIN=5Vto75V\nVVS=VIN\nVOUT=VIN-100mVTJ=25°C 3.2\nµA\nTJ=–40°Cto125°C 8\nGATE PIN\nIGATE(ON)Gate PinSource\nCurrentVIN=5V\nVVS=VIN\nVGATE =VIN\nVOUT=VIN-175mVTJ=25°C 30\nµATJ=–40°Cto125°C 12 41\nVIN=12Vto75V\nVVS=VIN\nVGATE =VIN\nVOUT=VIN-175mVTJ=25°C 32\nTJ=–40°Cto125°C 20 41\nVGSVGATE -VINin\nForward\nOperation(1)VIN=5V\nVVS=VIN\nVOUT=VIN-175mVTJ=25°C 7\nVTJ=–40°Cto125°C 4 9\nVIN=12Vto75V\nVVS=VIN\nVOUT=VIN-175mVTJ=25°C 12\nTJ=–40°Cto125°C 9 14\n6LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTypical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless\notherwise stated thefollowing conditions apply: VIN=12V,VVS=VIN,VOUT=VIN,VOFF=0V,CGATE=47nF,andTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(2) Time from VIN-VOUTvoltage transition from 200mVto-500 mVuntil GATE pinvoltage falls toVIN+1V.See Figure 1.\n(3) Time from VOFFvoltage transition from 0Vto5Vuntil GATE pinvoltage falls toVIN+1V.See Figure 2tGATE(REV)Gate\nCapacitance\nDischarge Time\natForward to\nReverse\nTransition\nSee Figure 1CGATE =0(2)TJ=25°C 25\nnsTJ=–40°Cto125°C 85\nCGATE =10nF(2)TJ=25°C 60\nCGATE =47nF(2)TJ=25°C 180\nTJ=–40°Cto125°C 350\ntGATE(OFF)Gate\nCapacitance\nDischargeTime\natOFF pinLow\ntoHigh\nTransition\nSee Figure 2CGATE =47nF(3)TJ=25°C 486 ns\nIGATE(OFF)Gate PinSink\nCurrentVGATE =VIN+3V\nVOUT>VIN+100mV\nt≤10msTJ=25°C 2.8\nA TJ=–40°Cto125°CLM5050MK-1,\nLM5050Q1MK-11.8\nTJ=–40°Cto125°C LM5050Q0MK-1 1.4\nVSD(REV)Reverse VSD\nThreshold\nVIN<VOUTVIN-VOUTTJ=25°C –28\nmV\nTJ=–40°Cto125°C –41 –16\nΔVSD(REV)Reverse VSD\nHysteresisTJ=25°C 10 mV\nVSD(REG)Regulated\nForward VSD\nThreshold\nVIN>VOUTVIN=5V\nVVS=VIN\nVIN-VOUTTJ=25°C 19\nmVTJ=–40°Cto125°CLM5050MK-1,\nLM5050Q1MK-11 37\nTJ=–40°Cto125°C LM5050Q0MK-1 1 60\nTJ=25°C 22\nVIN=12V\nVVS=VIN\nVIN-VOUTTJ=–40°Cto125°CLM5050MK-1,\nLM5050Q1MK-14.4 37\nTJ=–40°Cto125°C LM5050Q0MK-1 4.4 60\nOFF PIN\nVOFF(IH)OFF Input High\nThreshold\nVoltageVOUT=VIN-500 mV\nVOFFRisingTJ=25°C 1.56\nVTJ=–40°Cto125°C 1.75\nVOFF(IL)OFF Input Low\nThreshold\nVoltageVOUT=VIN-500mV\nVOFFFallingTJ=25°C 1.4\nTJ=–40°Cto125°C 1.1\nΔVOFFOFF Threshold\nVoltage\nHysteresisVOFF(IH) -VOFF(IL) TJ=25°C 155 mV\nIOFFOFF PinInternal\nPulldownVOFF=4.5VTJ=25°C 5\nµA TJ=–40°Cto125°C 3 7\nVOFF=5V TJ=25°C 8\nVOFF VGATE  - VIN\n0.0V1.0VVOFF(IL)\n0.0VVOFF(IH)5.0V\nVGATEtGATE(OFF)\nVIN - VOUT VGATE  - VIN\n0.0V1.0V 0 mV\nVSD(REV)\n-500 mVVSD(REG)200 mV\nVGATEVIN > V OUT\nVIN < V OUT\ntGATE(OFF)\n7LM5050-1 ,LM5050-1-Q1\nwww.ti.com SNVS629F –MAY 2011 –REVISED DECEMBER 2019\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedFigure 1.Gate OFF Timing forForward toReverse Transition\nFigure 2.Gate OFF Timing forOFF PinLow toHigh Transition\n8LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated6.7 Typical Characteristics\nUnless otherwise stated: VVS=12V,VIN=12V,VOFF=0V,andTJ=25°C\nFigure 3.IINvsVIN Figure 4.IINvsVIN\nFigure 5.IOUTvsVOUT Figure 6.IOUTvsVOUT\nFigure 7.IVSvsVVS Figure 8.IVSvsVVS\n-5 0 5 10 15 20 25 30101214161820222426VOLTS (V)\nTIME (5ms / DIV)Vin\nVout\nVgate\n-50 0 50 100 150 200 250101214161820222426VOLTS (V)\nTIME (50ns / DIV)Vin\nVout\nVgate\n9LM5050-1 ,LM5050-1-Q1\nwww.ti.com SNVS629F –MAY 2011 –REVISED DECEMBER 2019\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise stated: VVS=12V,VIN=12V,VOFF=0V,andTJ=25°C\nFigure 9.(VGATE -VIN)vsVIN,VVS=VOUT Figure 10.(VGATE -VIN)vsVIN,VVS=VOUT\nFigure 11.Forward CGATE Charge Time, CGATE =47nF Figure 12.Reverse CGATE Discharge, CGATE =47nF\nFigure 13.VGATE -VINvsTemperature Figure 14.tGATE(REV) vsTemperature\n10LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise stated: VVS=12V,VIN=12V,VOFF=0V,andTJ=25°C\nFigure 15.OFF PinThresholds vsTemperature Figure 16.OFF PinPulldown vsTemperature\nFigure 17.CGATE Charge andDischarge vsOFF Pin Figure 18.OFF Pin,ONtoOFF Transition\nFigure 19.OFF Pin,OFF toONTransition Figure 20.GATE Pinvs(RDS(ON) ×IDS)\n11LM5050-1 ,LM5050-1-Q1\nwww.ti.com SNVS629F –MAY 2011 –REVISED DECEMBER 2019\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nBlocking diodes arecommonly placed inseries with supply inputs forthepurpose ofORing redundant power\nsources and protecting against supply reversal. The LM5050 replaces diodes inthese applications with anN-\nMOSFET toreduce both thevoltage drop and power loss associated with apassive solution. Atlowinput\nvoltages, theimprovement inforward voltage loss isreadily appreciated where headroom istight, asshown in\nFigure 2.The LM5050 operates from 5Vto75Vand itcanwithstand anabsolute maximum of100 Vwithout\ndamage. A12-V or15-A ideal diode application isshown inFigure 24.Several external components areincluded\ninaddition totheMOSFET, Q1. Ideal diodes, liketheir non-ideal counterparts, exhibit abehavior known as\nreverse recovery. Incombination with parasitic orintentionally introduced inductances, reverse recovery spikes\nmay begenerated byanideal diode during anreverse current shutdown. D1,D2and R1protect against these\nspikes which might otherwise exceed theLM5050 100-V survival rating. COUT also plays arole inabsorbing\nreverse recovery energy. Spikes andprotection schemes arediscussed indetail intheShort Circuit Failure ofan\nInput Supply section.\nNOTE\nThe OFF pinmay beused toactive theGATE pulldown circuit and turn offthepass\nMOSFET, butitdoes notdisconnect theload from theinput because Q1’sbody diode is\nstillpresent.\nIfVsispowered while INisfloating orgrounded, then about 0.5mA willleak from theVs\npinintotheICand about 3mA willleak from theOUT pinintotheIC.From thisleakage,\nabout 50uAwillflow outoftheINpinandtherestwillflow toground. This does notaffect\nlong term reliability oftheIC,butmay influence circuit design. See Reverse Input Voltage\nProtection With IQReduction fordetails onhow toavoid thisleakage current.\nIN OUT GATE\n1.5VOFFVS\nGND\nLM5050- 1Reverse \nComparatorLOAD INPUT\n35 µA14V\n30 mV\n 30 µA\n30 mV\n5 µA- +- +\nBias \nCircuitry\n- +2A\nMOSFET Off+12V Charge \nPump\n12LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 IN,GATE, andOUT Pins\nWhen power isinitially applied, theload current willflow from source todrain through thebody diode ofthe\nMOSFET. Once thevoltage across thebody diode exceeds VSD(REG) then theLM5050-1 begins charging the\nMOSFET gate through a32µA(typical) charge pump current source .Inforward operation, thegate ofthe\nMOSFET ischarged until itreaches theclamping voltage ofthe12-V GATE toINpinZener diode internal tothe\nLM5050-1.\nTheLM5050-1 isdesigned toregulate theMOSFET gate-to-source voltage. IftheMOSFET current decreases to\nthepoint thatthevoltage across theMOSFET falls below theVSD(REG) voltage regulation point of22mV(typical),\ntheGATE pinvoltage willbedecreased until thevoltage across theMOSFET isregulated at22mV. Ifthe\nsource-to-drain voltage isgreater than theVSD(REG) voltage, thegate-to-source voltage willincrease and\neventually reach the12-V GATE toINpinZener clamp level.\n13LM5050-1 ,LM5050-1-Q1\nwww.ti.com SNVS629F –MAY 2011 –REVISED DECEMBER 2019\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedFeature Description (continued)\nIftheMOSFET current reverses, possibly due tofailure oftheinput supply, such that thevoltage across the\nLM5050-1 INand OUT pins ismore negative than theVSD(REV) voltage of-28mV(typical), theLM5050-1 will\nquickly discharge theMOSFET gate through astrong GATE toINpindischarge transistor.\nIftheinput supply fails abruptly, aswould occur ifthesupply was shorted directly toground, areverse current\nwilltemporarily flow through theMOSFET until thegate canbefully discharged. This reverse current issourced\nfrom theload capacitance and from theparallel connected supplies. The LM5050-1 responds toavoltage\nreversal condition typically within 25ns.The actual time required toturn offtheMOSFET willdepend onthe\ncharge held bythegate capacitance oftheMOSFET being used. AMOSFET with 47nFofeffective gate\ncapacitance canbeturned offintypically 180 ns.This fast turnoff time minimizes voltage disturbances atthe\noutput, aswellasthecurrent transients from theredundant supplies.\n7.3.2 VSPin\nThe LM5050-1 VSpinisthemain supply pinforallinternal biasing and anauxiliary supply fortheinternal gate\ndrive charge pump.\nFortypical LM5050-1 applications, where theinput voltage isabove 5V,theVSpincanbeconnected directly to\ntheOUT pin.Insituations where theinput voltage isclose to,butnotless than, the5Vminimum, itmay be\nhelpful toconnect theVSpintotheOUT pinthrough anRCLow-Pass filter toreduce thepossibility oferratic\nbehavior due tospurious voltage spikes that may appear ontheOUT and INpins. The series resistor value\nshould belowenough tokeep theVSvoltage drop ataminimum. Atypical series resistor value is100Ω.The\ncapacitor value should bethelowest value thatproduces acceptable filtering ofthevoltage noise.\nIfVsispowered while INisfloating orgrounded, then about 0.5mAwillleak from theVspinintotheICand\nabout 3mA willleak from theOUT pinintotheIC.From thisleakage, about 50uAwillflow outoftheINpinand\ntherest willflow toground. This does notaffect long term reliability oftheIC,butmay influence circuit design.\nSeeReverse Input Voltage Protection With IQReduction fordetails onhow toavoid thisleakage current.\nAlternately, itispossible tooperate theLM5050-1 with VINvalue aslowas1ViftheVSpinispowered from a\nseparate supply. This separate VSsupply must befrom 5Vand75V.See Figure 27.\n7.3.3 OFF Pin\nThe OFF pinisalogic level input pinthat isused tocontrol thegate drive totheexternal MOSFET. The\nmaximum operating voltage onthispinis5.5V.\nWhen theOFF pinishigh, theMOSFET isturned off(independent ofthesensed INandOUT voltages). Inthis\nmode, load current willflow through thebody diode oftheMOSFET. The voltage difference between theINpin\nandOUT pins willbeapproximately 700mViftheMOSFET isoperating normally through thebody diode.\nThe OFF pinhasaninternal pulldown of5µA(typical). IftheOFF function isnotrequired thepinmay beleft\nopen orconnected toground.\n7.4 Device Functional Modes\n7.4.1 ON/OFF Control Mode\nThe MOSFET canbeturned offbyasserting theOFF pinhigh. This mode only disables theMOSFET, butVOUT\nisstillavailable through thebody diode oftheMOSFET.\n7.4.2 External Power Supply Mode\nThe VspinoftheLM5050 canbeoperated from 5Vto75Vasthebias input supply. Inthismode VINvoltage\ncanbeaslowas1V,asshown inFigure 27.\nPS1\nPS2IN GATE OUT\nIN GATE OUTRLOAD CLOAD\nLM5050-1LM5050-1\nGNDGNDVS\nVS\nPS1\nPS2RLOADCLOAD\n14LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nSystems thatrequire high availability often usemultiple, parallel-connected redundant power supplies toimprove\nreliability. Schottky OR-ing diodes aretypically used toconnect these redundant power supplies toacommon\npoint attheload. The disadvantage ofusing OR-ing diodes istheforward voltage drop, which reduces the\navailable voltage and theassociated power losses asload currents increase. Using anN-channel MOSFET to\nreplace theOR-ing diode requires asmall increase inthelevel ofcomplexity, butreduces, oreliminates, the\nneed fordiode heat sinks orlarge thermal copper area incircuit board layouts forhigh power applications.\nFigure 21.OR-ing with Diodes\nThe LM5050-1/-Q1 isapositive voltage (that is,high-side) OR-ing controller thatwilldrive anexternal N-channel\nMOSFET toreplace anOR-ing diode. The voltage across theMOSFET source and drain pins ismonitored by\ntheLM5050-1 attheINandOUT pins, while theGATE pindrives theMOSFET tocontrol itsoperation based on\nthemonitored source-drain voltage. The resulting behavior isthatofanideal rectifier with source anddrain pins\noftheMOSFET acting astheanode andcathode pins ofadiode respectively.\nFigure 22.OR-ing With MOSFETs\n15LM5050-1 ,LM5050-1-Q1\nwww.ti.com SNVS629F –MAY 2011 –REVISED DECEMBER 2019\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedApplication Information (continued)\n8.1.1 MOSFET Selection\nThe important MOSFET electrical parameters arethemaximum continuous Drain current ID,themaximum\nSource current (that is,body diode) IS,themaximum drain-to-source voltage VDS(MAX) ,thegate-to-source\nthreshold voltage VGS(TH) ,thedrain-to-source reverse breakdown voltage V(BR)DSS ,and thedrain-to-source On\nresistance RDS(ON) .\nThe maximum continuous drain current, ID,rating must exceed themaximum continuous load current. The rating\nforthemaximum current through thebody diode, IS,istypically rated thesame as,orslightly higher than the\ndrain current, butbody diode current only flows while theMOSFET gate isbeing charged toVGS(TH) .\nGate Charge Time =Qg/IGATE(ON)\n1.The maximum drain-to-source voltage, VDS(MAX) ,must behigh enough towithstand thehighest differential\nvoltage seen intheapplication. This would include anyanticipated fault conditions.\n2.The drain-to-source reverse breakdown voltage, V(BR)DSS ,may provide some transient protection totheOUT\npininlowvoltage applications byallowing conduction back totheINpinduring positive transients attheOUT\npin.\n3.The gate-to-source threshold voltage, VGS(TH) ,should becompatible with the LM5050-1 gate drive\ncapabilities. Logic level MOSFETs, with RDS(ON) rated atVGS(TH) at5V,arerecommended, butsub-Logic\nlevel MOSFETs having RDS(ON) rated atVGS(TH) at2.5V,canalso beused.\n4.The dominate MOSFET loss fortheLM5050-1 active OR-ing controller isconduction loss due tosource-to-\ndrain current totheoutput load, andtheRDS(ON) oftheMOSFET. This conduction loss could bereduced by\nusing aMOSFET with thelowest possible RDS(ON) .However, contrary topopular belief, arbitrarily selecting a\nMOSFET based solely onhaving lowRDS(ON) may notalways give desirable results forseveral reasons:\n1.Reverse transition detection. Higher RDS(ON) willprovide increased voltage information totheLM5050-1\nReverse Comparator atalower reverse current level. This willgive anearlier MOSFET turnoff condition\nshould theinput voltage become shorted toground. This willminimize anydisturbance oftheredundant\nbus.\n2.Reverse current leakage. Incases where multiple input supplies areclosely matched itmay bepossible\nforsome small current toflow continuously through theMOSFET drain tosource (that is,reverse)\nwithout activating theLM5050-1 Reverse Comparator. Higher RDS(ON) willreduce thisreverse current\nlevel.\n3.Cost. Generally, astheRDS(ON) rating goes lower, thecost oftheMOSFET goes higher.\n5.The dominate MOSFET loss fortheLM5050-1 active OR-ing controller isconduction loss due tosource-to-\ndrain current totheoutput load, andtheRDS(ON) oftheMOSFET. This conduction loss could bereduced by\nusing aMOSFET with thelowest possible RDS(ON) .However, contrary topopular belief, arbitrarily selecting a\nMOSFET based solely onhaving lowRDS(ON) may notalways give desirable results forseveral reasons:\na.Selecting aMOSFET with anRDS(ON) that istoolarge willresult inexcessive power dissipation.\nAdditionally, theMOSFET gate willbecharged tothefullvalue that theLM5050-1 can provide asit\nattempts todrive theDrain toSource voltage down totheVSD(REG) of22mVtypical. This increased Gate\ncharge willrequire some finite amount ofadditional discharge time when theMOSFET needs tobe\nturned off.\nb.Asaguideline, itissuggest that RDS(ON) beselected toprovide atleast 22mV, and nomore than 100\nmV, atthenominal load current.\nc.(22mV/ID)≤RDS(ON)≤(100 mV/ID)\nd.The thermal resistance oftheMOSFET package should also beconsidered against theanticipated\ndissipation intheMOSFET toensure that thejunction temperature (TJ)isreasonably well controlled,\nbecause theRDS(ON) oftheMOSFET increases asthejunction temperature increases.\n6.PDISS=ID2×(RDS(ON) )\n7.Operating with amaximum ambient temperature (TA(MAX) )of35°C,aload current of10A,andanRDS(ON) of\n10mΩ,and desiring tokeep thejunction temperature under 100°C,themaximum junction-to-ambient\nthermal resistance rating (θJA)must be:\na.RθJA≤(TJ(MAX) -TA(MAX) )/(ID2×RDS(ON) )\nb.RθJA≤(100°C-35°C)/(10 A×10A×0.01Ω)\nVIN\n48VVOUT\nGNDOFFOUT IN GATE\nLM5050-1\nOFF/ON\nGND GNDQ1\nSUM40N10-30\n+\n \nR1\n100:CIN\n1 PF\n75VD1\nSS16T3\nCOUT\n22 PF\n63VD2\nSMBJ60AVS\nC1\n0.1 PF\n100VS D\nG\nIN GATE OUTCLOAD\nLM5050-1\nGNDCOUTParasitic\nInductanceParasitic\nInductance\nShorted\nInputReverse Recovery Current\nVS\n16LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedApplication Information (continued)\nc.RθJA≤65°C/W\n8.1.2 Short Circuit Failure ofanInput Supply\nAnabrupt 0-Ωshort circuit across theinput supply willcause thehighest possible reverse current toflow while\ntheinternal LM5050-1 control circuitry discharges thegate oftheMOSFET. During thistime, thereverse current\nislimited only bytheRDS(ON) oftheMOSFET, along with parasitic wiring resistances and inductances. Worst\ncase instantaneous reverse current would belimited to:\nID(REV) =(VOUT-VIN)/RDS(ON) (1)\nThe internal Reverse Comparator willreact, andwillstart theprocess ofdischarging theGate, when thereverse\ncurrent reaches:\nID(REV) =VSD(REV) /RDS(ON) (2)\nWhen theMOSFET isfinally switched off,theenergy stored intheparasitic wiring inductances willbetransferred\ntotherestofthecircuit. Asaresult, theLM5050-1 INpinwillseeanegative voltage spike while theOUT pinwill\nsee apositive voltage spike. The INpincan beprotected bydiode clamping thepintoGND inthenegative\ndirection. The OUT pincanbeprotected with aTVS protection diode, alocal bypass capacitor, orboth. Inlow\nvoltage applications, theMOSFET drainto- source breakdown voltage rating may beadequate toprotect the\nOUT pin(that is,VIN+V(BR)DSS(MAX) <75V),butmost MOSFET data sheets donotensure themaximum\nbreakdown rating, sothismethod should beused with caution.\nFigure 23.Reverse Recovery Current Generates Inductive Spikes atVINandVOUT pins.\n8.2 Typical Applications\n8.2.1 Typical Application With Input andOutput Transient Protection\nFigure 24.Typical Application With Input andOutput Transient Protection Schematic\n17LM5050-1 ,LM5050-1-Q1\nwww.ti.com SNVS629F –MAY 2011 –REVISED DECEMBER 2019\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.1 Design Requirements\nTable 1shows theparameters forFigure 24\nTable 1.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nMinimum Input Voltage, VIN MIN 6V\nMaximum Input Voltage, VIN Max 50V\nOutput Current Range, IOUT 0to15A\nAmbient Temperature Range, TA 0°Cto50°C\n8.2.1.2 Detailed Design Procedure\nThefollowing design procedure canbeused toselect component values fortheLM5050-1.\n8.2.1.2.1 Power Supply Components (R1C1,) Selection\nThe LM5050-1 VSpinisthemain supply pinforallinternal biasing and anauxiliary supply fortheinternal gate\ndrive charge pump. The series resistor (R1) value should belowenough tokeep theVSvoltage drop ata\nminimum. Atypical series resistor value is100Ω.Thecapacitor value (0.1uFtypical) should bethelowest value\nthatproduces acceptable filtering ofthevoltage noise.\n8.2.1.2.2 MOSFET (Q1) Selection\nThe MOSFET (Q1) selection procedure isexplained indetail inMOSFET Selection .The MOSFET used inthe\ndesign example isSUM40N10-30-E3.\n8.2.1.2.3 D1andD2Selection forInductive Kick-Back Protection\nDiode D1and capacitor C1and diode D2and capacitor C2intheFigure 27serve asinductive kick-back\nprotection tolimit negative transient voltage spikes generated ontheinput when theinput supply voltage is\nabruptly shorted tozero volts. Asaresult, theLM5050-1 INpinwillseeanegative voltage spike while theOUT\npinwillseeapositive voltage spike. TheINpincanbeprotected byschottky diode (D1) clamping thepintoGND\ninthenegative direction, similarly theOUT pinshould beprotected with aTVS protection diode (D1), orwith a\nlocal bypass capacitor, orboth. D1isselected as1-A, 60-V Schottky Barrier Rectifier (SS16T3G) andD2isthe\n60V,TVS (SMBJ60A-13-F).\n8.2.1.3 Application Curves\nFigure 25.Forward voltage (VIN-VOUT) Drop Reduces\nWhen Gate isEnabled (VIN =12V)Figure 26.Forward Voltage (VIN-VOUT) Drop Increases\nWhen Gate isDisabled (VIN =12V)\nPS1\nPS2IN GATE OUT\nIN GATE OUTRLOADCLOAD\nLM5050-1LM5050-1\nGNDGND\nCOUTVS\nVS\nVIN\n1V to 75VVOUT\nGNDOFFOUT IN GATE\nLM5050-1\nOff/On\nGND GNDVBIAS\n5.0V to 75V\nQ1\n+\n \nC1\n1.0 PF\n100VD1\nC2\n22 PF\n100VD2\nTVS\n82VVSGND\nR1\n100\nC3\n0.1 PF\n100V\n18LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated8.2.2 Using aSeparate VSSupply forLow VinOperation\nInsome applications, itisdesired tooperate LM5050-1 from lowsupply voltage. The LM5050-1 canoperate with\na1-Vrailvoltage, provided itsVSpinisbiased from 5Vto75V.The detail ofsuch application isdepicted in\nFigure 27.\nFigure 27.Using aSeparate vsSupply forLow VinOperation Schematic\n8.2.3 ORing ofTwo Power Sources\nFigure 28.ORing ofTwo Power Sources\nVIN\n5.0V to 75VVOUT\nGNDOFFOUT IN GATE\nLM5050-1\nOFF/ON\nGND GNDQ1\nSUM40N10-30\n \nCIN\n1 PF\n100VD1\nB180-13-F\nVSS D\nG\nON/OFF \nControlQ1\nVOUT\nGNDCIN CoutD1\nD2\nD3D4\nC1R1VIN\nGNDQ2100»\n0.1µF\n100VLM5050-1IN GATE OUT\nVS\nGND SMBJ60A22uF\n63V1uF \n75VSS16T3\nBAS40-7-F\nSS16T3\nNTR5198NLT3GSUM40N10-30\n48V\n19LM5050-1 ,LM5050-1-Q1\nwww.ti.com SNVS629F –MAY 2011 –REVISED DECEMBER 2019\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated8.2.4 Reverse Input Voltage Protection With IQReduction\nIfVsispowered while INisfloating orgrounded, then about 0.5mAwillleak from theVspinintotheICand\nabout 3mAwillleak from theOUT pinintotheIC.From thisleakage, about 50uAwillflow outoftheINpinand\ntherestwillflow toground. This does notaffect long term reliability oftheIC,butmay influence circuit design.\nInbattery powered applications, whenever LM5050-1 functionality isnotneeded, thesupply totheLM5050-1 can\nbedisconnected byturning “OFF”Q2,asshown inFigure 29.This disconnects theground path oftheLM5050-1\nandeliminates thecurrent leakage from thebattery.\nThe quiescent current ofLM5050-1 can bealso reduced bydisconnecting thesupply toVSpin, whenever\nLM5050-1 function isnotneed.\nFigure 29.Reverse Input Voltage Protection With IQReduction Schematic\n8.2.5 Basic Application With Input Transient Protection\nFigure 30.Basic Application With Input Transient Protection Schematic\nVIN\n48VVOUT\nGNDOFFOUT IN GATE\nLM5050-1\nGNDGNDQ1\nSUM40N10-30\n+\n \nR1\n100:CIN\n1 PF\n75VD1\nSS16T3\nCOUT\n22 PF\n63VD2\nSMBJ60AVS\nC1\n0.1 PF\n100VS D\nG\nD3\nSS16T3\n20LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated8.2.6 48-V Application With Reverse Input Voltage (VIN=–48V)Protection\nFigure 31.48-V Application With Reverse Input Voltage (VIN=–48V)Protection Schematic\n8.2.6.1 Application Curves\nFigure 32.Operation With Positive Polarity Input With\n(VIN =25V)Figure 33.Operation With Negative polarity Input With\n(VIN =–25V)\n           VOUT\nLM5050-1D\nG SGate\nINOUT\nOFFVS\nGND\nVINC1R1\nGNDD1\nD4\nCOUTCIN\n21LM5050-1 ,LM5050-1-Q1\nwww.ti.com SNVS629F –MAY 2011 –REVISED DECEMBER 2019\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated9Power Supply Recommendations\nWhen theLM5050-1/-Q1 shuts offtheexternal MOSFET, transient voltages willappear ontheinput and output\ndue toreverse recovery, asdiscussed inShort Circuit Failure ofanInput Supply .Toprevent LM5050-1 and\nsurrounding components from damage under theconditions ofadirect input short circuit, itisnecessary toclamp\nthenegative transient atIN,andOUT pins with TVS.\n10Layout\n10.1 Layout Guidelines\nThe typical PCB layout forLM5050-1/-Q1 isshown inFigure 34.TIrecommends connecting theIN,Gate and\nOUT pins close tothesource and drain pins oftheMOSFET. Keep thetraces oftheMOSFET drain wide and\nshort tominimize resistive losses. Place surge suppressors (D1and D4)components asshown intheexample\nlayout ofLM5050-1 inLayout Example .\n10.2 Layout Example\nFigure 34.Typical Layout Example With D2PAK N-MOSFET\n22LM5050-1 ,LM5050-1-Q1\nSNVS629F –MAY 2011 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: LM5050-1 LM5050-1-Q1Submit Documentation Feedback Copyright ©2011 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nAchieving Stable VGS Using LM5050-1 with Low Current andNoisy Input Supply, SLVA684\n11.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nLM5050-1 Click here Click here Click here Click here Click here\nLM5050-1-Q1 Click here Click here Click here Click here Click here\n11.3 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM5050MK-1/NOPB ACTIVE SOT-23-THIN DDC 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SZHB\nLM5050MKX-1/NOPB ACTIVE SOT-23-THIN DDC 63000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SZHB\nLM5050Q0MK-1/NOPB ACTIVE SOT-23-THIN DDC 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 150 SL5B\nLM5050Q0MKX-1/NOPB ACTIVE SOT-23-THIN DDC 63000RoHS & Green SN Level-1-260C-UNLIM -40 to 150 SL5B\nLM5050Q1MK-1/NOPB ACTIVE SOT-23-THIN DDC 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SP3B\nLM5050Q1MKX-1/NOPB ACTIVE SOT-23-THIN DDC 63000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SP3B\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF LM5050-1, LM5050-1-Q1 :\n•Catalog: LM5050-1\n•Automotive: LM5050-1-Q1\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM5050MK-1/NOPB SOT-23-\nTHINDDC 61000 178.0 8.43.23.21.44.08.0 Q3\nLM5050MKX-1/NOPB SOT-23-\nTHINDDC 63000 178.0 8.43.23.21.44.08.0 Q3\nLM5050Q0MK-1/NOPB SOT-23-\nTHINDDC 61000 178.0 8.43.23.21.44.08.0 Q3\nLM5050Q0MKX-1/NOPB SOT-23-\nTHINDDC 63000 178.0 8.43.23.21.44.08.0 Q3\nLM5050Q1MK-1/NOPB SOT-23-\nTHINDDC 61000 178.0 8.43.23.21.44.08.0 Q3\nLM5050Q1MKX-1/NOPB SOT-23-\nTHINDDC 63000 178.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM5050MK-1/NOPB SOT-23-THIN DDC 61000 208.0 191.0 35.0\nLM5050MKX-1/NOPB SOT-23-THIN DDC 63000 208.0 191.0 35.0\nLM5050Q0MK-1/NOPB SOT-23-THIN DDC 61000 208.0 191.0 35.0\nLM5050Q0MKX-1/NOPB SOT-23-THIN DDC 63000 208.0 191.0 35.0\nLM5050Q1MK-1/NOPB SOT-23-THIN DDC 61000 208.0 191.0 35.0\nLM5050Q1MKX-1/NOPB SOT-23-THIN DDC 63000 208.0 191.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n0.20\n0.12 TYP0.253.052.55\n4X 0.951.10.7\n0.10.0 TYP6X 0.50.3\n0.60.3 TYP1.9\n0-8 TYPA\n3.052.75B1.751.45SOT-23 - 1.1 max height DDC0006A\nSMALL OUTLINE TRANSISTOR\n4214841/C   04/2022\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Reference JEDEC MO-193.34\n0.2 C A B16INDEX AREAPIN 1\nGAGE PLANESEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.7)4X (0.95)\n(R0.05) TYP\n4214841/C   04/2022SOT-23 - 1.1 max height DDC0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPLOSED METAL SHOWN\nSCALE:15XSYMM\n1\n346\nSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDERMASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.7)4X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.1 max height DDC0006A\nSMALL OUTLINE TRANSISTOR\n4214841/C   04/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 7. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 THICK STENCIL\nSCALE:15XSYMMSYMM\n1\n346\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM5050MK-1/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Operating Input Voltage Range: 1V to 75V (VBIAS required for VIN < 5V)
  - Absolute Maximum Ratings: IN, OUT, VS pins to Ground: -0.3V to 100V
- **Current Ratings:**
  - Peak Gate Turnoff Current: 2A
  - Operating Supply Current: Up to 288 µA (depending on VIN)
- **Power Consumption:**
  - Operating Supply Current varies with input voltage (e.g., 75 µA at 5V, 100 µA at 12V, 130 µA at 75V)
- **Operating Temperature Range:**
  - Standard Grade: -40°C to 125°C
  - AEC-Q100 Qualified Version: -40°C to 150°C
- **Package Type:**
  - SOT-23-6 (Thin SOT-23-6)
- **Special Features:**
  - Fast 50-ns response to current reversal
  - Charge pump gate driver for external N-channel MOSFET
  - Functional safety capable
- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **LM5050-1** is a high-side OR-ing FET controller designed to operate with an external N-channel MOSFET, effectively replacing traditional diode rectifiers in power distribution networks. This component minimizes power loss and voltage drops, enhancing efficiency in systems requiring redundant power supplies. The LM5050-1 features a charge pump gate driver that controls the external MOSFET, allowing it to function as an ideal diode rectifier.

#### Typical Applications:
- **Power Management:** The LM5050-1 is primarily used in applications that require high availability and reliability, such as redundant power supply systems. It allows for seamless switching between power sources without significant voltage drop or power loss.
- **Signal Processing:** By replacing diodes with MOSFETs, the LM5050-1 can improve the performance of power distribution networks in signal processing applications.
- **Data Storage:** The component can be utilized in data storage systems where efficient power management is critical, ensuring stable operation during power supply transitions.

This component is particularly beneficial in automotive and industrial applications where reliability and efficiency are paramount.