{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.871652,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.96823,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.228348,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.243983,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.133415,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.243983,
	"finish__design__instance__count__class:fill_cell": 64484,
	"finish__design__instance__area__class:fill_cell": 99959.9,
	"finish__design__instance__count__class:tap_cell": 1116,
	"finish__design__instance__area__class:tap_cell": 296.856,
	"finish__design__instance__count__class:buffer": 2968,
	"finish__design__instance__area__class:buffer": 5716.07,
	"finish__design__instance__count__class:clock_buffer": 788,
	"finish__design__instance__area__class:clock_buffer": 1012.4,
	"finish__design__instance__count__class:timing_repair_buffer": 156,
	"finish__design__instance__area__class:timing_repair_buffer": 257.754,
	"finish__design__instance__count__class:inverter": 15708,
	"finish__design__instance__area__class:inverter": 8612.55,
	"finish__design__instance__count__class:clock_inverter": 569,
	"finish__design__instance__area__class:clock_inverter": 677.502,
	"finish__design__instance__count__class:sequential_cell": 4383,
	"finish__design__instance__area__class:sequential_cell": 20538.9,
	"finish__design__instance__count__class:multi_input_combinational_cell": 37693,
	"finish__design__instance__area__class:multi_input_combinational_cell": 61625.3,
	"finish__design__instance__count": 127865,
	"finish__design__instance__area": 198697,
	"finish__timing__setup__tns": -20.2824,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.1548,
	"finish__timing__hold__ws": 0.00744474,
	"finish__clock__skew__setup": 0.0744313,
	"finish__clock__skew__hold": 0.0744313,
	"finish__timing__drv__max_slew_limit": 0.19038,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.318913,
	"finish__timing__drv__max_cap": 4,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 406,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.242924,
	"finish__power__switching__total": 0.218973,
	"finish__power__leakage__total": 0.00234463,
	"finish__power__total": 0.464242,
	"finish__design__io": 47,
	"finish__design__die__area": 201197,
	"finish__design__core__area": 198697,
	"finish__design__instance__count": 63381,
	"finish__design__instance__area": 98737.3,
	"finish__design__instance__count__stdcell": 63381,
	"finish__design__instance__area__stdcell": 98737.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.496924,
	"finish__design__instance__utilization__stdcell": 0.496924,
	"finish__design__rows": 318,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 318,
	"finish__design__sites": 746982,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 746982,
	"finish__flow__warnings__count": 12,
	"finish__flow__errors__count": 0
}