$date
	Wed Jan 15 00:12:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testtest_test $end
$var wire 1 ! out $end
$var reg 1 " inputA $end
$var reg 1 # inputB $end
$var reg 1 $ inputC $end
$var reg 1 % inputD $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & outAandB $end
$var wire 1 ' outCandD $end
$var wire 1 ! result $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#1
1"
#2
1#
0"
#3
1&
1"
#4
0&
0#
0"
#5
1$
#6
1%
0$
#7
1'
1$
#8
0'
0%
0$
#9
1'
1%
1$
1"
#10
0'
1&
0%
1#
#11
0&
0$
0#
0"
#12
1!
1'
1&
1%
1$
1#
1"
#13
