description: 'Quad D-type flip-flop with reset; positive-edge trigger'
package: DIP
pincount: '16'
family: '7400'
datasheet: 'http://www.standardics.nxp.com/products/hc/datasheet/74hc175.74hct175.pdf'
pins:
  -
    num: '1'
    sym: '&#126;MR'
    desc: 'asynchronous master reset (active low)'
  -
    num: '2'
    sym: 'Q&#95;&#95;0'
    desc: 'flip-flop output'
  -
    num: '3'
    sym: '&#126;Q&#126;&#95;&#95;0'
    desc: 'complementary flip-flop output'
  -
    num: '4'
    sym: 'D&#95;&#95;0'
    desc: 'data input'
  -
    num: '5'
    sym: 'D&#95;&#95;1'
    desc: 'data input'
  -
    num: '6'
    sym: '&#126;Q&#126;&#95;&#95;1'
    desc: 'complementary flip-flop output'
  -
    num: '7'
    sym: 'Q&#95;&#95;1'
    desc: 'flip-flop output'
  -
    num: '8'
    sym: GND
    desc: ground
  -
    num: '9'
    sym: CP
    desc: 'clock input (low-to-high, edge-triggered)'
  -
    num: '10'
    sym: 'Q&#95;&#95;2'
    desc: 'flip-flop output'
  -
    num: '11'
    sym: '&#126;Q&#126;&#95;&#95;2'
    desc: 'complementary flip-flop output'
  -
    num: '12'
    sym: 'D&#95;&#95;2'
    desc: 'data input'
  -
    num: '13'
    sym: 'D&#95;&#95;3'
    desc: 'data input'
  -
    num: '14'
    sym: '&#126;Q&#126;&#95;&#95;3'
    desc: 'complementary flip-flop output'
  -
    num: '15'
    sym: 'Q&#95;&#95;3'
    desc: 'flip-flop output'
  -
    num: '16'
    sym: Vcc
    desc: 'supply voltage'
specs:
  -
    param: 'Propagation delay, CP to Q&#95;&#95;n, &#126;Q&#126;&#95;&#95;n'
    val:
      - '17 (74HC)'
      - '16 (74HCT)'
    unit: ns
  -
    param: 'Propagation delay, &#126;MR to Q&#95;&#95;n'
    val:
      - '15 (74HC)'
      - '19 (74HCT)'
    unit: ns
  -
    param: 'Maximum clock frequency'
    val:
      - '83 (74HC)'
      - '54 (74HCT)'
    unit: MHz
