$date
	Wed Nov 12 17:57:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tests $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var parameter 32 $ s0 $end
$var parameter 32 % s1 $end
$var parameter 32 & s2 $end
$var parameter 32 ' s3 $end
$var parameter 32 ( s4 $end
$var reg 1 ! out $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
b11 '
b10 &
b1 %
b0 $
$end
#0
$dumpvars
bx )
x#
0"
x!
$end
#5
0!
b0 )
1"
#10
0"
#12
0#
#15
b1 )
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#42
1#
#45
b10 )
1"
#50
0"
#52
0#
#55
b1 )
1"
#60
0"
#62
1#
#65
b10 )
1"
#70
0"
#75
b11 )
1"
#80
0"
#82
0#
#85
b100 )
1"
#90
0"
#92
1#
#95
1!
b0 )
1"
#100
0"
#102
0#
#105
0!
b1 )
1"
#110
0"
#112
1#
#115
b10 )
1"
#120
0"
#122
