// Seed: 2743457023
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    output tri  id_2
);
  assign id_2 = ~id_1 < 1 ? 1'h0 : 1 == id_1;
  assign id_2 = 1;
  logic id_4;
  logic id_5;
  wire  id_6;
  ;
  logic id_7 = id_5;
  parameter id_8 = 1;
  assign id_5[1] = {id_6{id_4}};
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign id_4 = -1 | ("" - 1);
  logic id_9;
  ;
endmodule
