$date
	Sun Oct 23 07:53:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#621644
b1100 !
1"
#621646
b1100 &
b1100 %
1$
#621647
0"
#621650
b110 &
b110 %
#621654
b11 &
b11 %
#621658
b1010 &
b1010 %
#621662
b101 &
b101 %
#621666
b10000 &
b10000 %
#621670
b1000 &
b1000 %
#621674
b100 &
b100 %
#621678
b10 &
b10 %
#621682
b1 &
b1 %
1#
#621686
b0 &
0#
b0 %
0$
#1655507
b11100 !
1"
#1655510
b11100 &
b11100 %
1$
#1655511
0"
#1655514
b1110 &
b1110 %
#1655518
b111 &
b111 %
#1655522
b10110 &
b10110 %
#1655526
b1011 &
b1011 %
#1655530
b100010 &
b100010 %
#1655534
b10001 &
b10001 %
#1655538
b110100 &
b110100 %
#1655542
b11010 &
b11010 %
#1655546
b1101 &
b1101 %
#1655550
b101000 &
b101000 %
#1655554
b10100 &
b10100 %
#1655558
b1010 &
b1010 %
#1655562
b101 &
b101 %
#1655566
b10000 &
b10000 %
#1655570
b1000 &
b1000 %
#1655574
b100 &
b100 %
#1655578
b10 &
b10 %
#1655582
b1 &
1#
b1 %
#1655586
b0 &
b0 %
0#
0$
#2586107
b10000 !
1"
#2586110
b10000 &
b10000 %
1$
#2586111
0"
#2586114
b1000 &
b1000 %
#2586118
b100 &
b100 %
#2586122
b10 &
b10 %
#2586126
b1 &
1#
b1 %
#2586130
b0 &
b0 %
0#
0$
#4500012
