
LittleBrainFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c650  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  0800c7e0  0800c7e0  0001c7e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cac0  0800cac0  00020380  2**0
                  CONTENTS
  4 .ARM          00000008  0800cac0  0800cac0  0001cac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cac8  0800cac8  00020380  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cac8  0800cac8  0001cac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cacc  0800cacc  0001cacc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000380  20000000  0800cad0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cd8  20000380  0800ce50  00020380  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002058  0800ce50  00022058  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020380  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b07e  00000000  00000000  000203b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003af4  00000000  00000000  0003b42e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001408  00000000  00000000  0003ef28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001240  00000000  00000000  00040330  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000229f5  00000000  00000000  00041570  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012345  00000000  00000000  00063f65  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c369f  00000000  00000000  000762aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00139949  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c60  00000000  00000000  001399c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000380 	.word	0x20000380
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c7c8 	.word	0x0800c7c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000384 	.word	0x20000384
 80001cc:	0800c7c8 	.word	0x0800c7c8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
 8000eb4:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	68ba      	ldr	r2, [r7, #8]
 8000eba:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	887a      	ldrh	r2, [r7, #2]
 8000ec6:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	6a3a      	ldr	r2, [r7, #32]
 8000ecc:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000ed2:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2200      	movs	r2, #0
 8000ede:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	75fb      	strb	r3, [r7, #23]
	 * ACCELEROMETER
	 *
	 */

	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	6858      	ldr	r0, [r3, #4]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	899b      	ldrh	r3, [r3, #12]
 8000eec:	2200      	movs	r2, #0
 8000eee:	4619      	mov	r1, r3
 8000ef0:	f002 fca8 	bl	8003844 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	f001 fe47 	bl	8002b88 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	6858      	ldr	r0, [r3, #4]
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	899b      	ldrh	r3, [r3, #12]
 8000f02:	2201      	movs	r2, #1
 8000f04:	4619      	mov	r1, r3
 8000f06:	f002 fc9d 	bl	8003844 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000f0a:	2032      	movs	r0, #50	; 0x32
 8000f0c:	f001 fe3c 	bl	8002b88 <HAL_Delay>

	/* Perform accelerometer soft reset */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
 8000f10:	22b6      	movs	r2, #182	; 0xb6
 8000f12:	217e      	movs	r1, #126	; 0x7e
 8000f14:	68f8      	ldr	r0, [r7, #12]
 8000f16:	f000 f959 	bl	80011cc <BMI088_WriteAccRegister>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	7dfb      	ldrb	r3, [r7, #23]
 8000f20:	4413      	add	r3, r2
 8000f22:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(50);
 8000f24:	2032      	movs	r0, #50	; 0x32
 8000f26:	f001 fe2f 	bl	8002b88 <HAL_Delay>

	/* Check chip ID */
	uint8_t chipID;
	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID);
 8000f2a:	f107 0316 	add.w	r3, r7, #22
 8000f2e:	461a      	mov	r2, r3
 8000f30:	2100      	movs	r1, #0
 8000f32:	68f8      	ldr	r0, [r7, #12]
 8000f34:	f000 f8d0 	bl	80010d8 <BMI088_ReadAccRegister>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	7dfb      	ldrb	r3, [r7, #23]
 8000f3e:	4413      	add	r3, r2
 8000f40:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x1E) {

	//	return 0;

	}
	HAL_Delay(10);
 8000f42:	200a      	movs	r0, #10
 8000f44:	f001 fe20 	bl	8002b88 <HAL_Delay>

	/* Configure accelerometer  */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0xA8); /* (no oversampling, ODR = 100 Hz, BW = 40 Hz) */
 8000f48:	22a8      	movs	r2, #168	; 0xa8
 8000f4a:	2140      	movs	r1, #64	; 0x40
 8000f4c:	68f8      	ldr	r0, [r7, #12]
 8000f4e:	f000 f93d 	bl	80011cc <BMI088_WriteAccRegister>
 8000f52:	4603      	mov	r3, r0
 8000f54:	461a      	mov	r2, r3
 8000f56:	7dfb      	ldrb	r3, [r7, #23]
 8000f58:	4413      	add	r3, r2
 8000f5a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000f5c:	200a      	movs	r0, #10
 8000f5e:	f001 fe13 	bl	8002b88 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x00); /* +- 3g range */
 8000f62:	2200      	movs	r2, #0
 8000f64:	2141      	movs	r1, #65	; 0x41
 8000f66:	68f8      	ldr	r0, [r7, #12]
 8000f68:	f000 f930 	bl	80011cc <BMI088_WriteAccRegister>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	461a      	mov	r2, r3
 8000f70:	7dfb      	ldrb	r3, [r7, #23]
 8000f72:	4413      	add	r3, r2
 8000f74:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000f76:	200a      	movs	r0, #10
 8000f78:	f001 fe06 	bl	8002b88 <HAL_Delay>

	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 8000f7c:	220a      	movs	r2, #10
 8000f7e:	2153      	movs	r1, #83	; 0x53
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f000 f923 	bl	80011cc <BMI088_WriteAccRegister>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	7dfb      	ldrb	r3, [r7, #23]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000f90:	200a      	movs	r0, #10
 8000f92:	f001 fdf9 	bl	8002b88 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);
 8000f96:	2204      	movs	r2, #4
 8000f98:	2158      	movs	r1, #88	; 0x58
 8000f9a:	68f8      	ldr	r0, [r7, #12]
 8000f9c:	f000 f916 	bl	80011cc <BMI088_WriteAccRegister>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	7dfb      	ldrb	r3, [r7, #23]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000faa:	200a      	movs	r0, #10
 8000fac:	f001 fdec 	bl	8002b88 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	217c      	movs	r1, #124	; 0x7c
 8000fb4:	68f8      	ldr	r0, [r7, #12]
 8000fb6:	f000 f909 	bl	80011cc <BMI088_WriteAccRegister>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	7dfb      	ldrb	r3, [r7, #23]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000fc4:	200a      	movs	r0, #10
 8000fc6:	f001 fddf 	bl	8002b88 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 8000fca:	2204      	movs	r2, #4
 8000fcc:	217d      	movs	r1, #125	; 0x7d
 8000fce:	68f8      	ldr	r0, [r7, #12]
 8000fd0:	f000 f8fc 	bl	80011cc <BMI088_WriteAccRegister>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	7dfb      	ldrb	r3, [r7, #23]
 8000fda:	4413      	add	r3, r2
 8000fdc:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000fde:	200a      	movs	r0, #10
 8000fe0:	f001 fdd2 	bl	8002b88 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2) */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	4a3a      	ldr	r2, [pc, #232]	; (80010d0 <BMI088_Init+0x228>)
 8000fe8:	631a      	str	r2, [r3, #48]	; 0x30
	
	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = BMI_ACC_DATA | 0x80;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	2292      	movs	r2, #146	; 0x92
 8000fee:	749a      	strb	r2, [r3, #18]
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	6898      	ldr	r0, [r3, #8]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	89db      	ldrh	r3, [r3, #14]
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	f002 fc22 	bl	8003844 <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 8001000:	22b6      	movs	r2, #182	; 0xb6
 8001002:	2114      	movs	r1, #20
 8001004:	68f8      	ldr	r0, [r7, #12]
 8001006:	f000 f91b 	bl	8001240 <BMI088_WriteGyrRegister>
 800100a:	4603      	mov	r3, r0
 800100c:	461a      	mov	r2, r3
 800100e:	7dfb      	ldrb	r3, [r7, #23]
 8001010:	4413      	add	r3, r2
 8001012:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 8001014:	20fa      	movs	r0, #250	; 0xfa
 8001016:	f001 fdb7 	bl	8002b88 <HAL_Delay>

	/* Check chip ID */
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID);
 800101a:	f107 0316 	add.w	r3, r7, #22
 800101e:	461a      	mov	r2, r3
 8001020:	2100      	movs	r1, #0
 8001022:	68f8      	ldr	r0, [r7, #12]
 8001024:	f000 f896 	bl	8001154 <BMI088_ReadGyrRegister>
 8001028:	4603      	mov	r3, r0
 800102a:	461a      	mov	r2, r3
 800102c:	7dfb      	ldrb	r3, [r7, #23]
 800102e:	4413      	add	r3, r2
 8001030:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x0F) {

		//return 0;

	}
	HAL_Delay(10);
 8001032:	200a      	movs	r0, #10
 8001034:	f001 fda8 	bl	8002b88 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 8001038:	2201      	movs	r2, #1
 800103a:	210f      	movs	r1, #15
 800103c:	68f8      	ldr	r0, [r7, #12]
 800103e:	f000 f8ff 	bl	8001240 <BMI088_WriteGyrRegister>
 8001042:	4603      	mov	r3, r0
 8001044:	461a      	mov	r2, r3
 8001046:	7dfb      	ldrb	r3, [r7, #23]
 8001048:	4413      	add	r3, r2
 800104a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800104c:	200a      	movs	r0, #10
 800104e:	f001 fd9b 	bl	8002b88 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x07); /* ODR = 100 Hz, Filter bandwidth = 32 Hz */
 8001052:	2207      	movs	r2, #7
 8001054:	2110      	movs	r1, #16
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f000 f8f2 	bl	8001240 <BMI088_WriteGyrRegister>
 800105c:	4603      	mov	r3, r0
 800105e:	461a      	mov	r2, r3
 8001060:	7dfb      	ldrb	r3, [r7, #23]
 8001062:	4413      	add	r3, r2
 8001064:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001066:	200a      	movs	r0, #10
 8001068:	f001 fd8e 	bl	8002b88 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 800106c:	2280      	movs	r2, #128	; 0x80
 800106e:	2115      	movs	r1, #21
 8001070:	68f8      	ldr	r0, [r7, #12]
 8001072:	f000 f8e5 	bl	8001240 <BMI088_WriteGyrRegister>
 8001076:	4603      	mov	r3, r0
 8001078:	461a      	mov	r2, r3
 800107a:	7dfb      	ldrb	r3, [r7, #23]
 800107c:	4413      	add	r3, r2
 800107e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001080:	200a      	movs	r0, #10
 8001082:	f001 fd81 	bl	8002b88 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 8001086:	2201      	movs	r2, #1
 8001088:	2116      	movs	r1, #22
 800108a:	68f8      	ldr	r0, [r7, #12]
 800108c:	f000 f8d8 	bl	8001240 <BMI088_WriteGyrRegister>
 8001090:	4603      	mov	r3, r0
 8001092:	461a      	mov	r2, r3
 8001094:	7dfb      	ldrb	r3, [r7, #23]
 8001096:	4413      	add	r3, r2
 8001098:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800109a:	200a      	movs	r0, #10
 800109c:	f001 fd74 	bl	8002b88 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 80010a0:	2201      	movs	r2, #1
 80010a2:	2118      	movs	r1, #24
 80010a4:	68f8      	ldr	r0, [r7, #12]
 80010a6:	f000 f8cb 	bl	8001240 <BMI088_WriteGyrRegister>
 80010aa:	4603      	mov	r3, r0
 80010ac:	461a      	mov	r2, r3
 80010ae:	7dfb      	ldrb	r3, [r7, #23]
 80010b0:	4413      	add	r3, r2
 80010b2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010b4:	200a      	movs	r0, #10
 80010b6:	f001 fd67 	bl	8002b88 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) */
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <BMI088_Init+0x22c>)
 80010be:	635a      	str	r2, [r3, #52]	; 0x34
	
	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = BMI_GYR_DATA | 0x80;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	2282      	movs	r2, #130	; 0x82
 80010c4:	769a      	strb	r2, [r3, #26]

	return status;
 80010c6:	7dfb      	ldrb	r3, [r7, #23]

}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3718      	adds	r7, #24
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	3a6b70a4 	.word	0x3a6b70a4
 80010d4:	3a0ba058 	.word	0x3a0ba058

080010d8 <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b088      	sub	sp, #32
 80010dc:	af02      	add	r7, sp, #8
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	460b      	mov	r3, r1
 80010e2:	607a      	str	r2, [r7, #4]
 80010e4:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 80010e6:	7afb      	ldrb	r3, [r7, #11]
 80010e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	753b      	strb	r3, [r7, #20]
 80010f0:	2300      	movs	r3, #0
 80010f2:	757b      	strb	r3, [r7, #21]
 80010f4:	2300      	movs	r3, #0
 80010f6:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	6858      	ldr	r0, [r3, #4]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	899b      	ldrh	r3, [r3, #12]
 8001100:	2200      	movs	r2, #0
 8001102:	4619      	mov	r1, r3
 8001104:	f002 fb9e 	bl	8003844 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	6818      	ldr	r0, [r3, #0]
 800110c:	f107 0210 	add.w	r2, r7, #16
 8001110:	f107 0114 	add.w	r1, r7, #20
 8001114:	f04f 33ff 	mov.w	r3, #4294967295
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	2303      	movs	r3, #3
 800111c:	f004 fb18 	bl	8005750 <HAL_SPI_TransmitReceive>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	bf0c      	ite	eq
 8001126:	2301      	moveq	r3, #1
 8001128:	2300      	movne	r3, #0
 800112a:	b2db      	uxtb	r3, r3
 800112c:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	6858      	ldr	r0, [r3, #4]
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	899b      	ldrh	r3, [r3, #12]
 8001136:	2201      	movs	r2, #1
 8001138:	4619      	mov	r1, r3
 800113a:	f002 fb83 	bl	8003844 <HAL_GPIO_WritePin>

	if (status == 1) {
 800113e:	7dfb      	ldrb	r3, [r7, #23]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d102      	bne.n	800114a <BMI088_ReadAccRegister+0x72>

		*data = rxBuf[2];
 8001144:	7cba      	ldrb	r2, [r7, #18]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	701a      	strb	r2, [r3, #0]

	}

	return status;
 800114a:	7dfb      	ldrb	r3, [r7, #23]

}
 800114c:	4618      	mov	r0, r3
 800114e:	3718      	adds	r7, #24
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af02      	add	r7, sp, #8
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	460b      	mov	r3, r1
 800115e:	607a      	str	r2, [r7, #4]
 8001160:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00};
 8001162:	7afb      	ldrb	r3, [r7, #11]
 8001164:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001168:	b2db      	uxtb	r3, r3
 800116a:	753b      	strb	r3, [r7, #20]
 800116c:	2300      	movs	r3, #0
 800116e:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	6898      	ldr	r0, [r3, #8]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	89db      	ldrh	r3, [r3, #14]
 8001178:	2200      	movs	r2, #0
 800117a:	4619      	mov	r1, r3
 800117c:	f002 fb62 	bl	8003844 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	6818      	ldr	r0, [r3, #0]
 8001184:	f107 0210 	add.w	r2, r7, #16
 8001188:	f107 0114 	add.w	r1, r7, #20
 800118c:	f04f 33ff 	mov.w	r3, #4294967295
 8001190:	9300      	str	r3, [sp, #0]
 8001192:	2302      	movs	r3, #2
 8001194:	f004 fadc 	bl	8005750 <HAL_SPI_TransmitReceive>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	bf0c      	ite	eq
 800119e:	2301      	moveq	r3, #1
 80011a0:	2300      	movne	r3, #0
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	6898      	ldr	r0, [r3, #8]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	89db      	ldrh	r3, [r3, #14]
 80011ae:	2201      	movs	r2, #1
 80011b0:	4619      	mov	r1, r3
 80011b2:	f002 fb47 	bl	8003844 <HAL_GPIO_WritePin>

	if (status == 1) {
 80011b6:	7dfb      	ldrb	r3, [r7, #23]
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d102      	bne.n	80011c2 <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 80011bc:	7c7a      	ldrb	r2, [r7, #17]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	701a      	strb	r2, [r3, #0]

	}

	return status;
 80011c2:	7dfb      	ldrb	r3, [r7, #23]

}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	460b      	mov	r3, r1
 80011d6:	70fb      	strb	r3, [r7, #3]
 80011d8:	4613      	mov	r3, r2
 80011da:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 80011dc:	78fb      	ldrb	r3, [r7, #3]
 80011de:	733b      	strb	r3, [r7, #12]
 80011e0:	78bb      	ldrb	r3, [r7, #2]
 80011e2:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6858      	ldr	r0, [r3, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	899b      	ldrh	r3, [r3, #12]
 80011ec:	2200      	movs	r2, #0
 80011ee:	4619      	mov	r1, r3
 80011f0:	f002 fb28 	bl	8003844 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6818      	ldr	r0, [r3, #0]
 80011f8:	f107 010c 	add.w	r1, r7, #12
 80011fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001200:	2202      	movs	r2, #2
 8001202:	f004 f971 	bl	80054e8 <HAL_SPI_Transmit>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	bf0c      	ite	eq
 800120c:	2301      	moveq	r3, #1
 800120e:	2300      	movne	r3, #0
 8001210:	b2db      	uxtb	r3, r3
 8001212:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8001214:	bf00      	nop
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4618      	mov	r0, r3
 800121c:	f004 fe64 	bl	8005ee8 <HAL_SPI_GetState>
 8001220:	4603      	mov	r3, r0
 8001222:	2b01      	cmp	r3, #1
 8001224:	d1f7      	bne.n	8001216 <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6858      	ldr	r0, [r3, #4]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	899b      	ldrh	r3, [r3, #12]
 800122e:	2201      	movs	r2, #1
 8001230:	4619      	mov	r1, r3
 8001232:	f002 fb07 	bl	8003844 <HAL_GPIO_WritePin>

	return status;
 8001236:	7bfb      	ldrb	r3, [r7, #15]

}
 8001238:	4618      	mov	r0, r3
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	460b      	mov	r3, r1
 800124a:	70fb      	strb	r3, [r7, #3]
 800124c:	4613      	mov	r3, r2
 800124e:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8001250:	78fb      	ldrb	r3, [r7, #3]
 8001252:	733b      	strb	r3, [r7, #12]
 8001254:	78bb      	ldrb	r3, [r7, #2]
 8001256:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6898      	ldr	r0, [r3, #8]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	89db      	ldrh	r3, [r3, #14]
 8001260:	2200      	movs	r2, #0
 8001262:	4619      	mov	r1, r3
 8001264:	f002 faee 	bl	8003844 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6818      	ldr	r0, [r3, #0]
 800126c:	f107 010c 	add.w	r1, r7, #12
 8001270:	f04f 33ff 	mov.w	r3, #4294967295
 8001274:	2202      	movs	r2, #2
 8001276:	f004 f937 	bl	80054e8 <HAL_SPI_Transmit>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	bf0c      	ite	eq
 8001280:	2301      	moveq	r3, #1
 8001282:	2300      	movne	r3, #0
 8001284:	b2db      	uxtb	r3, r3
 8001286:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8001288:	bf00      	nop
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4618      	mov	r0, r3
 8001290:	f004 fe2a 	bl	8005ee8 <HAL_SPI_GetState>
 8001294:	4603      	mov	r3, r0
 8001296:	2b01      	cmp	r3, #1
 8001298:	d1f7      	bne.n	800128a <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6898      	ldr	r0, [r3, #8]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	89db      	ldrh	r3, [r3, #14]
 80012a2:	2201      	movs	r2, #1
 80012a4:	4619      	mov	r1, r3
 80012a6:	f002 facd 	bl	8003844 <HAL_GPIO_WritePin>

	return status;
 80012aa:	7bfb      	ldrb	r3, [r7, #15]

}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <BMI088_ReadAccelerometerDMA>:
/*
 *
 * DMA
 *
 */
uint8_t BMI088_ReadAccelerometerDMA(BMI088 *imu) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6858      	ldr	r0, [r3, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	899b      	ldrh	r3, [r3, #12]
 80012c4:	2200      	movs	r2, #0
 80012c6:	4619      	mov	r1, r3
 80012c8:	f002 fabc 	bl	8003844 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->accTxBuf, (uint8_t *) imu->accRxBuf, 8) == HAL_OK) {
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6818      	ldr	r0, [r3, #0]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f103 0112 	add.w	r1, r3, #18
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f103 0221 	add.w	r2, r3, #33	; 0x21
 80012dc:	2308      	movs	r3, #8
 80012de:	f004 fbd9 	bl	8005a94 <HAL_SPI_TransmitReceive_DMA>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d104      	bne.n	80012f2 <BMI088_ReadAccelerometerDMA+0x3e>

		imu->readingAcc = 1;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2201      	movs	r2, #1
 80012ec:	741a      	strb	r2, [r3, #16]
		return 1;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e008      	b.n	8001304 <BMI088_ReadAccelerometerDMA+0x50>

	} else {

		HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6858      	ldr	r0, [r3, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	899b      	ldrh	r3, [r3, #12]
 80012fa:	2201      	movs	r2, #1
 80012fc:	4619      	mov	r1, r3
 80012fe:	f002 faa1 	bl	8003844 <HAL_GPIO_WritePin>
		return 0;
 8001302:	2300      	movs	r3, #0

	}

}
 8001304:	4618      	mov	r0, r3
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <BMI088_ReadAccelerometerDMA_Complete>:

void BMI088_ReadAccelerometerDMA_Complete(BMI088 *imu) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6858      	ldr	r0, [r3, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	899b      	ldrh	r3, [r3, #12]
 800131c:	2201      	movs	r2, #1
 800131e:	4619      	mov	r1, r3
 8001320:	f002 fa90 	bl	8003844 <HAL_GPIO_WritePin>
	imu->readingAcc = 0;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2200      	movs	r2, #0
 8001328:	741a      	strb	r2, [r3, #16]

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((imu->accRxBuf[3] << 8) | imu->accRxBuf[2]);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001330:	b2db      	uxtb	r3, r3
 8001332:	021b      	lsls	r3, r3, #8
 8001334:	b21a      	sxth	r2, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800133c:	b2db      	uxtb	r3, r3
 800133e:	b21b      	sxth	r3, r3
 8001340:	4313      	orrs	r3, r2
 8001342:	81fb      	strh	r3, [r7, #14]
	int16_t accY = (int16_t) ((imu->accRxBuf[5] << 8) | imu->accRxBuf[4]);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800134a:	b2db      	uxtb	r3, r3
 800134c:	021b      	lsls	r3, r3, #8
 800134e:	b21a      	sxth	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001356:	b2db      	uxtb	r3, r3
 8001358:	b21b      	sxth	r3, r3
 800135a:	4313      	orrs	r3, r2
 800135c:	81bb      	strh	r3, [r7, #12]
	int16_t accZ = (int16_t) ((imu->accRxBuf[7] << 8) | imu->accRxBuf[6]);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001364:	b2db      	uxtb	r3, r3
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	b21a      	sxth	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001370:	b2db      	uxtb	r3, r3
 8001372:	b21b      	sxth	r3, r3
 8001374:	4313      	orrs	r3, r2
 8001376:	817b      	strh	r3, [r7, #10]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800137e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001382:	ee07 3a90 	vmov	s15, r3
 8001386:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800138a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	imu->acc_mps2[1] = imu->accConversion * accY;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800139a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800139e:	ee07 3a90 	vmov	s15, r3
 80013a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	imu->acc_mps2[2] = imu->accConversion * accZ;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80013b6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80013ba:	ee07 3a90 	vmov	s15, r3
 80013be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

}
 80013cc:	bf00      	nop
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <BMI088_ReadGyroscopeDMA>:

uint8_t BMI088_ReadGyroscopeDMA(BMI088 *imu) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6898      	ldr	r0, [r3, #8]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	89db      	ldrh	r3, [r3, #14]
 80013e4:	2200      	movs	r2, #0
 80013e6:	4619      	mov	r1, r3
 80013e8:	f002 fa2c 	bl	8003844 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->gyrTxBuf, (uint8_t *) imu->gyrRxBuf, 7) == HAL_OK) {
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6818      	ldr	r0, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f103 011a 	add.w	r1, r3, #26
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f103 0229 	add.w	r2, r3, #41	; 0x29
 80013fc:	2307      	movs	r3, #7
 80013fe:	f004 fb49 	bl	8005a94 <HAL_SPI_TransmitReceive_DMA>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d104      	bne.n	8001412 <BMI088_ReadGyroscopeDMA+0x3e>

		imu->readingGyr = 1;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2201      	movs	r2, #1
 800140c:	745a      	strb	r2, [r3, #17]
		return 1;
 800140e:	2301      	movs	r3, #1
 8001410:	e008      	b.n	8001424 <BMI088_ReadGyroscopeDMA+0x50>

	} else {

		HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6898      	ldr	r0, [r3, #8]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	89db      	ldrh	r3, [r3, #14]
 800141a:	2201      	movs	r2, #1
 800141c:	4619      	mov	r1, r3
 800141e:	f002 fa11 	bl	8003844 <HAL_GPIO_WritePin>
		return 0;
 8001422:	2300      	movs	r3, #0

	}

}
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <BMI088_ReadGyroscopeDMA_Complete>:

void BMI088_ReadGyroscopeDMA_Complete(BMI088 *imu) {
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6898      	ldr	r0, [r3, #8]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	89db      	ldrh	r3, [r3, #14]
 800143c:	2201      	movs	r2, #1
 800143e:	4619      	mov	r1, r3
 8001440:	f002 fa00 	bl	8003844 <HAL_GPIO_WritePin>
	imu->readingGyr = 0;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	745a      	strb	r2, [r3, #17]

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((imu->gyrRxBuf[2] << 8) | imu->gyrRxBuf[1]);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001450:	b2db      	uxtb	r3, r3
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	b21a      	sxth	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800145c:	b2db      	uxtb	r3, r3
 800145e:	b21b      	sxth	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	81fb      	strh	r3, [r7, #14]
	int16_t gyrY = (int16_t) ((imu->gyrRxBuf[4] << 8) | imu->gyrRxBuf[3]);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800146a:	b2db      	uxtb	r3, r3
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	b21a      	sxth	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001476:	b2db      	uxtb	r3, r3
 8001478:	b21b      	sxth	r3, r3
 800147a:	4313      	orrs	r3, r2
 800147c:	81bb      	strh	r3, [r7, #12]
	int16_t gyrZ = (int16_t) ((imu->gyrRxBuf[6] << 8) | imu->gyrRxBuf[5]);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8001484:	b2db      	uxtb	r3, r3
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	b21a      	sxth	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8001490:	b2db      	uxtb	r3, r3
 8001492:	b21b      	sxth	r3, r3
 8001494:	4313      	orrs	r3, r2
 8001496:	817b      	strh	r3, [r7, #10]

	/* Convert to deg/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800149e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014a2:	ee07 3a90 	vmov	s15, r3
 80014a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 80014ba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80014be:	ee07 3a90 	vmov	s15, r3
 80014c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 80014d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014da:	ee07 3a90 	vmov	s15, r3
 80014de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

}
 80014ec:	bf00      	nop
 80014ee:	3710      	adds	r7, #16
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <SPL06_Init>:
/*
 *
 * INITIALISATION
 *
 */
uint8_t SPL06_Init(SPL06 *bar, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b092      	sub	sp, #72	; 0x48
 80014f8:	af02      	add	r7, sp, #8
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
 8001500:	807b      	strh	r3, [r7, #2]

	uint8_t status = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	/* Store peripheral data */
	bar->spiHandle = spiHandle;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	601a      	str	r2, [r3, #0]
	bar->csPinBank = csPinBank;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	605a      	str	r2, [r3, #4]
	bar->csPin	   = csPin;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	887a      	ldrh	r2, [r7, #2]
 8001518:	811a      	strh	r2, [r3, #8]

	/* Sensor requires LOW on CS pin to put into SPI mode (see datasheet 5.3.2) */
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	6858      	ldr	r0, [r3, #4]
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	891b      	ldrh	r3, [r3, #8]
 8001522:	2200      	movs	r2, #0
 8001524:	4619      	mov	r1, r3
 8001526:	f002 f98d 	bl	8003844 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800152a:	200a      	movs	r0, #10
 800152c:	f001 fb2c 	bl	8002b88 <HAL_Delay>

	/* Clear measurements */
	bar->pressure_Pa   = 0.0f;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f04f 0200 	mov.w	r2, #0
 8001536:	62da      	str	r2, [r3, #44]	; 0x2c
	bar->temperature_C = 0.0f;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	631a      	str	r2, [r3, #48]	; 0x30

	uint8_t txBuf[2] = {0x00, 0x00};
 8001540:	2300      	movs	r3, #0
 8001542:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8001546:	2300      	movs	r3, #0
 8001548:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t rxBuf[2];

	/* Check device ID */
	uint8_t id;

	txBuf[0] = SPL06_ID | 0x80;
 800154c:	238d      	movs	r3, #141	; 0x8d
 800154e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	6858      	ldr	r0, [r3, #4]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	891b      	ldrh	r3, [r3, #8]
 800155a:	2200      	movs	r2, #0
 800155c:	4619      	mov	r1, r3
 800155e:	f002 f971 	bl	8003844 <HAL_GPIO_WritePin>
	status += (HAL_SPI_TransmitReceive(bar->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	6818      	ldr	r0, [r3, #0]
 8001566:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800156a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800156e:	f04f 33ff 	mov.w	r3, #4294967295
 8001572:	9300      	str	r3, [sp, #0]
 8001574:	2302      	movs	r3, #2
 8001576:	f004 f8eb 	bl	8005750 <HAL_SPI_TransmitReceive>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	bf0c      	ite	eq
 8001580:	2301      	moveq	r3, #1
 8001582:	2300      	movne	r3, #0
 8001584:	b2db      	uxtb	r3, r3
 8001586:	b2da      	uxtb	r2, r3
 8001588:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800158c:	4413      	add	r3, r2
 800158e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	6858      	ldr	r0, [r3, #4]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	891b      	ldrh	r3, [r3, #8]
 800159a:	2201      	movs	r2, #1
 800159c:	4619      	mov	r1, r3
 800159e:	f002 f951 	bl	8003844 <HAL_GPIO_WritePin>

	id = rxBuf[1];
 80015a2:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80015a6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/* Make sure device ID matches */
	if (id != 0x10) {
 80015aa:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80015ae:	2b10      	cmp	r3, #16
 80015b0:	d001      	beq.n	80015b6 <SPL06_Init+0xc2>

		return 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	e166      	b.n	8001884 <SPL06_Init+0x390>

	}
	HAL_Delay(10);
 80015b6:	200a      	movs	r0, #10
 80015b8:	f001 fae6 	bl	8002b88 <HAL_Delay>

	/* Read calibration coefficients */
	uint8_t calibTxBuf[19];
	calibTxBuf[0] = (SPL06_COEF | 0x80);
 80015bc:	2390      	movs	r3, #144	; 0x90
 80015be:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	uint8_t calibRxBuf[19];

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	6858      	ldr	r0, [r3, #4]
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	891b      	ldrh	r3, [r3, #8]
 80015ca:	2200      	movs	r2, #0
 80015cc:	4619      	mov	r1, r3
 80015ce:	f002 f939 	bl	8003844 <HAL_GPIO_WritePin>
	status += (HAL_SPI_TransmitReceive(bar->spiHandle, calibTxBuf, calibRxBuf, 19, HAL_MAX_DELAY) == HAL_OK);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	6818      	ldr	r0, [r3, #0]
 80015d6:	f107 0210 	add.w	r2, r7, #16
 80015da:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80015de:	f04f 33ff 	mov.w	r3, #4294967295
 80015e2:	9300      	str	r3, [sp, #0]
 80015e4:	2313      	movs	r3, #19
 80015e6:	f004 f8b3 	bl	8005750 <HAL_SPI_TransmitReceive>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	bf0c      	ite	eq
 80015f0:	2301      	moveq	r3, #1
 80015f2:	2300      	movne	r3, #0
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80015fc:	4413      	add	r3, r2
 80015fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	6858      	ldr	r0, [r3, #4]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	891b      	ldrh	r3, [r3, #8]
 800160a:	2201      	movs	r2, #1
 800160c:	4619      	mov	r1, r3
 800160e:	f002 f919 	bl	8003844 <HAL_GPIO_WritePin>

	/* Convert raw calibration coefficients to signed integers */
	bar->c0 = (uint16_t)calibRxBuf[1] << 4 | (uint16_t)calibRxBuf[2] >> 4;
 8001612:	7c7b      	ldrb	r3, [r7, #17]
 8001614:	011b      	lsls	r3, r3, #4
 8001616:	b21a      	sxth	r2, r3
 8001618:	7cbb      	ldrb	r3, [r7, #18]
 800161a:	091b      	lsrs	r3, r3, #4
 800161c:	b2db      	uxtb	r3, r3
 800161e:	b21b      	sxth	r3, r3
 8001620:	4313      	orrs	r3, r2
 8001622:	b21a      	sxth	r2, r3
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	825a      	strh	r2, [r3, #18]
	bar->c0 = (bar->c0 & 1 << 11) ? (0xF000 | bar->c0) : bar->c0;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800162e:	b29b      	uxth	r3, r3
 8001630:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001634:	2b00      	cmp	r3, #0
 8001636:	d008      	beq.n	800164a <SPL06_Init+0x156>
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800163e:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001642:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001646:	b21b      	sxth	r3, r3
 8001648:	e002      	b.n	8001650 <SPL06_Init+0x15c>
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	8253      	strh	r3, [r2, #18]

	bar->c1 = (uint16_t)(calibRxBuf[2] & 0x0f) << 8 | (uint16_t)calibRxBuf[3];
 8001654:	7cbb      	ldrb	r3, [r7, #18]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	b21b      	sxth	r3, r3
 800165a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800165e:	b21a      	sxth	r2, r3
 8001660:	7cfb      	ldrb	r3, [r7, #19]
 8001662:	b21b      	sxth	r3, r3
 8001664:	4313      	orrs	r3, r2
 8001666:	b21a      	sxth	r2, r3
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	829a      	strh	r2, [r3, #20]
	bar->c1 = (bar->c1 & 1 << 11) ? (0xF000 | bar->c1) : bar->c1;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001672:	b29b      	uxth	r3, r3
 8001674:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001678:	2b00      	cmp	r3, #0
 800167a:	d008      	beq.n	800168e <SPL06_Init+0x19a>
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001682:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001686:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800168a:	b21b      	sxth	r3, r3
 800168c:	e002      	b.n	8001694 <SPL06_Init+0x1a0>
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	8293      	strh	r3, [r2, #20]

	bar->c00 = (uint32_t)calibRxBuf[4] << 12 | (uint32_t)calibRxBuf[5] << 4 | (uint16_t)calibRxBuf[6] >> 4;
 8001698:	7d3b      	ldrb	r3, [r7, #20]
 800169a:	031a      	lsls	r2, r3, #12
 800169c:	7d7b      	ldrb	r3, [r7, #21]
 800169e:	011b      	lsls	r3, r3, #4
 80016a0:	4313      	orrs	r3, r2
 80016a2:	7dba      	ldrb	r2, [r7, #22]
 80016a4:	0912      	lsrs	r2, r2, #4
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	4313      	orrs	r3, r2
 80016aa:	461a      	mov	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	619a      	str	r2, [r3, #24]
	bar->c00 = (bar->c00 & 1 << 19) ? (0xFFF00000 | bar->c00) : bar->c00;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d006      	beq.n	80016ca <SPL06_Init+0x1d6>
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 80016c4:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 80016c8:	e001      	b.n	80016ce <SPL06_Init+0x1da>
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	6193      	str	r3, [r2, #24]

	bar->c10 = (uint32_t)(calibRxBuf[6] & 0x0f) << 16 | (uint32_t)calibRxBuf[7] << 8 | (uint32_t)calibRxBuf[8];
 80016d2:	7dbb      	ldrb	r3, [r7, #22]
 80016d4:	041b      	lsls	r3, r3, #16
 80016d6:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80016da:	7dfb      	ldrb	r3, [r7, #23]
 80016dc:	021b      	lsls	r3, r3, #8
 80016de:	4313      	orrs	r3, r2
 80016e0:	7e3a      	ldrb	r2, [r7, #24]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	461a      	mov	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	61da      	str	r2, [r3, #28]
	bar->c10 = (bar->c10 & 1 << 19) ? (0xFFF00000 | bar->c10) : bar->c10;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d006      	beq.n	8001704 <SPL06_Init+0x210>
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 80016fe:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8001702:	e001      	b.n	8001708 <SPL06_Init+0x214>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	69db      	ldr	r3, [r3, #28]
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	61d3      	str	r3, [r2, #28]

	bar->c01 = (uint16_t) calibRxBuf[9]  << 8 | calibRxBuf[10];
 800170c:	7e7b      	ldrb	r3, [r7, #25]
 800170e:	021b      	lsls	r3, r3, #8
 8001710:	b21a      	sxth	r2, r3
 8001712:	7ebb      	ldrb	r3, [r7, #26]
 8001714:	b21b      	sxth	r3, r3
 8001716:	4313      	orrs	r3, r2
 8001718:	b21a      	sxth	r2, r3
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	841a      	strh	r2, [r3, #32]
	bar->c11 = (uint16_t) calibRxBuf[11] << 8 | calibRxBuf[12];
 800171e:	7efb      	ldrb	r3, [r7, #27]
 8001720:	021b      	lsls	r3, r3, #8
 8001722:	b21a      	sxth	r2, r3
 8001724:	7f3b      	ldrb	r3, [r7, #28]
 8001726:	b21b      	sxth	r3, r3
 8001728:	4313      	orrs	r3, r2
 800172a:	b21a      	sxth	r2, r3
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	845a      	strh	r2, [r3, #34]	; 0x22
	bar->c20 = (uint16_t) calibRxBuf[13] << 8 | calibRxBuf[14];
 8001730:	7f7b      	ldrb	r3, [r7, #29]
 8001732:	021b      	lsls	r3, r3, #8
 8001734:	b21a      	sxth	r2, r3
 8001736:	7fbb      	ldrb	r3, [r7, #30]
 8001738:	b21b      	sxth	r3, r3
 800173a:	4313      	orrs	r3, r2
 800173c:	b21a      	sxth	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	849a      	strh	r2, [r3, #36]	; 0x24
	bar->c21 = (uint16_t) calibRxBuf[15] << 8 | calibRxBuf[16];
 8001742:	7ffb      	ldrb	r3, [r7, #31]
 8001744:	021b      	lsls	r3, r3, #8
 8001746:	b21a      	sxth	r2, r3
 8001748:	f897 3020 	ldrb.w	r3, [r7, #32]
 800174c:	b21b      	sxth	r3, r3
 800174e:	4313      	orrs	r3, r2
 8001750:	b21a      	sxth	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	84da      	strh	r2, [r3, #38]	; 0x26
	bar->c30 = (uint16_t) calibRxBuf[17] << 8 | calibRxBuf[18];
 8001756:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800175a:	021b      	lsls	r3, r3, #8
 800175c:	b21a      	sxth	r2, r3
 800175e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001762:	b21b      	sxth	r3, r3
 8001764:	4313      	orrs	r3, r2
 8001766:	b21a      	sxth	r2, r3
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	851a      	strh	r2, [r3, #40]	; 0x28
	HAL_Delay(25);
 800176c:	2019      	movs	r0, #25
 800176e:	f001 fa0b 	bl	8002b88 <HAL_Delay>

	/* Set pressure configuration */
	txBuf[0] = SPL06_PRS_CFG;
 8001772:	2306      	movs	r3, #6
 8001774:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	txBuf[1] = 0x33;			/* 8 Hz, 8x oversampling */
 8001778:	2333      	movs	r3, #51	; 0x33
 800177a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	6858      	ldr	r0, [r3, #4]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	891b      	ldrh	r3, [r3, #8]
 8001786:	2200      	movs	r2, #0
 8001788:	4619      	mov	r1, r3
 800178a:	f002 f85b 	bl	8003844 <HAL_GPIO_WritePin>
	status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6818      	ldr	r0, [r3, #0]
 8001792:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
 800179a:	2202      	movs	r2, #2
 800179c:	f003 fea4 	bl	80054e8 <HAL_SPI_Transmit>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	bf0c      	ite	eq
 80017a6:	2301      	moveq	r3, #1
 80017a8:	2300      	movne	r3, #0
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017b2:	4413      	add	r3, r2
 80017b4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	6858      	ldr	r0, [r3, #4]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	891b      	ldrh	r3, [r3, #8]
 80017c0:	2201      	movs	r2, #1
 80017c2:	4619      	mov	r1, r3
 80017c4:	f002 f83e 	bl	8003844 <HAL_GPIO_WritePin>

	HAL_Delay(10);
 80017c8:	200a      	movs	r0, #10
 80017ca:	f001 f9dd 	bl	8002b88 <HAL_Delay>

	/* Set temperature configuration */
	txBuf[0] = SPL06_TMP_CFG;
 80017ce:	2307      	movs	r3, #7
 80017d0:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	txBuf[1] = 0xB3; /* 'external' sensor, 8 Hz, 8x oversampling */
 80017d4:	23b3      	movs	r3, #179	; 0xb3
 80017d6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	6858      	ldr	r0, [r3, #4]
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	891b      	ldrh	r3, [r3, #8]
 80017e2:	2200      	movs	r2, #0
 80017e4:	4619      	mov	r1, r3
 80017e6:	f002 f82d 	bl	8003844 <HAL_GPIO_WritePin>
	status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	6818      	ldr	r0, [r3, #0]
 80017ee:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80017f2:	f04f 33ff 	mov.w	r3, #4294967295
 80017f6:	2202      	movs	r2, #2
 80017f8:	f003 fe76 	bl	80054e8 <HAL_SPI_Transmit>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	bf0c      	ite	eq
 8001802:	2301      	moveq	r3, #1
 8001804:	2300      	movne	r3, #0
 8001806:	b2db      	uxtb	r3, r3
 8001808:	b2da      	uxtb	r2, r3
 800180a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800180e:	4413      	add	r3, r2
 8001810:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6858      	ldr	r0, [r3, #4]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	891b      	ldrh	r3, [r3, #8]
 800181c:	2201      	movs	r2, #1
 800181e:	4619      	mov	r1, r3
 8001820:	f002 f810 	bl	8003844 <HAL_GPIO_WritePin>

	HAL_Delay(10);
 8001824:	200a      	movs	r0, #10
 8001826:	f001 f9af 	bl	8002b88 <HAL_Delay>

	/* Set measurement configuration */
	txBuf[0] = SPL06_MEAS_CFG ;
 800182a:	2308      	movs	r3, #8
 800182c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	txBuf[1] = 0xFF; /* Continuous pressure and temperature measurement */
 8001830:	23ff      	movs	r3, #255	; 0xff
 8001832:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	6858      	ldr	r0, [r3, #4]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	891b      	ldrh	r3, [r3, #8]
 800183e:	2200      	movs	r2, #0
 8001840:	4619      	mov	r1, r3
 8001842:	f001 ffff 	bl	8003844 <HAL_GPIO_WritePin>
	status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	6818      	ldr	r0, [r3, #0]
 800184a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800184e:	f04f 33ff 	mov.w	r3, #4294967295
 8001852:	2202      	movs	r2, #2
 8001854:	f003 fe48 	bl	80054e8 <HAL_SPI_Transmit>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	bf0c      	ite	eq
 800185e:	2301      	moveq	r3, #1
 8001860:	2300      	movne	r3, #0
 8001862:	b2db      	uxtb	r3, r3
 8001864:	b2da      	uxtb	r2, r3
 8001866:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800186a:	4413      	add	r3, r2
 800186c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6858      	ldr	r0, [r3, #4]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	891b      	ldrh	r3, [r3, #8]
 8001878:	2201      	movs	r2, #1
 800187a:	4619      	mov	r1, r3
 800187c:	f001 ffe2 	bl	8003844 <HAL_GPIO_WritePin>

	return status;
 8001880:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f

}
 8001884:	4618      	mov	r0, r3
 8001886:	3740      	adds	r7, #64	; 0x40
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <SPL06_ReadDMA>:
/*
 *
 * TEMPERATURE AND PRESSURE READ (DMA)
 *
 */
uint8_t SPL06_ReadDMA(SPL06 *bar) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]

	uint8_t txBuf[7];
	txBuf[0] = 0x00 | 0x80;
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	723b      	strb	r3, [r7, #8]

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6858      	ldr	r0, [r3, #4]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	891b      	ldrh	r3, [r3, #8]
 80018a0:	2200      	movs	r2, #0
 80018a2:	4619      	mov	r1, r3
 80018a4:	f001 ffce 	bl	8003844 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(bar->spiHandle, txBuf, (uint8_t *) bar->dmaRxBuf, 7) == HAL_OK) {
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6818      	ldr	r0, [r3, #0]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f103 020a 	add.w	r2, r3, #10
 80018b2:	f107 0108 	add.w	r1, r7, #8
 80018b6:	2307      	movs	r3, #7
 80018b8:	f004 f8ec 	bl	8005a94 <HAL_SPI_TransmitReceive_DMA>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d104      	bne.n	80018cc <SPL06_ReadDMA+0x40>

		bar->reading = 1;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2201      	movs	r2, #1
 80018c6:	745a      	strb	r2, [r3, #17]
		return 1;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e000      	b.n	80018ce <SPL06_ReadDMA+0x42>

	} else {

		return 0;
 80018cc:	2300      	movs	r3, #0

	}

}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <SPL06_ReadDMA_Complete>:

void SPL06_ReadDMA_Complete(SPL06 *bar) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6858      	ldr	r0, [r3, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	891b      	ldrh	r3, [r3, #8]
 80018e8:	2201      	movs	r2, #1
 80018ea:	4619      	mov	r1, r3
 80018ec:	f001 ffaa 	bl	8003844 <HAL_GPIO_WritePin>
	bar->reading = 0;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	745a      	strb	r2, [r3, #17]

	/* Convert raw to uncalibrated pressure and temperature */
	int32_t pres = ((uint32_t) bar->dmaRxBuf[1] << 16) | ((uint32_t) bar->dmaRxBuf[2] << 8) | ((uint32_t) bar->dmaRxBuf[3]);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	7adb      	ldrb	r3, [r3, #11]
 80018fa:	041a      	lsls	r2, r3, #16
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	7b1b      	ldrb	r3, [r3, #12]
 8001900:	021b      	lsls	r3, r3, #8
 8001902:	4313      	orrs	r3, r2
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	7b52      	ldrb	r2, [r2, #13]
 8001908:	4313      	orrs	r3, r2
 800190a:	617b      	str	r3, [r7, #20]
			pres = (pres & 1 << 23) ? (0xFF000000 | pres) : pres;
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <SPL06_ReadDMA_Complete+0x46>
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800191c:	e000      	b.n	8001920 <SPL06_ReadDMA_Complete+0x48>
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	617b      	str	r3, [r7, #20]

	int32_t temp = ((uint32_t) bar->dmaRxBuf[4] << 16) | ((uint32_t) bar->dmaRxBuf[5] << 8) | ((uint32_t) bar->dmaRxBuf[6]);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	7b9b      	ldrb	r3, [r3, #14]
 8001926:	041a      	lsls	r2, r3, #16
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	7bdb      	ldrb	r3, [r3, #15]
 800192c:	021b      	lsls	r3, r3, #8
 800192e:	4313      	orrs	r3, r2
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	7c12      	ldrb	r2, [r2, #16]
 8001934:	4313      	orrs	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
			temp = (temp & 1 << 23) ? (0xFF000000 | temp) : temp;
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d003      	beq.n	800194a <SPL06_ReadDMA_Complete+0x72>
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001948:	e000      	b.n	800194c <SPL06_ReadDMA_Complete+0x74>
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	613b      	str	r3, [r7, #16]

	/* Apply calibration */
	float tempRaw 	   = (float) temp / 7864320.0f;
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	ee07 3a90 	vmov	s15, r3
 8001954:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001958:	eddf 6a42 	vldr	s13, [pc, #264]	; 8001a64 <SPL06_ReadDMA_Complete+0x18c>
 800195c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001960:	edc7 7a03 	vstr	s15, [r7, #12]
	bar->temperature_C = 0.5f * bar->c0 + bar->c1 * tempRaw;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800196a:	ee07 3a90 	vmov	s15, r3
 800196e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001972:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001976:	ee27 7a87 	vmul.f32	s14, s15, s14
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001980:	ee07 3a90 	vmov	s15, r3
 8001984:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001988:	edd7 7a03 	vldr	s15, [r7, #12]
 800198c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001990:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

	float presRaw    = (float) pres / 7864320.0f;
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	ee07 3a90 	vmov	s15, r3
 80019a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a4:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8001a64 <SPL06_ReadDMA_Complete+0x18c>
 80019a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019ac:	edc7 7a02 	vstr	s15, [r7, #8]
	bar->pressure_Pa = bar->c00 + presRaw * (bar->c10 + presRaw * (bar->c20 + bar->c30 * presRaw))
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	ee07 3a90 	vmov	s15, r3
 80019b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	69db      	ldr	r3, [r3, #28]
 80019c0:	ee07 3a90 	vmov	s15, r3
 80019c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80019ce:	ee07 3a90 	vmov	s15, r3
 80019d2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80019dc:	ee07 3a90 	vmov	s15, r3
 80019e0:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80019e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80019e8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019ec:	ee36 6a27 	vadd.f32	s12, s12, s15
 80019f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80019f4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019f8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80019fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a04:	ee37 7a27 	vadd.f32	s14, s14, s15
				    + tempRaw * (bar->c01 + presRaw * (bar->c11 + bar->c21 * presRaw));
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a0e:	ee07 3a90 	vmov	s15, r3
 8001a12:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001a1c:	ee07 3a90 	vmov	s15, r3
 8001a20:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001a2a:	ee07 3a90 	vmov	s15, r3
 8001a2e:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8001a32:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a36:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a3a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a3e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a42:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a46:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a52:	ee77 7a27 	vadd.f32	s15, s14, s15
	bar->pressure_Pa = bar->c00 + presRaw * (bar->c10 + presRaw * (bar->c20 + bar->c30 * presRaw))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

}
 8001a5c:	bf00      	nop
 8001a5e:	3718      	adds	r7, #24
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	4af00000 	.word	0x4af00000

08001a68 <FIRFilter_Init>:
#include "FIRFilter.h"

static float FIR_IMPULSE_RESPONSE[FIR_FILTER_LENGTH] = {0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f};


void FIRFilter_Init(FIRFilter *fir) {
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]

	/* Clear filter buffer */
	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++) {
 8001a70:	2300      	movs	r3, #0
 8001a72:	73fb      	strb	r3, [r7, #15]
 8001a74:	e009      	b.n	8001a8a <FIRFilter_Init+0x22>

		fir->buf[n] = 0.0f;
 8001a76:	7bfb      	ldrb	r3, [r7, #15]
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	4413      	add	r3, r2
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++) {
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
 8001a86:	3301      	adds	r3, #1
 8001a88:	73fb      	strb	r3, [r7, #15]
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	2b09      	cmp	r3, #9
 8001a8e:	d9f2      	bls.n	8001a76 <FIRFilter_Init+0xe>

	}

	/* Reset buffer index */
	fir->bufIndex = 0;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	/* Clear filter output */
	fir->out = 0.0f;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f04f 0200 	mov.w	r2, #0
 8001a9e:	62da      	str	r2, [r3, #44]	; 0x2c

}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <FIRFilter_Update>:

float FIRFilter_Update(FIRFilter *fir, float inp) {
 8001aac:	b480      	push	{r7}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	ed87 0a00 	vstr	s0, [r7]

	/* Store latest sample in buffer */
	fir->buf[fir->bufIndex] = inp;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	4413      	add	r3, r2
 8001ac4:	683a      	ldr	r2, [r7, #0]
 8001ac6:	601a      	str	r2, [r3, #0]

	/* Increment buffer index and wrap around if necessary */
	fir->bufIndex++;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001ace:	3301      	adds	r3, #1
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	if (fir->bufIndex == FIR_FILTER_LENGTH) {
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001ade:	2b0a      	cmp	r3, #10
 8001ae0:	d103      	bne.n	8001aea <FIRFilter_Update+0x3e>

		fir->bufIndex = 0;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	}

	/* Compute new output sample (via convolution) */
	fir->out = 0.0f;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	62da      	str	r2, [r3, #44]	; 0x2c

	uint8_t sumIndex = fir->bufIndex;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001af8:	73fb      	strb	r3, [r7, #15]

	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++) {
 8001afa:	2300      	movs	r3, #0
 8001afc:	73bb      	strb	r3, [r7, #14]
 8001afe:	e021      	b.n	8001b44 <FIRFilter_Update+0x98>

		/* Decrement index and wrap if necessary */
		if (sumIndex > 0) {
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d003      	beq.n	8001b0e <FIRFilter_Update+0x62>

			sumIndex--;
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	73fb      	strb	r3, [r7, #15]
 8001b0c:	e001      	b.n	8001b12 <FIRFilter_Update+0x66>

		} else {

			sumIndex = FIR_FILTER_LENGTH - 1;
 8001b0e:	2309      	movs	r3, #9
 8001b10:	73fb      	strb	r3, [r7, #15]

		}

		/* Multiply impulse response with shifted input sample and add to output */
		fir->out += FIR_IMPULSE_RESPONSE[n] * fir->buf[sumIndex];
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8001b18:	7bbb      	ldrb	r3, [r7, #14]
 8001b1a:	4a11      	ldr	r2, [pc, #68]	; (8001b60 <FIRFilter_Update+0xb4>)
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	4413      	add	r3, r2
 8001b20:	edd3 6a00 	vldr	s13, [r3]
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	edd3 7a00 	vldr	s15, [r3]
 8001b30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++) {
 8001b3e:	7bbb      	ldrb	r3, [r7, #14]
 8001b40:	3301      	adds	r3, #1
 8001b42:	73bb      	strb	r3, [r7, #14]
 8001b44:	7bbb      	ldrb	r3, [r7, #14]
 8001b46:	2b09      	cmp	r3, #9
 8001b48:	d9da      	bls.n	8001b00 <FIRFilter_Update+0x54>

	}

	/* Return filtered output */
	return fir->out;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4e:	ee07 3a90 	vmov	s15, r3

}
 8001b52:	eeb0 0a67 	vmov.f32	s0, s15
 8001b56:	3714      	adds	r7, #20
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	20000000 	.word	0x20000000

08001b64 <RCFilter_Init>:
#include "RCFilter.h"

void RCFilter_Init(RCFilter *filt, float cutoffFreqHz, float sampleTimeS) {
 8001b64:	b480      	push	{r7}
 8001b66:	b087      	sub	sp, #28
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b70:	edc7 0a01 	vstr	s1, [r7, #4]

	/* Compute equivalent 'RC' constant from cut-off frequency */
	float RC = 1.0f / (6.28318530718f * cutoffFreqHz);
 8001b74:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b78:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001bdc <RCFilter_Init+0x78>
 8001b7c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b80:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001b84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b88:	edc7 7a05 	vstr	s15, [r7, #20]

	/* Pre-compute filter coefficients for first-order low-pass filter */
	filt->coeff[0] = sampleTimeS / (sampleTimeS + RC);
 8001b8c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b90:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b98:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	edc3 7a00 	vstr	s15, [r3]
	filt->coeff[1] = RC / (sampleTimeS + RC);
 8001ba6:	ed97 7a01 	vldr	s14, [r7, #4]
 8001baa:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bb2:	edd7 6a05 	vldr	s13, [r7, #20]
 8001bb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	edc3 7a01 	vstr	s15, [r3, #4]

	/* Clear output buffer */
	filt->out[0] = 0.0f;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f04f 0200 	mov.w	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
	filt->out[1] = 0.0f;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f04f 0200 	mov.w	r2, #0
 8001bce:	60da      	str	r2, [r3, #12]

}
 8001bd0:	bf00      	nop
 8001bd2:	371c      	adds	r7, #28
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	40c90fdb 	.word	0x40c90fdb

08001be0 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]

	if (hspi->Instance == SPI1) {
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a14      	ldr	r2, [pc, #80]	; (8001c40 <HAL_SPI_TxRxCpltCallback+0x60>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d10e      	bne.n	8001c10 <HAL_SPI_TxRxCpltCallback+0x30>

		if (imu.readingAcc) {
 8001bf2:	4b14      	ldr	r3, [pc, #80]	; (8001c44 <HAL_SPI_TxRxCpltCallback+0x64>)
 8001bf4:	7c1b      	ldrb	r3, [r3, #16]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d002      	beq.n	8001c00 <HAL_SPI_TxRxCpltCallback+0x20>

			BMI088_ReadAccelerometerDMA_Complete(&imu);
 8001bfa:	4812      	ldr	r0, [pc, #72]	; (8001c44 <HAL_SPI_TxRxCpltCallback+0x64>)
 8001bfc:	f7ff fb86 	bl	800130c <BMI088_ReadAccelerometerDMA_Complete>
		//	RCFilter_Update(&lpfAcc[1], imu.acc_mps2[1]);
		//	RCFilter_Update(&lpfAcc[2], imu.acc_mps2[2]);

		}

		if (imu.readingGyr) {
 8001c00:	4b10      	ldr	r3, [pc, #64]	; (8001c44 <HAL_SPI_TxRxCpltCallback+0x64>)
 8001c02:	7c5b      	ldrb	r3, [r3, #17]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d017      	beq.n	8001c38 <HAL_SPI_TxRxCpltCallback+0x58>

			BMI088_ReadGyroscopeDMA_Complete(&imu);
 8001c08:	480e      	ldr	r0, [pc, #56]	; (8001c44 <HAL_SPI_TxRxCpltCallback+0x64>)
 8001c0a:	f7ff fc0f 	bl	800142c <BMI088_ReadGyroscopeDMA_Complete>

		}

	}

}
 8001c0e:	e013      	b.n	8001c38 <HAL_SPI_TxRxCpltCallback+0x58>
	} else if (hspi->Instance == SPI3) {
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a0c      	ldr	r2, [pc, #48]	; (8001c48 <HAL_SPI_TxRxCpltCallback+0x68>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d10e      	bne.n	8001c38 <HAL_SPI_TxRxCpltCallback+0x58>
		if (bar.reading) {
 8001c1a:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <HAL_SPI_TxRxCpltCallback+0x6c>)
 8001c1c:	7c5b      	ldrb	r3, [r3, #17]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d00a      	beq.n	8001c38 <HAL_SPI_TxRxCpltCallback+0x58>
			SPL06_ReadDMA_Complete(&bar);
 8001c22:	480a      	ldr	r0, [pc, #40]	; (8001c4c <HAL_SPI_TxRxCpltCallback+0x6c>)
 8001c24:	f7ff fe58 	bl	80018d8 <SPL06_ReadDMA_Complete>
			FIRFilter_Update(&barFilterMovingAverage, bar.pressure_Pa);
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <HAL_SPI_TxRxCpltCallback+0x6c>)
 8001c2a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c32:	4807      	ldr	r0, [pc, #28]	; (8001c50 <HAL_SPI_TxRxCpltCallback+0x70>)
 8001c34:	f7ff ff3a 	bl	8001aac <FIRFilter_Update>
}
 8001c38:	bf00      	nop
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40013000 	.word	0x40013000
 8001c44:	200003ec 	.word	0x200003ec
 8001c48:	40003c00 	.word	0x40003c00
 8001c4c:	20000684 	.word	0x20000684
 8001c50:	2000043c 	.word	0x2000043c

08001c54 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == INT_ACC_Pin) {
 8001c5e:	88fb      	ldrh	r3, [r7, #6]
 8001c60:	2b04      	cmp	r3, #4
 8001c62:	d103      	bne.n	8001c6c <HAL_GPIO_EXTI_Callback+0x18>

		BMI088_ReadAccelerometerDMA(&imu);
 8001c64:	4806      	ldr	r0, [pc, #24]	; (8001c80 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001c66:	f7ff fb25 	bl	80012b4 <BMI088_ReadAccelerometerDMA>

		BMI088_ReadGyroscopeDMA(&imu);

	}

}
 8001c6a:	e005      	b.n	8001c78 <HAL_GPIO_EXTI_Callback+0x24>
	} else if (GPIO_Pin == INT_GYR_Pin) {
 8001c6c:	88fb      	ldrh	r3, [r7, #6]
 8001c6e:	2b08      	cmp	r3, #8
 8001c70:	d102      	bne.n	8001c78 <HAL_GPIO_EXTI_Callback+0x24>
		BMI088_ReadGyroscopeDMA(&imu);
 8001c72:	4803      	ldr	r0, [pc, #12]	; (8001c80 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001c74:	f7ff fbae 	bl	80013d4 <BMI088_ReadGyroscopeDMA>
}
 8001c78:	bf00      	nop
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	200003ec 	.word	0x200003ec

08001c84 <LED_RGB_Init>:

void LED_RGB_Init() {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0

	/* Start RGB LED PWM timers */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4806      	ldr	r0, [pc, #24]	; (8001ca4 <LED_RGB_Init+0x20>)
 8001c8c:	f004 fb98 	bl	80063c0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001c90:	2104      	movs	r1, #4
 8001c92:	4804      	ldr	r0, [pc, #16]	; (8001ca4 <LED_RGB_Init+0x20>)
 8001c94:	f004 fb94 	bl	80063c0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001c98:	2100      	movs	r1, #0
 8001c9a:	4803      	ldr	r0, [pc, #12]	; (8001ca8 <LED_RGB_Init+0x24>)
 8001c9c:	f004 fb90 	bl	80063c0 <HAL_TIM_PWM_Start>

}
 8001ca0:	bf00      	nop
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	2000046c 	.word	0x2000046c
 8001ca8:	200003ac 	.word	0x200003ac

08001cac <LED_RGB_SetIntensity>:

void LED_RGB_SetIntensity(uint8_t red, uint8_t green, uint8_t blue) {
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	71fb      	strb	r3, [r7, #7]
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	71bb      	strb	r3, [r7, #6]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	717b      	strb	r3, [r7, #5]

	htim3.Instance->CCR1 = 100 - red;
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 8001cc4:	4b0a      	ldr	r3, [pc, #40]	; (8001cf0 <LED_RGB_SetIntensity+0x44>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR2 = 100 - green;
 8001cca:	79bb      	ldrb	r3, [r7, #6]
 8001ccc:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 8001cd0:	4b07      	ldr	r3, [pc, #28]	; (8001cf0 <LED_RGB_SetIntensity+0x44>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	639a      	str	r2, [r3, #56]	; 0x38
	htim4.Instance->CCR1 = 100 - blue;
 8001cd6:	797b      	ldrb	r3, [r7, #5]
 8001cd8:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 8001cdc:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <LED_RGB_SetIntensity+0x48>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	635a      	str	r2, [r3, #52]	; 0x34

}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	2000046c 	.word	0x2000046c
 8001cf4:	200003ac 	.word	0x200003ac

08001cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cfc:	b0b8      	sub	sp, #224	; 0xe0
 8001cfe:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d00:	f000 fed0 	bl	8002aa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d04:	f000 f928 	bl	8001f58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d08:	f000 fb3a 	bl	8002380 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d0c:	f000 faf2 	bl	80022f4 <MX_DMA_Init>
  MX_SPI1_Init();
 8001d10:	f000 f98c 	bl	800202c <MX_SPI1_Init>
  MX_SPI3_Init();
 8001d14:	f000 f9c0 	bl	8002098 <MX_SPI3_Init>
  MX_TIM3_Init();
 8001d18:	f000 f9f4 	bl	8002104 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001d1c:	f000 fa74 	bl	8002208 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8001d20:	f007 ffc8 	bl	8009cb4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  /* Initialise RGB LED */
  LED_RGB_Init();
 8001d24:	f7ff ffae 	bl	8001c84 <LED_RGB_Init>
  LED_RGB_SetIntensity(0, 0, 0);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	f7ff ffbd 	bl	8001cac <LED_RGB_SetIntensity>

  /* Initialise inertial measurement unit */
  BMI088_Init(&imu, &hspi1, GPIOA, SPI1_NCS_ACC_Pin, GPIOC, SPI1_NCS_GYR_Pin);
 8001d32:	2310      	movs	r3, #16
 8001d34:	9301      	str	r3, [sp, #4]
 8001d36:	4b7b      	ldr	r3, [pc, #492]	; (8001f24 <main+0x22c>)
 8001d38:	9300      	str	r3, [sp, #0]
 8001d3a:	2310      	movs	r3, #16
 8001d3c:	4a7a      	ldr	r2, [pc, #488]	; (8001f28 <main+0x230>)
 8001d3e:	497b      	ldr	r1, [pc, #492]	; (8001f2c <main+0x234>)
 8001d40:	487b      	ldr	r0, [pc, #492]	; (8001f30 <main+0x238>)
 8001d42:	f7ff f8b1 	bl	8000ea8 <BMI088_Init>

  /* Initialise barometric pressure sensor */
  SPL06_Init(&bar, &hspi3, GPIOA, SPI3_NCS_Pin);
 8001d46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d4a:	4a77      	ldr	r2, [pc, #476]	; (8001f28 <main+0x230>)
 8001d4c:	4979      	ldr	r1, [pc, #484]	; (8001f34 <main+0x23c>)
 8001d4e:	487a      	ldr	r0, [pc, #488]	; (8001f38 <main+0x240>)
 8001d50:	f7ff fbd0 	bl	80014f4 <SPL06_Init>

  /* Initialise moving average filter for barometer */
  FIRFilter_Init(&barFilterMovingAverage);
 8001d54:	4879      	ldr	r0, [pc, #484]	; (8001f3c <main+0x244>)
 8001d56:	f7ff fe87 	bl	8001a68 <FIRFilter_Init>

  /* Initialise low-pass filters */
  for (uint8_t n = 0; n < 3; n++) {
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 8001d60:	e01c      	b.n	8001d9c <main+0xa4>

	  RCFilter_Init(&lpfAcc[n], 5.0f, 0.01f);
 8001d62:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001d66:	011b      	lsls	r3, r3, #4
 8001d68:	4a75      	ldr	r2, [pc, #468]	; (8001f40 <main+0x248>)
 8001d6a:	4413      	add	r3, r2
 8001d6c:	eddf 0a75 	vldr	s1, [pc, #468]	; 8001f44 <main+0x24c>
 8001d70:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff fef5 	bl	8001b64 <RCFilter_Init>

	  RCFilter_Init(&lpfGyr[n], 25.0f, 0.01f);
 8001d7a:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001d7e:	011b      	lsls	r3, r3, #4
 8001d80:	4a71      	ldr	r2, [pc, #452]	; (8001f48 <main+0x250>)
 8001d82:	4413      	add	r3, r2
 8001d84:	eddf 0a6f 	vldr	s1, [pc, #444]	; 8001f44 <main+0x24c>
 8001d88:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff fee9 	bl	8001b64 <RCFilter_Init>
  for (uint8_t n = 0; n < 3; n++) {
 8001d92:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001d96:	3301      	adds	r3, #1
 8001d98:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 8001d9c:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d9de      	bls.n	8001d62 <main+0x6a>

  }

  /* Timers */
  uint32_t timerBAR = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  uint32_t timerUSB = 0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t timerLED	= 0;
 8001db0:	2300      	movs	r3, #0
 8001db2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t timerATT = 0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* LED colour state */
  uint8_t ledState = 0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  /* Roll and pitch estimates */
  rollEstimate_rad  = 0.0f;
 8001dc2:	4b62      	ldr	r3, [pc, #392]	; (8001f4c <main+0x254>)
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
  pitchEstimate_rad = 0.0f;
 8001dca:	4b61      	ldr	r3, [pc, #388]	; (8001f50 <main+0x258>)
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
  char logBuf[128];
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  float rollAcc_rad  = 0.0f;
 8001dd2:	f04f 0300 	mov.w	r3, #0
 8001dd6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  float pitchAcc_rad = 0.0f;
 8001dda:	f04f 0300 	mov.w	r3, #0
 8001dde:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  float rollGyr_rad = 0.0f;
 8001de2:	f04f 0300 	mov.w	r3, #0
 8001de6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  float pitchGyr_rad = 0.0f;
 8001dea:	f04f 0300 	mov.w	r3, #0
 8001dee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  while (1)
  {
    /* USER CODE END WHILE */

	  /* Log data via USB */
	  if ((HAL_GetTick() - timerUSB) >= SAMPLE_TIME_MS_USB) {
 8001df2:	f000 febd 	bl	8002b70 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b13      	cmp	r3, #19
 8001e00:	d94d      	bls.n	8001e9e <main+0x1a6>
		  /* Print via USB */
		 // sprintf(logBuf, "%.1f,%.1f,%.1f,%.1f,%.1f,%.1f\r\n", rollEstimate_rad * RAD_TO_DEG, pitchEstimate_rad * RAD_TO_DEG,
		//		  	  	  	  	  	  	 	 	 	 rollAcc_rad * RAD_TO_DEG, pitchAcc_rad * RAD_TO_DEG,
		//											 rollGyr_rad * RAD_TO_DEG, pitchGyr_rad * RAD_TO_DEG);

		  sprintf(logBuf, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f\r\n", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8001e02:	4b4b      	ldr	r3, [pc, #300]	; (8001f30 <main+0x238>)
 8001e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fb9e 	bl	8000548 <__aeabi_f2d>
 8001e0c:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001e10:	4b47      	ldr	r3, [pc, #284]	; (8001f30 <main+0x238>)
 8001e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7fe fb97 	bl	8000548 <__aeabi_f2d>
 8001e1a:	4604      	mov	r4, r0
 8001e1c:	460d      	mov	r5, r1
 8001e1e:	4b44      	ldr	r3, [pc, #272]	; (8001f30 <main+0x238>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe fb90 	bl	8000548 <__aeabi_f2d>
 8001e28:	4680      	mov	r8, r0
 8001e2a:	4689      	mov	r9, r1
				  	  	  	  	  	  	  	  	  	  	  	   imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2]);
 8001e2c:	4b40      	ldr	r3, [pc, #256]	; (8001f30 <main+0x238>)
 8001e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
		  sprintf(logBuf, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f\r\n", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe fb89 	bl	8000548 <__aeabi_f2d>
 8001e36:	4682      	mov	sl, r0
 8001e38:	468b      	mov	fp, r1
				  	  	  	  	  	  	  	  	  	  	  	   imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2]);
 8001e3a:	4b3d      	ldr	r3, [pc, #244]	; (8001f30 <main+0x238>)
 8001e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
		  sprintf(logBuf, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f\r\n", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7fe fb82 	bl	8000548 <__aeabi_f2d>
 8001e44:	e9c7 0100 	strd	r0, r1, [r7]
				  	  	  	  	  	  	  	  	  	  	  	   imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2]);
 8001e48:	4b39      	ldr	r3, [pc, #228]	; (8001f30 <main+0x238>)
 8001e4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
		  sprintf(logBuf, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f\r\n", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7fe fb7b 	bl	8000548 <__aeabi_f2d>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	f107 0010 	add.w	r0, r7, #16
 8001e5a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001e5e:	ed97 7b00 	vldr	d7, [r7]
 8001e62:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001e66:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001e6a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001e6e:	e9cd 4500 	strd	r4, r5, [sp]
 8001e72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e76:	4937      	ldr	r1, [pc, #220]	; (8001f54 <main+0x25c>)
 8001e78:	f009 f986 	bl	800b188 <siprintf>

		  CDC_Transmit_FS((uint8_t *) logBuf, strlen(logBuf));
 8001e7c:	f107 0310 	add.w	r3, r7, #16
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe f9a5 	bl	80001d0 <strlen>
 8001e86:	4603      	mov	r3, r0
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	f107 0310 	add.w	r3, r7, #16
 8001e8e:	4611      	mov	r1, r2
 8001e90:	4618      	mov	r0, r3
 8001e92:	f007 ffe1 	bl	8009e58 <CDC_Transmit_FS>

		  timerUSB = HAL_GetTick();
 8001e96:	f000 fe6b 	bl	8002b70 <HAL_GetTick>
 8001e9a:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac

	  }

	  /* Read pressure sensor */
	  if ((HAL_GetTick() - timerBAR) >= SAMPLE_TIME_MS_BAR) {
 8001e9e:	f000 fe67 	bl	8002b70 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b7c      	cmp	r3, #124	; 0x7c
 8001eac:	d906      	bls.n	8001ebc <main+0x1c4>

		  SPL06_ReadDMA(&bar);
 8001eae:	4822      	ldr	r0, [pc, #136]	; (8001f38 <main+0x240>)
 8001eb0:	f7ff fcec 	bl	800188c <SPL06_ReadDMA>

		  timerBAR = HAL_GetTick();
 8001eb4:	f000 fe5c 	bl	8002b70 <HAL_GetTick>
 8001eb8:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0

	  }

	  /* Toggle LED */
	  if ((HAL_GetTick() - timerLED) >= SAMPLE_TIME_MS_LED) {
 8001ebc:	f000 fe58 	bl	8002b70 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2bf9      	cmp	r3, #249	; 0xf9
 8001eca:	d992      	bls.n	8001df2 <main+0xfa>

		  switch(ledState) {
 8001ecc:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d009      	beq.n	8001ee8 <main+0x1f0>
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d00d      	beq.n	8001ef4 <main+0x1fc>
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d111      	bne.n	8001f00 <main+0x208>

			  case 0:
				  LED_RGB_SetIntensity(100, 0, 0);
 8001edc:	2200      	movs	r2, #0
 8001ede:	2100      	movs	r1, #0
 8001ee0:	2064      	movs	r0, #100	; 0x64
 8001ee2:	f7ff fee3 	bl	8001cac <LED_RGB_SetIntensity>
				  break;
 8001ee6:	e00b      	b.n	8001f00 <main+0x208>

			  case 1:
				  LED_RGB_SetIntensity(0, 75, 0);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	214b      	movs	r1, #75	; 0x4b
 8001eec:	2000      	movs	r0, #0
 8001eee:	f7ff fedd 	bl	8001cac <LED_RGB_SetIntensity>
				  break;
 8001ef2:	e005      	b.n	8001f00 <main+0x208>

			  case 2:
				  LED_RGB_SetIntensity(0, 0, 100);
 8001ef4:	2264      	movs	r2, #100	; 0x64
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	2000      	movs	r0, #0
 8001efa:	f7ff fed7 	bl	8001cac <LED_RGB_SetIntensity>
				  break;
 8001efe:	bf00      	nop

		  }

		  ledState++;
 8001f00:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001f04:	3301      	adds	r3, #1
 8001f06:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

		  if (ledState > 2) {
 8001f0a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d902      	bls.n	8001f18 <main+0x220>

			  ledState = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

		  }

		  timerLED = HAL_GetTick();
 8001f18:	f000 fe2a 	bl	8002b70 <HAL_GetTick>
 8001f1c:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
	  if ((HAL_GetTick() - timerUSB) >= SAMPLE_TIME_MS_USB) {
 8001f20:	e767      	b.n	8001df2 <main+0xfa>
 8001f22:	bf00      	nop
 8001f24:	40020800 	.word	0x40020800
 8001f28:	40020000 	.word	0x40020000
 8001f2c:	200005c8 	.word	0x200005c8
 8001f30:	200003ec 	.word	0x200003ec
 8001f34:	200004ac 	.word	0x200004ac
 8001f38:	20000684 	.word	0x20000684
 8001f3c:	2000043c 	.word	0x2000043c
 8001f40:	20000598 	.word	0x20000598
 8001f44:	3c23d70a 	.word	0x3c23d70a
 8001f48:	20000564 	.word	0x20000564
 8001f4c:	20000680 	.word	0x20000680
 8001f50:	20000594 	.word	0x20000594
 8001f54:	0800c7e0 	.word	0x0800c7e0

08001f58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b094      	sub	sp, #80	; 0x50
 8001f5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f5e:	f107 0320 	add.w	r3, r7, #32
 8001f62:	2230      	movs	r2, #48	; 0x30
 8001f64:	2100      	movs	r1, #0
 8001f66:	4618      	mov	r0, r3
 8001f68:	f008 fbf2 	bl	800a750 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f6c:	f107 030c 	add.w	r3, r7, #12
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
 8001f76:	609a      	str	r2, [r3, #8]
 8001f78:	60da      	str	r2, [r3, #12]
 8001f7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	4b28      	ldr	r3, [pc, #160]	; (8002024 <SystemClock_Config+0xcc>)
 8001f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f84:	4a27      	ldr	r2, [pc, #156]	; (8002024 <SystemClock_Config+0xcc>)
 8001f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f8a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f8c:	4b25      	ldr	r3, [pc, #148]	; (8002024 <SystemClock_Config+0xcc>)
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f98:	2300      	movs	r3, #0
 8001f9a:	607b      	str	r3, [r7, #4]
 8001f9c:	4b22      	ldr	r3, [pc, #136]	; (8002028 <SystemClock_Config+0xd0>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a21      	ldr	r2, [pc, #132]	; (8002028 <SystemClock_Config+0xd0>)
 8001fa2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <SystemClock_Config+0xd0>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fb0:	607b      	str	r3, [r7, #4]
 8001fb2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fc2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001fc8:	2308      	movs	r3, #8
 8001fca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001fcc:	23a8      	movs	r3, #168	; 0xa8
 8001fce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001fd4:	2307      	movs	r3, #7
 8001fd6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fd8:	f107 0320 	add.w	r3, r7, #32
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f002 fde7 	bl	8004bb0 <HAL_RCC_OscConfig>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fe8:	f000 fa5e 	bl	80024a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fec:	230f      	movs	r3, #15
 8001fee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ff8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ffc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ffe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002002:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002004:	f107 030c 	add.w	r3, r7, #12
 8002008:	2105      	movs	r1, #5
 800200a:	4618      	mov	r0, r3
 800200c:	f003 f840 	bl	8005090 <HAL_RCC_ClockConfig>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002016:	f000 fa47 	bl	80024a8 <Error_Handler>
  }
}
 800201a:	bf00      	nop
 800201c:	3750      	adds	r7, #80	; 0x50
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40023800 	.word	0x40023800
 8002028:	40007000 	.word	0x40007000

0800202c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002030:	4b17      	ldr	r3, [pc, #92]	; (8002090 <MX_SPI1_Init+0x64>)
 8002032:	4a18      	ldr	r2, [pc, #96]	; (8002094 <MX_SPI1_Init+0x68>)
 8002034:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002036:	4b16      	ldr	r3, [pc, #88]	; (8002090 <MX_SPI1_Init+0x64>)
 8002038:	f44f 7282 	mov.w	r2, #260	; 0x104
 800203c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800203e:	4b14      	ldr	r3, [pc, #80]	; (8002090 <MX_SPI1_Init+0x64>)
 8002040:	2200      	movs	r2, #0
 8002042:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002044:	4b12      	ldr	r3, [pc, #72]	; (8002090 <MX_SPI1_Init+0x64>)
 8002046:	2200      	movs	r2, #0
 8002048:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800204a:	4b11      	ldr	r3, [pc, #68]	; (8002090 <MX_SPI1_Init+0x64>)
 800204c:	2200      	movs	r2, #0
 800204e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002050:	4b0f      	ldr	r3, [pc, #60]	; (8002090 <MX_SPI1_Init+0x64>)
 8002052:	2200      	movs	r2, #0
 8002054:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002056:	4b0e      	ldr	r3, [pc, #56]	; (8002090 <MX_SPI1_Init+0x64>)
 8002058:	f44f 7200 	mov.w	r2, #512	; 0x200
 800205c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800205e:	4b0c      	ldr	r3, [pc, #48]	; (8002090 <MX_SPI1_Init+0x64>)
 8002060:	2218      	movs	r2, #24
 8002062:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002064:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <MX_SPI1_Init+0x64>)
 8002066:	2200      	movs	r2, #0
 8002068:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800206a:	4b09      	ldr	r3, [pc, #36]	; (8002090 <MX_SPI1_Init+0x64>)
 800206c:	2200      	movs	r2, #0
 800206e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002070:	4b07      	ldr	r3, [pc, #28]	; (8002090 <MX_SPI1_Init+0x64>)
 8002072:	2200      	movs	r2, #0
 8002074:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002076:	4b06      	ldr	r3, [pc, #24]	; (8002090 <MX_SPI1_Init+0x64>)
 8002078:	220a      	movs	r2, #10
 800207a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800207c:	4804      	ldr	r0, [pc, #16]	; (8002090 <MX_SPI1_Init+0x64>)
 800207e:	f003 f9cf 	bl	8005420 <HAL_SPI_Init>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002088:	f000 fa0e 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800208c:	bf00      	nop
 800208e:	bd80      	pop	{r7, pc}
 8002090:	200005c8 	.word	0x200005c8
 8002094:	40013000 	.word	0x40013000

08002098 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800209c:	4b17      	ldr	r3, [pc, #92]	; (80020fc <MX_SPI3_Init+0x64>)
 800209e:	4a18      	ldr	r2, [pc, #96]	; (8002100 <MX_SPI3_Init+0x68>)
 80020a0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80020a2:	4b16      	ldr	r3, [pc, #88]	; (80020fc <MX_SPI3_Init+0x64>)
 80020a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020a8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80020aa:	4b14      	ldr	r3, [pc, #80]	; (80020fc <MX_SPI3_Init+0x64>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80020b0:	4b12      	ldr	r3, [pc, #72]	; (80020fc <MX_SPI3_Init+0x64>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020b6:	4b11      	ldr	r3, [pc, #68]	; (80020fc <MX_SPI3_Init+0x64>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020bc:	4b0f      	ldr	r3, [pc, #60]	; (80020fc <MX_SPI3_Init+0x64>)
 80020be:	2200      	movs	r2, #0
 80020c0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80020c2:	4b0e      	ldr	r3, [pc, #56]	; (80020fc <MX_SPI3_Init+0x64>)
 80020c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020c8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80020ca:	4b0c      	ldr	r3, [pc, #48]	; (80020fc <MX_SPI3_Init+0x64>)
 80020cc:	2210      	movs	r2, #16
 80020ce:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020d0:	4b0a      	ldr	r3, [pc, #40]	; (80020fc <MX_SPI3_Init+0x64>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80020d6:	4b09      	ldr	r3, [pc, #36]	; (80020fc <MX_SPI3_Init+0x64>)
 80020d8:	2200      	movs	r2, #0
 80020da:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020dc:	4b07      	ldr	r3, [pc, #28]	; (80020fc <MX_SPI3_Init+0x64>)
 80020de:	2200      	movs	r2, #0
 80020e0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80020e2:	4b06      	ldr	r3, [pc, #24]	; (80020fc <MX_SPI3_Init+0x64>)
 80020e4:	220a      	movs	r2, #10
 80020e6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80020e8:	4804      	ldr	r0, [pc, #16]	; (80020fc <MX_SPI3_Init+0x64>)
 80020ea:	f003 f999 	bl	8005420 <HAL_SPI_Init>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80020f4:	f000 f9d8 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80020f8:	bf00      	nop
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	200004ac 	.word	0x200004ac
 8002100:	40003c00 	.word	0x40003c00

08002104 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b08e      	sub	sp, #56	; 0x38
 8002108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800210a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800210e:	2200      	movs	r2, #0
 8002110:	601a      	str	r2, [r3, #0]
 8002112:	605a      	str	r2, [r3, #4]
 8002114:	609a      	str	r2, [r3, #8]
 8002116:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002118:	f107 0320 	add.w	r3, r7, #32
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002122:	1d3b      	adds	r3, r7, #4
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	611a      	str	r2, [r3, #16]
 8002130:	615a      	str	r2, [r3, #20]
 8002132:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002134:	4b32      	ldr	r3, [pc, #200]	; (8002200 <MX_TIM3_Init+0xfc>)
 8002136:	4a33      	ldr	r2, [pc, #204]	; (8002204 <MX_TIM3_Init+0x100>)
 8002138:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 800213a:	4b31      	ldr	r3, [pc, #196]	; (8002200 <MX_TIM3_Init+0xfc>)
 800213c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002140:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002142:	4b2f      	ldr	r3, [pc, #188]	; (8002200 <MX_TIM3_Init+0xfc>)
 8002144:	2200      	movs	r2, #0
 8002146:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002148:	4b2d      	ldr	r3, [pc, #180]	; (8002200 <MX_TIM3_Init+0xfc>)
 800214a:	2263      	movs	r2, #99	; 0x63
 800214c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800214e:	4b2c      	ldr	r3, [pc, #176]	; (8002200 <MX_TIM3_Init+0xfc>)
 8002150:	2200      	movs	r2, #0
 8002152:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002154:	4b2a      	ldr	r3, [pc, #168]	; (8002200 <MX_TIM3_Init+0xfc>)
 8002156:	2200      	movs	r2, #0
 8002158:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800215a:	4829      	ldr	r0, [pc, #164]	; (8002200 <MX_TIM3_Init+0xfc>)
 800215c:	f004 f8d0 	bl	8006300 <HAL_TIM_Base_Init>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002166:	f000 f99f 	bl	80024a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800216a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800216e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002170:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002174:	4619      	mov	r1, r3
 8002176:	4822      	ldr	r0, [pc, #136]	; (8002200 <MX_TIM3_Init+0xfc>)
 8002178:	f004 fa26 	bl	80065c8 <HAL_TIM_ConfigClockSource>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002182:	f000 f991 	bl	80024a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002186:	481e      	ldr	r0, [pc, #120]	; (8002200 <MX_TIM3_Init+0xfc>)
 8002188:	f004 f8e5 	bl	8006356 <HAL_TIM_PWM_Init>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002192:	f000 f989 	bl	80024a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002196:	2300      	movs	r3, #0
 8002198:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800219a:	2300      	movs	r3, #0
 800219c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800219e:	f107 0320 	add.w	r3, r7, #32
 80021a2:	4619      	mov	r1, r3
 80021a4:	4816      	ldr	r0, [pc, #88]	; (8002200 <MX_TIM3_Init+0xfc>)
 80021a6:	f004 fdd7 	bl	8006d58 <HAL_TIMEx_MasterConfigSynchronization>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80021b0:	f000 f97a 	bl	80024a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021b4:	2360      	movs	r3, #96	; 0x60
 80021b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021c0:	2300      	movs	r3, #0
 80021c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021c4:	1d3b      	adds	r3, r7, #4
 80021c6:	2200      	movs	r2, #0
 80021c8:	4619      	mov	r1, r3
 80021ca:	480d      	ldr	r0, [pc, #52]	; (8002200 <MX_TIM3_Init+0xfc>)
 80021cc:	f004 f936 	bl	800643c <HAL_TIM_PWM_ConfigChannel>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80021d6:	f000 f967 	bl	80024a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021da:	1d3b      	adds	r3, r7, #4
 80021dc:	2204      	movs	r2, #4
 80021de:	4619      	mov	r1, r3
 80021e0:	4807      	ldr	r0, [pc, #28]	; (8002200 <MX_TIM3_Init+0xfc>)
 80021e2:	f004 f92b 	bl	800643c <HAL_TIM_PWM_ConfigChannel>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80021ec:	f000 f95c 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80021f0:	4803      	ldr	r0, [pc, #12]	; (8002200 <MX_TIM3_Init+0xfc>)
 80021f2:	f000 fb13 	bl	800281c <HAL_TIM_MspPostInit>

}
 80021f6:	bf00      	nop
 80021f8:	3738      	adds	r7, #56	; 0x38
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	2000046c 	.word	0x2000046c
 8002204:	40000400 	.word	0x40000400

08002208 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08e      	sub	sp, #56	; 0x38
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800220e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002212:	2200      	movs	r2, #0
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	605a      	str	r2, [r3, #4]
 8002218:	609a      	str	r2, [r3, #8]
 800221a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800221c:	f107 0320 	add.w	r3, r7, #32
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002226:	1d3b      	adds	r3, r7, #4
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	611a      	str	r2, [r3, #16]
 8002234:	615a      	str	r2, [r3, #20]
 8002236:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002238:	4b2c      	ldr	r3, [pc, #176]	; (80022ec <MX_TIM4_Init+0xe4>)
 800223a:	4a2d      	ldr	r2, [pc, #180]	; (80022f0 <MX_TIM4_Init+0xe8>)
 800223c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8400-1;
 800223e:	4b2b      	ldr	r3, [pc, #172]	; (80022ec <MX_TIM4_Init+0xe4>)
 8002240:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002244:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002246:	4b29      	ldr	r3, [pc, #164]	; (80022ec <MX_TIM4_Init+0xe4>)
 8002248:	2200      	movs	r2, #0
 800224a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 800224c:	4b27      	ldr	r3, [pc, #156]	; (80022ec <MX_TIM4_Init+0xe4>)
 800224e:	2263      	movs	r2, #99	; 0x63
 8002250:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002252:	4b26      	ldr	r3, [pc, #152]	; (80022ec <MX_TIM4_Init+0xe4>)
 8002254:	2200      	movs	r2, #0
 8002256:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002258:	4b24      	ldr	r3, [pc, #144]	; (80022ec <MX_TIM4_Init+0xe4>)
 800225a:	2200      	movs	r2, #0
 800225c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800225e:	4823      	ldr	r0, [pc, #140]	; (80022ec <MX_TIM4_Init+0xe4>)
 8002260:	f004 f84e 	bl	8006300 <HAL_TIM_Base_Init>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800226a:	f000 f91d 	bl	80024a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800226e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002272:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002274:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002278:	4619      	mov	r1, r3
 800227a:	481c      	ldr	r0, [pc, #112]	; (80022ec <MX_TIM4_Init+0xe4>)
 800227c:	f004 f9a4 	bl	80065c8 <HAL_TIM_ConfigClockSource>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002286:	f000 f90f 	bl	80024a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800228a:	4818      	ldr	r0, [pc, #96]	; (80022ec <MX_TIM4_Init+0xe4>)
 800228c:	f004 f863 	bl	8006356 <HAL_TIM_PWM_Init>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002296:	f000 f907 	bl	80024a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800229a:	2300      	movs	r3, #0
 800229c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800229e:	2300      	movs	r3, #0
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022a2:	f107 0320 	add.w	r3, r7, #32
 80022a6:	4619      	mov	r1, r3
 80022a8:	4810      	ldr	r0, [pc, #64]	; (80022ec <MX_TIM4_Init+0xe4>)
 80022aa:	f004 fd55 	bl	8006d58 <HAL_TIMEx_MasterConfigSynchronization>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80022b4:	f000 f8f8 	bl	80024a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022b8:	2360      	movs	r3, #96	; 0x60
 80022ba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022c4:	2300      	movs	r3, #0
 80022c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022c8:	1d3b      	adds	r3, r7, #4
 80022ca:	2200      	movs	r2, #0
 80022cc:	4619      	mov	r1, r3
 80022ce:	4807      	ldr	r0, [pc, #28]	; (80022ec <MX_TIM4_Init+0xe4>)
 80022d0:	f004 f8b4 	bl	800643c <HAL_TIM_PWM_ConfigChannel>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80022da:	f000 f8e5 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80022de:	4803      	ldr	r0, [pc, #12]	; (80022ec <MX_TIM4_Init+0xe4>)
 80022e0:	f000 fa9c 	bl	800281c <HAL_TIM_MspPostInit>

}
 80022e4:	bf00      	nop
 80022e6:	3738      	adds	r7, #56	; 0x38
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	200003ac 	.word	0x200003ac
 80022f0:	40000800 	.word	0x40000800

080022f4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	607b      	str	r3, [r7, #4]
 80022fe:	4b1f      	ldr	r3, [pc, #124]	; (800237c <MX_DMA_Init+0x88>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002302:	4a1e      	ldr	r2, [pc, #120]	; (800237c <MX_DMA_Init+0x88>)
 8002304:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002308:	6313      	str	r3, [r2, #48]	; 0x30
 800230a:	4b1c      	ldr	r3, [pc, #112]	; (800237c <MX_DMA_Init+0x88>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002312:	607b      	str	r3, [r7, #4]
 8002314:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	603b      	str	r3, [r7, #0]
 800231a:	4b18      	ldr	r3, [pc, #96]	; (800237c <MX_DMA_Init+0x88>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	4a17      	ldr	r2, [pc, #92]	; (800237c <MX_DMA_Init+0x88>)
 8002320:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002324:	6313      	str	r3, [r2, #48]	; 0x30
 8002326:	4b15      	ldr	r3, [pc, #84]	; (800237c <MX_DMA_Init+0x88>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800232e:	603b      	str	r3, [r7, #0]
 8002330:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002332:	2200      	movs	r2, #0
 8002334:	2100      	movs	r1, #0
 8002336:	200b      	movs	r0, #11
 8002338:	f000 fd23 	bl	8002d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800233c:	200b      	movs	r0, #11
 800233e:	f000 fd3c 	bl	8002dba <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002342:	2200      	movs	r2, #0
 8002344:	2100      	movs	r1, #0
 8002346:	2010      	movs	r0, #16
 8002348:	f000 fd1b 	bl	8002d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800234c:	2010      	movs	r0, #16
 800234e:	f000 fd34 	bl	8002dba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002352:	2200      	movs	r2, #0
 8002354:	2100      	movs	r1, #0
 8002356:	2038      	movs	r0, #56	; 0x38
 8002358:	f000 fd13 	bl	8002d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800235c:	2038      	movs	r0, #56	; 0x38
 800235e:	f000 fd2c 	bl	8002dba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002362:	2200      	movs	r2, #0
 8002364:	2100      	movs	r1, #0
 8002366:	203b      	movs	r0, #59	; 0x3b
 8002368:	f000 fd0b 	bl	8002d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800236c:	203b      	movs	r0, #59	; 0x3b
 800236e:	f000 fd24 	bl	8002dba <HAL_NVIC_EnableIRQ>

}
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40023800 	.word	0x40023800

08002380 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08a      	sub	sp, #40	; 0x28
 8002384:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002386:	f107 0314 	add.w	r3, r7, #20
 800238a:	2200      	movs	r2, #0
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	605a      	str	r2, [r3, #4]
 8002390:	609a      	str	r2, [r3, #8]
 8002392:	60da      	str	r2, [r3, #12]
 8002394:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	4b3f      	ldr	r3, [pc, #252]	; (8002498 <MX_GPIO_Init+0x118>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	4a3e      	ldr	r2, [pc, #248]	; (8002498 <MX_GPIO_Init+0x118>)
 80023a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023a4:	6313      	str	r3, [r2, #48]	; 0x30
 80023a6:	4b3c      	ldr	r3, [pc, #240]	; (8002498 <MX_GPIO_Init+0x118>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023ae:	613b      	str	r3, [r7, #16]
 80023b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	4b38      	ldr	r3, [pc, #224]	; (8002498 <MX_GPIO_Init+0x118>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	4a37      	ldr	r2, [pc, #220]	; (8002498 <MX_GPIO_Init+0x118>)
 80023bc:	f043 0304 	orr.w	r3, r3, #4
 80023c0:	6313      	str	r3, [r2, #48]	; 0x30
 80023c2:	4b35      	ldr	r3, [pc, #212]	; (8002498 <MX_GPIO_Init+0x118>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	f003 0304 	and.w	r3, r3, #4
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60bb      	str	r3, [r7, #8]
 80023d2:	4b31      	ldr	r3, [pc, #196]	; (8002498 <MX_GPIO_Init+0x118>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4a30      	ldr	r2, [pc, #192]	; (8002498 <MX_GPIO_Init+0x118>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
 80023de:	4b2e      	ldr	r3, [pc, #184]	; (8002498 <MX_GPIO_Init+0x118>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	607b      	str	r3, [r7, #4]
 80023ee:	4b2a      	ldr	r3, [pc, #168]	; (8002498 <MX_GPIO_Init+0x118>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	4a29      	ldr	r2, [pc, #164]	; (8002498 <MX_GPIO_Init+0x118>)
 80023f4:	f043 0302 	orr.w	r3, r3, #2
 80023f8:	6313      	str	r3, [r2, #48]	; 0x30
 80023fa:	4b27      	ldr	r3, [pc, #156]	; (8002498 <MX_GPIO_Init+0x118>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	607b      	str	r3, [r7, #4]
 8002404:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_NCS_ACC_Pin|SPI3_NCS_Pin, GPIO_PIN_RESET);
 8002406:	2200      	movs	r2, #0
 8002408:	f248 0110 	movw	r1, #32784	; 0x8010
 800240c:	4823      	ldr	r0, [pc, #140]	; (800249c <MX_GPIO_Init+0x11c>)
 800240e:	f001 fa19 	bl	8003844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_NCS_GYR_Pin|FLASH_NHOLD_Pin|FLASH_NWP_Pin, GPIO_PIN_RESET);
 8002412:	2200      	movs	r2, #0
 8002414:	21d0      	movs	r1, #208	; 0xd0
 8002416:	4822      	ldr	r0, [pc, #136]	; (80024a0 <MX_GPIO_Init+0x120>)
 8002418:	f001 fa14 	bl	8003844 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INT_ACC_Pin INT_GYR_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin|INT_GYR_Pin;
 800241c:	230c      	movs	r3, #12
 800241e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002420:	4b20      	ldr	r3, [pc, #128]	; (80024a4 <MX_GPIO_Init+0x124>)
 8002422:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	2300      	movs	r3, #0
 8002426:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002428:	f107 0314 	add.w	r3, r7, #20
 800242c:	4619      	mov	r1, r3
 800242e:	481c      	ldr	r0, [pc, #112]	; (80024a0 <MX_GPIO_Init+0x120>)
 8002430:	f001 f86e 	bl	8003510 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_NCS_ACC_Pin SPI3_NCS_Pin */
  GPIO_InitStruct.Pin = SPI1_NCS_ACC_Pin|SPI3_NCS_Pin;
 8002434:	f248 0310 	movw	r3, #32784	; 0x8010
 8002438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800243a:	2301      	movs	r3, #1
 800243c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243e:	2300      	movs	r3, #0
 8002440:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002442:	2300      	movs	r3, #0
 8002444:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002446:	f107 0314 	add.w	r3, r7, #20
 800244a:	4619      	mov	r1, r3
 800244c:	4813      	ldr	r0, [pc, #76]	; (800249c <MX_GPIO_Init+0x11c>)
 800244e:	f001 f85f 	bl	8003510 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_NCS_GYR_Pin FLASH_NHOLD_Pin FLASH_NWP_Pin */
  GPIO_InitStruct.Pin = SPI1_NCS_GYR_Pin|FLASH_NHOLD_Pin|FLASH_NWP_Pin;
 8002452:	23d0      	movs	r3, #208	; 0xd0
 8002454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002456:	2301      	movs	r3, #1
 8002458:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245a:	2300      	movs	r3, #0
 800245c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245e:	2300      	movs	r3, #0
 8002460:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002462:	f107 0314 	add.w	r3, r7, #20
 8002466:	4619      	mov	r1, r3
 8002468:	480d      	ldr	r0, [pc, #52]	; (80024a0 <MX_GPIO_Init+0x120>)
 800246a:	f001 f851 	bl	8003510 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800246e:	2200      	movs	r2, #0
 8002470:	2100      	movs	r1, #0
 8002472:	2008      	movs	r0, #8
 8002474:	f000 fc85 	bl	8002d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002478:	2008      	movs	r0, #8
 800247a:	f000 fc9e 	bl	8002dba <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800247e:	2200      	movs	r2, #0
 8002480:	2100      	movs	r1, #0
 8002482:	2009      	movs	r0, #9
 8002484:	f000 fc7d 	bl	8002d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002488:	2009      	movs	r0, #9
 800248a:	f000 fc96 	bl	8002dba <HAL_NVIC_EnableIRQ>

}
 800248e:	bf00      	nop
 8002490:	3728      	adds	r7, #40	; 0x28
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40023800 	.word	0x40023800
 800249c:	40020000 	.word	0x40020000
 80024a0:	40020800 	.word	0x40020800
 80024a4:	10110000 	.word	0x10110000

080024a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
	...

080024b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024be:	2300      	movs	r3, #0
 80024c0:	607b      	str	r3, [r7, #4]
 80024c2:	4b10      	ldr	r3, [pc, #64]	; (8002504 <HAL_MspInit+0x4c>)
 80024c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c6:	4a0f      	ldr	r2, [pc, #60]	; (8002504 <HAL_MspInit+0x4c>)
 80024c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024cc:	6453      	str	r3, [r2, #68]	; 0x44
 80024ce:	4b0d      	ldr	r3, [pc, #52]	; (8002504 <HAL_MspInit+0x4c>)
 80024d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024d6:	607b      	str	r3, [r7, #4]
 80024d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	603b      	str	r3, [r7, #0]
 80024de:	4b09      	ldr	r3, [pc, #36]	; (8002504 <HAL_MspInit+0x4c>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	4a08      	ldr	r2, [pc, #32]	; (8002504 <HAL_MspInit+0x4c>)
 80024e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e8:	6413      	str	r3, [r2, #64]	; 0x40
 80024ea:	4b06      	ldr	r3, [pc, #24]	; (8002504 <HAL_MspInit+0x4c>)
 80024ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024f2:	603b      	str	r3, [r7, #0]
 80024f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024f6:	bf00      	nop
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40023800 	.word	0x40023800

08002508 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08c      	sub	sp, #48	; 0x30
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002510:	f107 031c 	add.w	r3, r7, #28
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
 8002518:	605a      	str	r2, [r3, #4]
 800251a:	609a      	str	r2, [r3, #8]
 800251c:	60da      	str	r2, [r3, #12]
 800251e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a94      	ldr	r2, [pc, #592]	; (8002778 <HAL_SPI_MspInit+0x270>)
 8002526:	4293      	cmp	r3, r2
 8002528:	f040 8093 	bne.w	8002652 <HAL_SPI_MspInit+0x14a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800252c:	2300      	movs	r3, #0
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	4b92      	ldr	r3, [pc, #584]	; (800277c <HAL_SPI_MspInit+0x274>)
 8002532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002534:	4a91      	ldr	r2, [pc, #580]	; (800277c <HAL_SPI_MspInit+0x274>)
 8002536:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800253a:	6453      	str	r3, [r2, #68]	; 0x44
 800253c:	4b8f      	ldr	r3, [pc, #572]	; (800277c <HAL_SPI_MspInit+0x274>)
 800253e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002540:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002544:	61bb      	str	r3, [r7, #24]
 8002546:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002548:	2300      	movs	r3, #0
 800254a:	617b      	str	r3, [r7, #20]
 800254c:	4b8b      	ldr	r3, [pc, #556]	; (800277c <HAL_SPI_MspInit+0x274>)
 800254e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002550:	4a8a      	ldr	r2, [pc, #552]	; (800277c <HAL_SPI_MspInit+0x274>)
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6313      	str	r3, [r2, #48]	; 0x30
 8002558:	4b88      	ldr	r3, [pc, #544]	; (800277c <HAL_SPI_MspInit+0x274>)
 800255a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	617b      	str	r3, [r7, #20]
 8002562:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002564:	23e0      	movs	r3, #224	; 0xe0
 8002566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002568:	2302      	movs	r3, #2
 800256a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256c:	2300      	movs	r3, #0
 800256e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002570:	2303      	movs	r3, #3
 8002572:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002574:	2305      	movs	r3, #5
 8002576:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002578:	f107 031c 	add.w	r3, r7, #28
 800257c:	4619      	mov	r1, r3
 800257e:	4880      	ldr	r0, [pc, #512]	; (8002780 <HAL_SPI_MspInit+0x278>)
 8002580:	f000 ffc6 	bl	8003510 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002584:	4b7f      	ldr	r3, [pc, #508]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 8002586:	4a80      	ldr	r2, [pc, #512]	; (8002788 <HAL_SPI_MspInit+0x280>)
 8002588:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800258a:	4b7e      	ldr	r3, [pc, #504]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 800258c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002590:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002592:	4b7c      	ldr	r3, [pc, #496]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002598:	4b7a      	ldr	r3, [pc, #488]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 800259a:	2200      	movs	r2, #0
 800259c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800259e:	4b79      	ldr	r3, [pc, #484]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 80025a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025a4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025a6:	4b77      	ldr	r3, [pc, #476]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025ac:	4b75      	ldr	r3, [pc, #468]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80025b2:	4b74      	ldr	r3, [pc, #464]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80025b8:	4b72      	ldr	r3, [pc, #456]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 80025ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025be:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025c0:	4b70      	ldr	r3, [pc, #448]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80025c6:	486f      	ldr	r0, [pc, #444]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 80025c8:	f000 fc12 	bl	8002df0 <HAL_DMA_Init>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 80025d2:	f7ff ff69 	bl	80024a8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a6a      	ldr	r2, [pc, #424]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 80025da:	64da      	str	r2, [r3, #76]	; 0x4c
 80025dc:	4a69      	ldr	r2, [pc, #420]	; (8002784 <HAL_SPI_MspInit+0x27c>)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80025e2:	4b6a      	ldr	r3, [pc, #424]	; (800278c <HAL_SPI_MspInit+0x284>)
 80025e4:	4a6a      	ldr	r2, [pc, #424]	; (8002790 <HAL_SPI_MspInit+0x288>)
 80025e6:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80025e8:	4b68      	ldr	r3, [pc, #416]	; (800278c <HAL_SPI_MspInit+0x284>)
 80025ea:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80025ee:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025f0:	4b66      	ldr	r3, [pc, #408]	; (800278c <HAL_SPI_MspInit+0x284>)
 80025f2:	2240      	movs	r2, #64	; 0x40
 80025f4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025f6:	4b65      	ldr	r3, [pc, #404]	; (800278c <HAL_SPI_MspInit+0x284>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025fc:	4b63      	ldr	r3, [pc, #396]	; (800278c <HAL_SPI_MspInit+0x284>)
 80025fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002602:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002604:	4b61      	ldr	r3, [pc, #388]	; (800278c <HAL_SPI_MspInit+0x284>)
 8002606:	2200      	movs	r2, #0
 8002608:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800260a:	4b60      	ldr	r3, [pc, #384]	; (800278c <HAL_SPI_MspInit+0x284>)
 800260c:	2200      	movs	r2, #0
 800260e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002610:	4b5e      	ldr	r3, [pc, #376]	; (800278c <HAL_SPI_MspInit+0x284>)
 8002612:	2200      	movs	r2, #0
 8002614:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002616:	4b5d      	ldr	r3, [pc, #372]	; (800278c <HAL_SPI_MspInit+0x284>)
 8002618:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800261c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800261e:	4b5b      	ldr	r3, [pc, #364]	; (800278c <HAL_SPI_MspInit+0x284>)
 8002620:	2200      	movs	r2, #0
 8002622:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002624:	4859      	ldr	r0, [pc, #356]	; (800278c <HAL_SPI_MspInit+0x284>)
 8002626:	f000 fbe3 	bl	8002df0 <HAL_DMA_Init>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8002630:	f7ff ff3a 	bl	80024a8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a55      	ldr	r2, [pc, #340]	; (800278c <HAL_SPI_MspInit+0x284>)
 8002638:	649a      	str	r2, [r3, #72]	; 0x48
 800263a:	4a54      	ldr	r2, [pc, #336]	; (800278c <HAL_SPI_MspInit+0x284>)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002640:	2200      	movs	r2, #0
 8002642:	2100      	movs	r1, #0
 8002644:	2023      	movs	r0, #35	; 0x23
 8002646:	f000 fb9c 	bl	8002d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800264a:	2023      	movs	r0, #35	; 0x23
 800264c:	f000 fbb5 	bl	8002dba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002650:	e08e      	b.n	8002770 <HAL_SPI_MspInit+0x268>
  else if(hspi->Instance==SPI3)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a4f      	ldr	r2, [pc, #316]	; (8002794 <HAL_SPI_MspInit+0x28c>)
 8002658:	4293      	cmp	r3, r2
 800265a:	f040 8089 	bne.w	8002770 <HAL_SPI_MspInit+0x268>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	4b46      	ldr	r3, [pc, #280]	; (800277c <HAL_SPI_MspInit+0x274>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	4a45      	ldr	r2, [pc, #276]	; (800277c <HAL_SPI_MspInit+0x274>)
 8002668:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800266c:	6413      	str	r3, [r2, #64]	; 0x40
 800266e:	4b43      	ldr	r3, [pc, #268]	; (800277c <HAL_SPI_MspInit+0x274>)
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002676:	613b      	str	r3, [r7, #16]
 8002678:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	4b3f      	ldr	r3, [pc, #252]	; (800277c <HAL_SPI_MspInit+0x274>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	4a3e      	ldr	r2, [pc, #248]	; (800277c <HAL_SPI_MspInit+0x274>)
 8002684:	f043 0304 	orr.w	r3, r3, #4
 8002688:	6313      	str	r3, [r2, #48]	; 0x30
 800268a:	4b3c      	ldr	r3, [pc, #240]	; (800277c <HAL_SPI_MspInit+0x274>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002696:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800269a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269c:	2302      	movs	r3, #2
 800269e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a4:	2303      	movs	r3, #3
 80026a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026a8:	2306      	movs	r3, #6
 80026aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ac:	f107 031c 	add.w	r3, r7, #28
 80026b0:	4619      	mov	r1, r3
 80026b2:	4839      	ldr	r0, [pc, #228]	; (8002798 <HAL_SPI_MspInit+0x290>)
 80026b4:	f000 ff2c 	bl	8003510 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 80026b8:	4b38      	ldr	r3, [pc, #224]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026ba:	4a39      	ldr	r2, [pc, #228]	; (80027a0 <HAL_SPI_MspInit+0x298>)
 80026bc:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 80026be:	4b37      	ldr	r3, [pc, #220]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026c4:	4b35      	ldr	r3, [pc, #212]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ca:	4b34      	ldr	r3, [pc, #208]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026d0:	4b32      	ldr	r3, [pc, #200]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026d6:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026d8:	4b30      	ldr	r3, [pc, #192]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026da:	2200      	movs	r2, #0
 80026dc:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026de:	4b2f      	ldr	r3, [pc, #188]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 80026e4:	4b2d      	ldr	r3, [pc, #180]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80026ea:	4b2c      	ldr	r3, [pc, #176]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026ec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80026f0:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026f2:	4b2a      	ldr	r3, [pc, #168]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 80026f8:	4828      	ldr	r0, [pc, #160]	; (800279c <HAL_SPI_MspInit+0x294>)
 80026fa:	f000 fb79 	bl	8002df0 <HAL_DMA_Init>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <HAL_SPI_MspInit+0x200>
      Error_Handler();
 8002704:	f7ff fed0 	bl	80024a8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a24      	ldr	r2, [pc, #144]	; (800279c <HAL_SPI_MspInit+0x294>)
 800270c:	64da      	str	r2, [r3, #76]	; 0x4c
 800270e:	4a23      	ldr	r2, [pc, #140]	; (800279c <HAL_SPI_MspInit+0x294>)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8002714:	4b23      	ldr	r3, [pc, #140]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 8002716:	4a24      	ldr	r2, [pc, #144]	; (80027a8 <HAL_SPI_MspInit+0x2a0>)
 8002718:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800271a:	4b22      	ldr	r3, [pc, #136]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 800271c:	2200      	movs	r2, #0
 800271e:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002720:	4b20      	ldr	r3, [pc, #128]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 8002722:	2240      	movs	r2, #64	; 0x40
 8002724:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002726:	4b1f      	ldr	r3, [pc, #124]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 8002728:	2200      	movs	r2, #0
 800272a:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800272c:	4b1d      	ldr	r3, [pc, #116]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 800272e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002732:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002734:	4b1b      	ldr	r3, [pc, #108]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 8002736:	2200      	movs	r2, #0
 8002738:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800273a:	4b1a      	ldr	r3, [pc, #104]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 800273c:	2200      	movs	r2, #0
 800273e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8002740:	4b18      	ldr	r3, [pc, #96]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 8002742:	2200      	movs	r2, #0
 8002744:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002746:	4b17      	ldr	r3, [pc, #92]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 8002748:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800274c:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800274e:	4b15      	ldr	r3, [pc, #84]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 8002750:	2200      	movs	r2, #0
 8002752:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002754:	4813      	ldr	r0, [pc, #76]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 8002756:	f000 fb4b 	bl	8002df0 <HAL_DMA_Init>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <HAL_SPI_MspInit+0x25c>
      Error_Handler();
 8002760:	f7ff fea2 	bl	80024a8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a0f      	ldr	r2, [pc, #60]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 8002768:	649a      	str	r2, [r3, #72]	; 0x48
 800276a:	4a0e      	ldr	r2, [pc, #56]	; (80027a4 <HAL_SPI_MspInit+0x29c>)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002770:	bf00      	nop
 8002772:	3730      	adds	r7, #48	; 0x30
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40013000 	.word	0x40013000
 800277c:	40023800 	.word	0x40023800
 8002780:	40020000 	.word	0x40020000
 8002784:	20000620 	.word	0x20000620
 8002788:	40026410 	.word	0x40026410
 800278c:	200006b8 	.word	0x200006b8
 8002790:	40026458 	.word	0x40026458
 8002794:	40003c00 	.word	0x40003c00
 8002798:	40020800 	.word	0x40020800
 800279c:	20000718 	.word	0x20000718
 80027a0:	40026010 	.word	0x40026010
 80027a4:	20000504 	.word	0x20000504
 80027a8:	40026088 	.word	0x40026088

080027ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a15      	ldr	r2, [pc, #84]	; (8002810 <HAL_TIM_Base_MspInit+0x64>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d10e      	bne.n	80027dc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	4b14      	ldr	r3, [pc, #80]	; (8002814 <HAL_TIM_Base_MspInit+0x68>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c6:	4a13      	ldr	r2, [pc, #76]	; (8002814 <HAL_TIM_Base_MspInit+0x68>)
 80027c8:	f043 0302 	orr.w	r3, r3, #2
 80027cc:	6413      	str	r3, [r2, #64]	; 0x40
 80027ce:	4b11      	ldr	r3, [pc, #68]	; (8002814 <HAL_TIM_Base_MspInit+0x68>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80027da:	e012      	b.n	8002802 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0d      	ldr	r2, [pc, #52]	; (8002818 <HAL_TIM_Base_MspInit+0x6c>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d10d      	bne.n	8002802 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	60bb      	str	r3, [r7, #8]
 80027ea:	4b0a      	ldr	r3, [pc, #40]	; (8002814 <HAL_TIM_Base_MspInit+0x68>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	4a09      	ldr	r2, [pc, #36]	; (8002814 <HAL_TIM_Base_MspInit+0x68>)
 80027f0:	f043 0304 	orr.w	r3, r3, #4
 80027f4:	6413      	str	r3, [r2, #64]	; 0x40
 80027f6:	4b07      	ldr	r3, [pc, #28]	; (8002814 <HAL_TIM_Base_MspInit+0x68>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	60bb      	str	r3, [r7, #8]
 8002800:	68bb      	ldr	r3, [r7, #8]
}
 8002802:	bf00      	nop
 8002804:	3714      	adds	r7, #20
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40000400 	.word	0x40000400
 8002814:	40023800 	.word	0x40023800
 8002818:	40000800 	.word	0x40000800

0800281c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08a      	sub	sp, #40	; 0x28
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002824:	f107 0314 	add.w	r3, r7, #20
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	605a      	str	r2, [r3, #4]
 800282e:	609a      	str	r2, [r3, #8]
 8002830:	60da      	str	r2, [r3, #12]
 8002832:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a24      	ldr	r2, [pc, #144]	; (80028cc <HAL_TIM_MspPostInit+0xb0>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d11e      	bne.n	800287c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800283e:	2300      	movs	r3, #0
 8002840:	613b      	str	r3, [r7, #16]
 8002842:	4b23      	ldr	r3, [pc, #140]	; (80028d0 <HAL_TIM_MspPostInit+0xb4>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002846:	4a22      	ldr	r2, [pc, #136]	; (80028d0 <HAL_TIM_MspPostInit+0xb4>)
 8002848:	f043 0302 	orr.w	r3, r3, #2
 800284c:	6313      	str	r3, [r2, #48]	; 0x30
 800284e:	4b20      	ldr	r3, [pc, #128]	; (80028d0 <HAL_TIM_MspPostInit+0xb4>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	613b      	str	r3, [r7, #16]
 8002858:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 800285a:	2330      	movs	r3, #48	; 0x30
 800285c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285e:	2302      	movs	r3, #2
 8002860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002862:	2300      	movs	r3, #0
 8002864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002866:	2300      	movs	r3, #0
 8002868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800286a:	2302      	movs	r3, #2
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800286e:	f107 0314 	add.w	r3, r7, #20
 8002872:	4619      	mov	r1, r3
 8002874:	4817      	ldr	r0, [pc, #92]	; (80028d4 <HAL_TIM_MspPostInit+0xb8>)
 8002876:	f000 fe4b 	bl	8003510 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800287a:	e022      	b.n	80028c2 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a15      	ldr	r2, [pc, #84]	; (80028d8 <HAL_TIM_MspPostInit+0xbc>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d11d      	bne.n	80028c2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	4b11      	ldr	r3, [pc, #68]	; (80028d0 <HAL_TIM_MspPostInit+0xb4>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	4a10      	ldr	r2, [pc, #64]	; (80028d0 <HAL_TIM_MspPostInit+0xb4>)
 8002890:	f043 0302 	orr.w	r3, r3, #2
 8002894:	6313      	str	r3, [r2, #48]	; 0x30
 8002896:	4b0e      	ldr	r3, [pc, #56]	; (80028d0 <HAL_TIM_MspPostInit+0xb4>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_BLUE_Pin;
 80028a2:	2340      	movs	r3, #64	; 0x40
 80028a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a6:	2302      	movs	r3, #2
 80028a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028aa:	2300      	movs	r3, #0
 80028ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ae:	2300      	movs	r3, #0
 80028b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80028b2:	2302      	movs	r3, #2
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 80028b6:	f107 0314 	add.w	r3, r7, #20
 80028ba:	4619      	mov	r1, r3
 80028bc:	4805      	ldr	r0, [pc, #20]	; (80028d4 <HAL_TIM_MspPostInit+0xb8>)
 80028be:	f000 fe27 	bl	8003510 <HAL_GPIO_Init>
}
 80028c2:	bf00      	nop
 80028c4:	3728      	adds	r7, #40	; 0x28
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	40000400 	.word	0x40000400
 80028d0:	40023800 	.word	0x40023800
 80028d4:	40020400 	.word	0x40020400
 80028d8:	40000800 	.word	0x40000800

080028dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80028e0:	bf00      	nop
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028ea:	b480      	push	{r7}
 80028ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028ee:	e7fe      	b.n	80028ee <HardFault_Handler+0x4>

080028f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028f4:	e7fe      	b.n	80028f4 <MemManage_Handler+0x4>

080028f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028f6:	b480      	push	{r7}
 80028f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028fa:	e7fe      	b.n	80028fa <BusFault_Handler+0x4>

080028fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002900:	e7fe      	b.n	8002900 <UsageFault_Handler+0x4>

08002902 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002902:	b480      	push	{r7}
 8002904:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002906:	bf00      	nop
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800291e:	b480      	push	{r7}
 8002920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002922:	bf00      	nop
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002930:	f000 f90a 	bl	8002b48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002934:	bf00      	nop
 8002936:	bd80      	pop	{r7, pc}

08002938 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800293c:	2004      	movs	r0, #4
 800293e:	f000 ff9b 	bl	8003878 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002942:	bf00      	nop
 8002944:	bd80      	pop	{r7, pc}

08002946 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800294a:	2008      	movs	r0, #8
 800294c:	f000 ff94 	bl	8003878 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002950:	bf00      	nop
 8002952:	bd80      	pop	{r7, pc}

08002954 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8002958:	4802      	ldr	r0, [pc, #8]	; (8002964 <DMA1_Stream0_IRQHandler+0x10>)
 800295a:	f000 fb71 	bl	8003040 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20000718 	.word	0x20000718

08002968 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800296c:	4802      	ldr	r0, [pc, #8]	; (8002978 <DMA1_Stream5_IRQHandler+0x10>)
 800296e:	f000 fb67 	bl	8003040 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	20000504 	.word	0x20000504

0800297c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002980:	4802      	ldr	r0, [pc, #8]	; (800298c <SPI1_IRQHandler+0x10>)
 8002982:	f003 f989 	bl	8005c98 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	200005c8 	.word	0x200005c8

08002990 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002994:	4802      	ldr	r0, [pc, #8]	; (80029a0 <DMA2_Stream0_IRQHandler+0x10>)
 8002996:	f000 fb53 	bl	8003040 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000620 	.word	0x20000620

080029a4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80029a8:	4802      	ldr	r0, [pc, #8]	; (80029b4 <DMA2_Stream3_IRQHandler+0x10>)
 80029aa:	f000 fb49 	bl	8003040 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80029ae:	bf00      	nop
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	200006b8 	.word	0x200006b8

080029b8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80029bc:	4802      	ldr	r0, [pc, #8]	; (80029c8 <OTG_FS_IRQHandler+0x10>)
 80029be:	f001 f8c3 	bl	8003b48 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20001c4c 	.word	0x20001c4c

080029cc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80029d4:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <_sbrk+0x50>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d102      	bne.n	80029e2 <_sbrk+0x16>
		heap_end = &end;
 80029dc:	4b0f      	ldr	r3, [pc, #60]	; (8002a1c <_sbrk+0x50>)
 80029de:	4a10      	ldr	r2, [pc, #64]	; (8002a20 <_sbrk+0x54>)
 80029e0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80029e2:	4b0e      	ldr	r3, [pc, #56]	; (8002a1c <_sbrk+0x50>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80029e8:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <_sbrk+0x50>)
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4413      	add	r3, r2
 80029f0:	466a      	mov	r2, sp
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d907      	bls.n	8002a06 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80029f6:	f007 fe71 	bl	800a6dc <__errno>
 80029fa:	4602      	mov	r2, r0
 80029fc:	230c      	movs	r3, #12
 80029fe:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002a00:	f04f 33ff 	mov.w	r3, #4294967295
 8002a04:	e006      	b.n	8002a14 <_sbrk+0x48>
	}

	heap_end += incr;
 8002a06:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <_sbrk+0x50>)
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	4a03      	ldr	r2, [pc, #12]	; (8002a1c <_sbrk+0x50>)
 8002a10:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002a12:	68fb      	ldr	r3, [r7, #12]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	2000039c 	.word	0x2000039c
 8002a20:	20002058 	.word	0x20002058

08002a24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a28:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <SystemInit+0x28>)
 8002a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a2e:	4a07      	ldr	r2, [pc, #28]	; (8002a4c <SystemInit+0x28>)
 8002a30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002a38:	4b04      	ldr	r3, [pc, #16]	; (8002a4c <SystemInit+0x28>)
 8002a3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a3e:	609a      	str	r2, [r3, #8]
#endif
}
 8002a40:	bf00      	nop
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002a54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002a56:	e003      	b.n	8002a60 <LoopCopyDataInit>

08002a58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002a58:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002a5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002a5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002a5e:	3104      	adds	r1, #4

08002a60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002a60:	480b      	ldr	r0, [pc, #44]	; (8002a90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002a62:	4b0c      	ldr	r3, [pc, #48]	; (8002a94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002a64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002a66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002a68:	d3f6      	bcc.n	8002a58 <CopyDataInit>
  ldr  r2, =_sbss
 8002a6a:	4a0b      	ldr	r2, [pc, #44]	; (8002a98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002a6c:	e002      	b.n	8002a74 <LoopFillZerobss>

08002a6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002a6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002a70:	f842 3b04 	str.w	r3, [r2], #4

08002a74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002a74:	4b09      	ldr	r3, [pc, #36]	; (8002a9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002a76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002a78:	d3f9      	bcc.n	8002a6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a7a:	f7ff ffd3 	bl	8002a24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a7e:	f007 fe33 	bl	800a6e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a82:	f7ff f939 	bl	8001cf8 <main>
  bx  lr    
 8002a86:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a88:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002a8c:	0800cad0 	.word	0x0800cad0
  ldr  r0, =_sdata
 8002a90:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002a94:	20000380 	.word	0x20000380
  ldr  r2, =_sbss
 8002a98:	20000380 	.word	0x20000380
  ldr  r3, = _ebss
 8002a9c:	20002058 	.word	0x20002058

08002aa0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002aa0:	e7fe      	b.n	8002aa0 <ADC_IRQHandler>
	...

08002aa4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002aa8:	4b0e      	ldr	r3, [pc, #56]	; (8002ae4 <HAL_Init+0x40>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a0d      	ldr	r2, [pc, #52]	; (8002ae4 <HAL_Init+0x40>)
 8002aae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ab2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ab4:	4b0b      	ldr	r3, [pc, #44]	; (8002ae4 <HAL_Init+0x40>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a0a      	ldr	r2, [pc, #40]	; (8002ae4 <HAL_Init+0x40>)
 8002aba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002abe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ac0:	4b08      	ldr	r3, [pc, #32]	; (8002ae4 <HAL_Init+0x40>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a07      	ldr	r2, [pc, #28]	; (8002ae4 <HAL_Init+0x40>)
 8002ac6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002acc:	2003      	movs	r0, #3
 8002ace:	f000 f94d 	bl	8002d6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	f000 f808 	bl	8002ae8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ad8:	f7ff fcee 	bl	80024b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40023c00 	.word	0x40023c00

08002ae8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002af0:	4b12      	ldr	r3, [pc, #72]	; (8002b3c <HAL_InitTick+0x54>)
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	4b12      	ldr	r3, [pc, #72]	; (8002b40 <HAL_InitTick+0x58>)
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	4619      	mov	r1, r3
 8002afa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002afe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b06:	4618      	mov	r0, r3
 8002b08:	f000 f965 	bl	8002dd6 <HAL_SYSTICK_Config>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e00e      	b.n	8002b34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b0f      	cmp	r3, #15
 8002b1a:	d80a      	bhi.n	8002b32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	6879      	ldr	r1, [r7, #4]
 8002b20:	f04f 30ff 	mov.w	r0, #4294967295
 8002b24:	f000 f92d 	bl	8002d82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b28:	4a06      	ldr	r2, [pc, #24]	; (8002b44 <HAL_InitTick+0x5c>)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	e000      	b.n	8002b34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	20000028 	.word	0x20000028
 8002b40:	20000030 	.word	0x20000030
 8002b44:	2000002c 	.word	0x2000002c

08002b48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b4c:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <HAL_IncTick+0x20>)
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	461a      	mov	r2, r3
 8002b52:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <HAL_IncTick+0x24>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4413      	add	r3, r2
 8002b58:	4a04      	ldr	r2, [pc, #16]	; (8002b6c <HAL_IncTick+0x24>)
 8002b5a:	6013      	str	r3, [r2, #0]
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	20000030 	.word	0x20000030
 8002b6c:	20000778 	.word	0x20000778

08002b70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  return uwTick;
 8002b74:	4b03      	ldr	r3, [pc, #12]	; (8002b84 <HAL_GetTick+0x14>)
 8002b76:	681b      	ldr	r3, [r3, #0]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	20000778 	.word	0x20000778

08002b88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b90:	f7ff ffee 	bl	8002b70 <HAL_GetTick>
 8002b94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba0:	d005      	beq.n	8002bae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ba2:	4b09      	ldr	r3, [pc, #36]	; (8002bc8 <HAL_Delay+0x40>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4413      	add	r3, r2
 8002bac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bae:	bf00      	nop
 8002bb0:	f7ff ffde 	bl	8002b70 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d8f7      	bhi.n	8002bb0 <HAL_Delay+0x28>
  {
  }
}
 8002bc0:	bf00      	nop
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	20000030 	.word	0x20000030

08002bcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f003 0307 	and.w	r3, r3, #7
 8002bda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bdc:	4b0c      	ldr	r3, [pc, #48]	; (8002c10 <__NVIC_SetPriorityGrouping+0x44>)
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002be2:	68ba      	ldr	r2, [r7, #8]
 8002be4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002be8:	4013      	ands	r3, r2
 8002bea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bf4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bfe:	4a04      	ldr	r2, [pc, #16]	; (8002c10 <__NVIC_SetPriorityGrouping+0x44>)
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	60d3      	str	r3, [r2, #12]
}
 8002c04:	bf00      	nop
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	e000ed00 	.word	0xe000ed00

08002c14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c18:	4b04      	ldr	r3, [pc, #16]	; (8002c2c <__NVIC_GetPriorityGrouping+0x18>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	0a1b      	lsrs	r3, r3, #8
 8002c1e:	f003 0307 	and.w	r3, r3, #7
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	e000ed00 	.word	0xe000ed00

08002c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	db0b      	blt.n	8002c5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	f003 021f 	and.w	r2, r3, #31
 8002c48:	4907      	ldr	r1, [pc, #28]	; (8002c68 <__NVIC_EnableIRQ+0x38>)
 8002c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4e:	095b      	lsrs	r3, r3, #5
 8002c50:	2001      	movs	r0, #1
 8002c52:	fa00 f202 	lsl.w	r2, r0, r2
 8002c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c5a:	bf00      	nop
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	e000e100 	.word	0xe000e100

08002c6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	4603      	mov	r3, r0
 8002c74:	6039      	str	r1, [r7, #0]
 8002c76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	db0a      	blt.n	8002c96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	b2da      	uxtb	r2, r3
 8002c84:	490c      	ldr	r1, [pc, #48]	; (8002cb8 <__NVIC_SetPriority+0x4c>)
 8002c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8a:	0112      	lsls	r2, r2, #4
 8002c8c:	b2d2      	uxtb	r2, r2
 8002c8e:	440b      	add	r3, r1
 8002c90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c94:	e00a      	b.n	8002cac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	4908      	ldr	r1, [pc, #32]	; (8002cbc <__NVIC_SetPriority+0x50>)
 8002c9c:	79fb      	ldrb	r3, [r7, #7]
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	3b04      	subs	r3, #4
 8002ca4:	0112      	lsls	r2, r2, #4
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	440b      	add	r3, r1
 8002caa:	761a      	strb	r2, [r3, #24]
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	e000e100 	.word	0xe000e100
 8002cbc:	e000ed00 	.word	0xe000ed00

08002cc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b089      	sub	sp, #36	; 0x24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f003 0307 	and.w	r3, r3, #7
 8002cd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	f1c3 0307 	rsb	r3, r3, #7
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	bf28      	it	cs
 8002cde:	2304      	movcs	r3, #4
 8002ce0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	3304      	adds	r3, #4
 8002ce6:	2b06      	cmp	r3, #6
 8002ce8:	d902      	bls.n	8002cf0 <NVIC_EncodePriority+0x30>
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	3b03      	subs	r3, #3
 8002cee:	e000      	b.n	8002cf2 <NVIC_EncodePriority+0x32>
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfe:	43da      	mvns	r2, r3
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	401a      	ands	r2, r3
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d08:	f04f 31ff 	mov.w	r1, #4294967295
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d12:	43d9      	mvns	r1, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d18:	4313      	orrs	r3, r2
         );
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3724      	adds	r7, #36	; 0x24
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
	...

08002d28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3b01      	subs	r3, #1
 8002d34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d38:	d301      	bcc.n	8002d3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e00f      	b.n	8002d5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d3e:	4a0a      	ldr	r2, [pc, #40]	; (8002d68 <SysTick_Config+0x40>)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d46:	210f      	movs	r1, #15
 8002d48:	f04f 30ff 	mov.w	r0, #4294967295
 8002d4c:	f7ff ff8e 	bl	8002c6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d50:	4b05      	ldr	r3, [pc, #20]	; (8002d68 <SysTick_Config+0x40>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d56:	4b04      	ldr	r3, [pc, #16]	; (8002d68 <SysTick_Config+0x40>)
 8002d58:	2207      	movs	r2, #7
 8002d5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	e000e010 	.word	0xe000e010

08002d6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f7ff ff29 	bl	8002bcc <__NVIC_SetPriorityGrouping>
}
 8002d7a:	bf00      	nop
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b086      	sub	sp, #24
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	4603      	mov	r3, r0
 8002d8a:	60b9      	str	r1, [r7, #8]
 8002d8c:	607a      	str	r2, [r7, #4]
 8002d8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d90:	2300      	movs	r3, #0
 8002d92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d94:	f7ff ff3e 	bl	8002c14 <__NVIC_GetPriorityGrouping>
 8002d98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	68b9      	ldr	r1, [r7, #8]
 8002d9e:	6978      	ldr	r0, [r7, #20]
 8002da0:	f7ff ff8e 	bl	8002cc0 <NVIC_EncodePriority>
 8002da4:	4602      	mov	r2, r0
 8002da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002daa:	4611      	mov	r1, r2
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7ff ff5d 	bl	8002c6c <__NVIC_SetPriority>
}
 8002db2:	bf00      	nop
 8002db4:	3718      	adds	r7, #24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b082      	sub	sp, #8
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7ff ff31 	bl	8002c30 <__NVIC_EnableIRQ>
}
 8002dce:	bf00      	nop
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b082      	sub	sp, #8
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7ff ffa2 	bl	8002d28 <SysTick_Config>
 8002de4:	4603      	mov	r3, r0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
	...

08002df0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002dfc:	f7ff feb8 	bl	8002b70 <HAL_GetTick>
 8002e00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e099      	b.n	8002f40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2202      	movs	r2, #2
 8002e18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f022 0201 	bic.w	r2, r2, #1
 8002e2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e2c:	e00f      	b.n	8002e4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e2e:	f7ff fe9f 	bl	8002b70 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b05      	cmp	r3, #5
 8002e3a:	d908      	bls.n	8002e4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2203      	movs	r2, #3
 8002e46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e078      	b.n	8002f40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d1e8      	bne.n	8002e2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e64:	697a      	ldr	r2, [r7, #20]
 8002e66:	4b38      	ldr	r3, [pc, #224]	; (8002f48 <HAL_DMA_Init+0x158>)
 8002e68:	4013      	ands	r3, r2
 8002e6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e9a:	697a      	ldr	r2, [r7, #20]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea4:	2b04      	cmp	r3, #4
 8002ea6:	d107      	bne.n	8002eb8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	697a      	ldr	r2, [r7, #20]
 8002ebe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	695b      	ldr	r3, [r3, #20]
 8002ec6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	f023 0307 	bic.w	r3, r3, #7
 8002ece:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	d117      	bne.n	8002f12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00e      	beq.n	8002f12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f000 fa91 	bl	800341c <DMA_CheckFifoParam>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d008      	beq.n	8002f12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2240      	movs	r2, #64	; 0x40
 8002f04:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e016      	b.n	8002f40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	697a      	ldr	r2, [r7, #20]
 8002f18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 fa48 	bl	80033b0 <DMA_CalcBaseAndBitshift>
 8002f20:	4603      	mov	r3, r0
 8002f22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f28:	223f      	movs	r2, #63	; 0x3f
 8002f2a:	409a      	lsls	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3718      	adds	r7, #24
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	f010803f 	.word	0xf010803f

08002f4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
 8002f58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d101      	bne.n	8002f72 <HAL_DMA_Start_IT+0x26>
 8002f6e:	2302      	movs	r3, #2
 8002f70:	e040      	b.n	8002ff4 <HAL_DMA_Start_IT+0xa8>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d12f      	bne.n	8002fe6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2202      	movs	r2, #2
 8002f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	68b9      	ldr	r1, [r7, #8]
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f000 f9da 	bl	8003354 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa4:	223f      	movs	r2, #63	; 0x3f
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0216 	orr.w	r2, r2, #22
 8002fba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d007      	beq.n	8002fd4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f042 0208 	orr.w	r2, r2, #8
 8002fd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f042 0201 	orr.w	r2, r2, #1
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	e005      	b.n	8002ff2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ff2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3718      	adds	r7, #24
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b02      	cmp	r3, #2
 800300e:	d004      	beq.n	800301a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2280      	movs	r2, #128	; 0x80
 8003014:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e00c      	b.n	8003034 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2205      	movs	r2, #5
 800301e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 0201 	bic.w	r2, r2, #1
 8003030:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003048:	2300      	movs	r3, #0
 800304a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800304c:	4b92      	ldr	r3, [pc, #584]	; (8003298 <HAL_DMA_IRQHandler+0x258>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a92      	ldr	r2, [pc, #584]	; (800329c <HAL_DMA_IRQHandler+0x25c>)
 8003052:	fba2 2303 	umull	r2, r3, r2, r3
 8003056:	0a9b      	lsrs	r3, r3, #10
 8003058:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800306a:	2208      	movs	r2, #8
 800306c:	409a      	lsls	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	4013      	ands	r3, r2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d01a      	beq.n	80030ac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	2b00      	cmp	r3, #0
 8003082:	d013      	beq.n	80030ac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f022 0204 	bic.w	r2, r2, #4
 8003092:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003098:	2208      	movs	r2, #8
 800309a:	409a      	lsls	r2, r3
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a4:	f043 0201 	orr.w	r2, r3, #1
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b0:	2201      	movs	r2, #1
 80030b2:	409a      	lsls	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	4013      	ands	r3, r2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d012      	beq.n	80030e2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00b      	beq.n	80030e2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ce:	2201      	movs	r2, #1
 80030d0:	409a      	lsls	r2, r3
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030da:	f043 0202 	orr.w	r2, r3, #2
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e6:	2204      	movs	r2, #4
 80030e8:	409a      	lsls	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	4013      	ands	r3, r2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d012      	beq.n	8003118 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00b      	beq.n	8003118 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003104:	2204      	movs	r2, #4
 8003106:	409a      	lsls	r2, r3
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003110:	f043 0204 	orr.w	r2, r3, #4
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800311c:	2210      	movs	r2, #16
 800311e:	409a      	lsls	r2, r3
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	4013      	ands	r3, r2
 8003124:	2b00      	cmp	r3, #0
 8003126:	d043      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0308 	and.w	r3, r3, #8
 8003132:	2b00      	cmp	r3, #0
 8003134:	d03c      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800313a:	2210      	movs	r2, #16
 800313c:	409a      	lsls	r2, r3
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d018      	beq.n	8003182 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d108      	bne.n	8003170 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003162:	2b00      	cmp	r3, #0
 8003164:	d024      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	4798      	blx	r3
 800316e:	e01f      	b.n	80031b0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003174:	2b00      	cmp	r3, #0
 8003176:	d01b      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	4798      	blx	r3
 8003180:	e016      	b.n	80031b0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800318c:	2b00      	cmp	r3, #0
 800318e:	d107      	bne.n	80031a0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0208 	bic.w	r2, r2, #8
 800319e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d003      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b4:	2220      	movs	r2, #32
 80031b6:	409a      	lsls	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	4013      	ands	r3, r2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f000 808e 	beq.w	80032de <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0310 	and.w	r3, r3, #16
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f000 8086 	beq.w	80032de <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d6:	2220      	movs	r2, #32
 80031d8:	409a      	lsls	r2, r3
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b05      	cmp	r3, #5
 80031e8:	d136      	bne.n	8003258 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0216 	bic.w	r2, r2, #22
 80031f8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	695a      	ldr	r2, [r3, #20]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003208:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	2b00      	cmp	r3, #0
 8003210:	d103      	bne.n	800321a <HAL_DMA_IRQHandler+0x1da>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003216:	2b00      	cmp	r3, #0
 8003218:	d007      	beq.n	800322a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0208 	bic.w	r2, r2, #8
 8003228:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800322e:	223f      	movs	r2, #63	; 0x3f
 8003230:	409a      	lsls	r2, r3
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800324a:	2b00      	cmp	r3, #0
 800324c:	d07d      	beq.n	800334a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	4798      	blx	r3
        }
        return;
 8003256:	e078      	b.n	800334a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d01c      	beq.n	80032a0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d108      	bne.n	8003286 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003278:	2b00      	cmp	r3, #0
 800327a:	d030      	beq.n	80032de <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	4798      	blx	r3
 8003284:	e02b      	b.n	80032de <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800328a:	2b00      	cmp	r3, #0
 800328c:	d027      	beq.n	80032de <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	4798      	blx	r3
 8003296:	e022      	b.n	80032de <HAL_DMA_IRQHandler+0x29e>
 8003298:	20000028 	.word	0x20000028
 800329c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10f      	bne.n	80032ce <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 0210 	bic.w	r2, r2, #16
 80032bc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d003      	beq.n	80032de <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d032      	beq.n	800334c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d022      	beq.n	8003338 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2205      	movs	r2, #5
 80032f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0201 	bic.w	r2, r2, #1
 8003308:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	3301      	adds	r3, #1
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	429a      	cmp	r2, r3
 8003314:	d307      	bcc.n	8003326 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b00      	cmp	r3, #0
 8003322:	d1f2      	bne.n	800330a <HAL_DMA_IRQHandler+0x2ca>
 8003324:	e000      	b.n	8003328 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003326:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800333c:	2b00      	cmp	r3, #0
 800333e:	d005      	beq.n	800334c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	4798      	blx	r3
 8003348:	e000      	b.n	800334c <HAL_DMA_IRQHandler+0x30c>
        return;
 800334a:	bf00      	nop
    }
  }
}
 800334c:	3718      	adds	r7, #24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop

08003354 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003370:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	2b40      	cmp	r3, #64	; 0x40
 8003380:	d108      	bne.n	8003394 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003392:	e007      	b.n	80033a4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68ba      	ldr	r2, [r7, #8]
 800339a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	60da      	str	r2, [r3, #12]
}
 80033a4:	bf00      	nop
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	3b10      	subs	r3, #16
 80033c0:	4a14      	ldr	r2, [pc, #80]	; (8003414 <DMA_CalcBaseAndBitshift+0x64>)
 80033c2:	fba2 2303 	umull	r2, r3, r2, r3
 80033c6:	091b      	lsrs	r3, r3, #4
 80033c8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033ca:	4a13      	ldr	r2, [pc, #76]	; (8003418 <DMA_CalcBaseAndBitshift+0x68>)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4413      	add	r3, r2
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	461a      	mov	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2b03      	cmp	r3, #3
 80033dc:	d909      	bls.n	80033f2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033e6:	f023 0303 	bic.w	r3, r3, #3
 80033ea:	1d1a      	adds	r2, r3, #4
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	659a      	str	r2, [r3, #88]	; 0x58
 80033f0:	e007      	b.n	8003402 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033fa:	f023 0303 	bic.w	r3, r3, #3
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003406:	4618      	mov	r0, r3
 8003408:	3714      	adds	r7, #20
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	aaaaaaab 	.word	0xaaaaaaab
 8003418:	0800c858 	.word	0x0800c858

0800341c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800341c:	b480      	push	{r7}
 800341e:	b085      	sub	sp, #20
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d11f      	bne.n	8003476 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	2b03      	cmp	r3, #3
 800343a:	d855      	bhi.n	80034e8 <DMA_CheckFifoParam+0xcc>
 800343c:	a201      	add	r2, pc, #4	; (adr r2, 8003444 <DMA_CheckFifoParam+0x28>)
 800343e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003442:	bf00      	nop
 8003444:	08003455 	.word	0x08003455
 8003448:	08003467 	.word	0x08003467
 800344c:	08003455 	.word	0x08003455
 8003450:	080034e9 	.word	0x080034e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003458:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d045      	beq.n	80034ec <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003464:	e042      	b.n	80034ec <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800346e:	d13f      	bne.n	80034f0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003474:	e03c      	b.n	80034f0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800347e:	d121      	bne.n	80034c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	2b03      	cmp	r3, #3
 8003484:	d836      	bhi.n	80034f4 <DMA_CheckFifoParam+0xd8>
 8003486:	a201      	add	r2, pc, #4	; (adr r2, 800348c <DMA_CheckFifoParam+0x70>)
 8003488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800348c:	0800349d 	.word	0x0800349d
 8003490:	080034a3 	.word	0x080034a3
 8003494:	0800349d 	.word	0x0800349d
 8003498:	080034b5 	.word	0x080034b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	73fb      	strb	r3, [r7, #15]
      break;
 80034a0:	e02f      	b.n	8003502 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d024      	beq.n	80034f8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034b2:	e021      	b.n	80034f8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034bc:	d11e      	bne.n	80034fc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034c2:	e01b      	b.n	80034fc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d902      	bls.n	80034d0 <DMA_CheckFifoParam+0xb4>
 80034ca:	2b03      	cmp	r3, #3
 80034cc:	d003      	beq.n	80034d6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034ce:	e018      	b.n	8003502 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	73fb      	strb	r3, [r7, #15]
      break;
 80034d4:	e015      	b.n	8003502 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00e      	beq.n	8003500 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	73fb      	strb	r3, [r7, #15]
      break;
 80034e6:	e00b      	b.n	8003500 <DMA_CheckFifoParam+0xe4>
      break;
 80034e8:	bf00      	nop
 80034ea:	e00a      	b.n	8003502 <DMA_CheckFifoParam+0xe6>
      break;
 80034ec:	bf00      	nop
 80034ee:	e008      	b.n	8003502 <DMA_CheckFifoParam+0xe6>
      break;
 80034f0:	bf00      	nop
 80034f2:	e006      	b.n	8003502 <DMA_CheckFifoParam+0xe6>
      break;
 80034f4:	bf00      	nop
 80034f6:	e004      	b.n	8003502 <DMA_CheckFifoParam+0xe6>
      break;
 80034f8:	bf00      	nop
 80034fa:	e002      	b.n	8003502 <DMA_CheckFifoParam+0xe6>
      break;   
 80034fc:	bf00      	nop
 80034fe:	e000      	b.n	8003502 <DMA_CheckFifoParam+0xe6>
      break;
 8003500:	bf00      	nop
    }
  } 
  
  return status; 
 8003502:	7bfb      	ldrb	r3, [r7, #15]
}
 8003504:	4618      	mov	r0, r3
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003510:	b480      	push	{r7}
 8003512:	b089      	sub	sp, #36	; 0x24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800351a:	2300      	movs	r3, #0
 800351c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800351e:	2300      	movs	r3, #0
 8003520:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003522:	2300      	movs	r3, #0
 8003524:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003526:	2300      	movs	r3, #0
 8003528:	61fb      	str	r3, [r7, #28]
 800352a:	e16b      	b.n	8003804 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800352c:	2201      	movs	r2, #1
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	4013      	ands	r3, r2
 800353e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	429a      	cmp	r2, r3
 8003546:	f040 815a 	bne.w	80037fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d00b      	beq.n	800356a <HAL_GPIO_Init+0x5a>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b02      	cmp	r3, #2
 8003558:	d007      	beq.n	800356a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800355e:	2b11      	cmp	r3, #17
 8003560:	d003      	beq.n	800356a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b12      	cmp	r3, #18
 8003568:	d130      	bne.n	80035cc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	005b      	lsls	r3, r3, #1
 8003574:	2203      	movs	r2, #3
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	43db      	mvns	r3, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4013      	ands	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	68da      	ldr	r2, [r3, #12]
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	fa02 f303 	lsl.w	r3, r2, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4313      	orrs	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035a0:	2201      	movs	r2, #1
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	43db      	mvns	r3, r3
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	4013      	ands	r3, r2
 80035ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	091b      	lsrs	r3, r3, #4
 80035b6:	f003 0201 	and.w	r2, r3, #1
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	2203      	movs	r2, #3
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	43db      	mvns	r3, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4013      	ands	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	2b02      	cmp	r3, #2
 8003602:	d003      	beq.n	800360c <HAL_GPIO_Init+0xfc>
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b12      	cmp	r3, #18
 800360a:	d123      	bne.n	8003654 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	08da      	lsrs	r2, r3, #3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	3208      	adds	r2, #8
 8003614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003618:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	220f      	movs	r2, #15
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	43db      	mvns	r3, r3
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	4013      	ands	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	f003 0307 	and.w	r3, r3, #7
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4313      	orrs	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	08da      	lsrs	r2, r3, #3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3208      	adds	r2, #8
 800364e:	69b9      	ldr	r1, [r7, #24]
 8003650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	2203      	movs	r2, #3
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	43db      	mvns	r3, r3
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	4013      	ands	r3, r2
 800366a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 0203 	and.w	r2, r3, #3
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4313      	orrs	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 80b4 	beq.w	80037fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003696:	2300      	movs	r3, #0
 8003698:	60fb      	str	r3, [r7, #12]
 800369a:	4b5f      	ldr	r3, [pc, #380]	; (8003818 <HAL_GPIO_Init+0x308>)
 800369c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800369e:	4a5e      	ldr	r2, [pc, #376]	; (8003818 <HAL_GPIO_Init+0x308>)
 80036a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036a4:	6453      	str	r3, [r2, #68]	; 0x44
 80036a6:	4b5c      	ldr	r3, [pc, #368]	; (8003818 <HAL_GPIO_Init+0x308>)
 80036a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036b2:	4a5a      	ldr	r2, [pc, #360]	; (800381c <HAL_GPIO_Init+0x30c>)
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	089b      	lsrs	r3, r3, #2
 80036b8:	3302      	adds	r3, #2
 80036ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f003 0303 	and.w	r3, r3, #3
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	220f      	movs	r2, #15
 80036ca:	fa02 f303 	lsl.w	r3, r2, r3
 80036ce:	43db      	mvns	r3, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4013      	ands	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a51      	ldr	r2, [pc, #324]	; (8003820 <HAL_GPIO_Init+0x310>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d02b      	beq.n	8003736 <HAL_GPIO_Init+0x226>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a50      	ldr	r2, [pc, #320]	; (8003824 <HAL_GPIO_Init+0x314>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d025      	beq.n	8003732 <HAL_GPIO_Init+0x222>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a4f      	ldr	r2, [pc, #316]	; (8003828 <HAL_GPIO_Init+0x318>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d01f      	beq.n	800372e <HAL_GPIO_Init+0x21e>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a4e      	ldr	r2, [pc, #312]	; (800382c <HAL_GPIO_Init+0x31c>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d019      	beq.n	800372a <HAL_GPIO_Init+0x21a>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a4d      	ldr	r2, [pc, #308]	; (8003830 <HAL_GPIO_Init+0x320>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d013      	beq.n	8003726 <HAL_GPIO_Init+0x216>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a4c      	ldr	r2, [pc, #304]	; (8003834 <HAL_GPIO_Init+0x324>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d00d      	beq.n	8003722 <HAL_GPIO_Init+0x212>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a4b      	ldr	r2, [pc, #300]	; (8003838 <HAL_GPIO_Init+0x328>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d007      	beq.n	800371e <HAL_GPIO_Init+0x20e>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a4a      	ldr	r2, [pc, #296]	; (800383c <HAL_GPIO_Init+0x32c>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d101      	bne.n	800371a <HAL_GPIO_Init+0x20a>
 8003716:	2307      	movs	r3, #7
 8003718:	e00e      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800371a:	2308      	movs	r3, #8
 800371c:	e00c      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800371e:	2306      	movs	r3, #6
 8003720:	e00a      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003722:	2305      	movs	r3, #5
 8003724:	e008      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003726:	2304      	movs	r3, #4
 8003728:	e006      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800372a:	2303      	movs	r3, #3
 800372c:	e004      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800372e:	2302      	movs	r3, #2
 8003730:	e002      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003732:	2301      	movs	r3, #1
 8003734:	e000      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003736:	2300      	movs	r3, #0
 8003738:	69fa      	ldr	r2, [r7, #28]
 800373a:	f002 0203 	and.w	r2, r2, #3
 800373e:	0092      	lsls	r2, r2, #2
 8003740:	4093      	lsls	r3, r2
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	4313      	orrs	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003748:	4934      	ldr	r1, [pc, #208]	; (800381c <HAL_GPIO_Init+0x30c>)
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	089b      	lsrs	r3, r3, #2
 800374e:	3302      	adds	r3, #2
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003756:	4b3a      	ldr	r3, [pc, #232]	; (8003840 <HAL_GPIO_Init+0x330>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	43db      	mvns	r3, r3
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	4013      	ands	r3, r2
 8003764:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d003      	beq.n	800377a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	4313      	orrs	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800377a:	4a31      	ldr	r2, [pc, #196]	; (8003840 <HAL_GPIO_Init+0x330>)
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003780:	4b2f      	ldr	r3, [pc, #188]	; (8003840 <HAL_GPIO_Init+0x330>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	43db      	mvns	r3, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4013      	ands	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d003      	beq.n	80037a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037a4:	4a26      	ldr	r2, [pc, #152]	; (8003840 <HAL_GPIO_Init+0x330>)
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037aa:	4b25      	ldr	r3, [pc, #148]	; (8003840 <HAL_GPIO_Init+0x330>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d003      	beq.n	80037ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037ce:	4a1c      	ldr	r2, [pc, #112]	; (8003840 <HAL_GPIO_Init+0x330>)
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037d4:	4b1a      	ldr	r3, [pc, #104]	; (8003840 <HAL_GPIO_Init+0x330>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	43db      	mvns	r3, r3
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	4013      	ands	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037f8:	4a11      	ldr	r2, [pc, #68]	; (8003840 <HAL_GPIO_Init+0x330>)
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	3301      	adds	r3, #1
 8003802:	61fb      	str	r3, [r7, #28]
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	2b0f      	cmp	r3, #15
 8003808:	f67f ae90 	bls.w	800352c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800380c:	bf00      	nop
 800380e:	3724      	adds	r7, #36	; 0x24
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	40023800 	.word	0x40023800
 800381c:	40013800 	.word	0x40013800
 8003820:	40020000 	.word	0x40020000
 8003824:	40020400 	.word	0x40020400
 8003828:	40020800 	.word	0x40020800
 800382c:	40020c00 	.word	0x40020c00
 8003830:	40021000 	.word	0x40021000
 8003834:	40021400 	.word	0x40021400
 8003838:	40021800 	.word	0x40021800
 800383c:	40021c00 	.word	0x40021c00
 8003840:	40013c00 	.word	0x40013c00

08003844 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	460b      	mov	r3, r1
 800384e:	807b      	strh	r3, [r7, #2]
 8003850:	4613      	mov	r3, r2
 8003852:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003854:	787b      	ldrb	r3, [r7, #1]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d003      	beq.n	8003862 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800385a:	887a      	ldrh	r2, [r7, #2]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003860:	e003      	b.n	800386a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003862:	887b      	ldrh	r3, [r7, #2]
 8003864:	041a      	lsls	r2, r3, #16
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	619a      	str	r2, [r3, #24]
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
	...

08003878 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003882:	4b08      	ldr	r3, [pc, #32]	; (80038a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003884:	695a      	ldr	r2, [r3, #20]
 8003886:	88fb      	ldrh	r3, [r7, #6]
 8003888:	4013      	ands	r3, r2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d006      	beq.n	800389c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800388e:	4a05      	ldr	r2, [pc, #20]	; (80038a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003890:	88fb      	ldrh	r3, [r7, #6]
 8003892:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003894:	88fb      	ldrh	r3, [r7, #6]
 8003896:	4618      	mov	r0, r3
 8003898:	f7fe f9dc 	bl	8001c54 <HAL_GPIO_EXTI_Callback>
  }
}
 800389c:	bf00      	nop
 800389e:	3708      	adds	r7, #8
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40013c00 	.word	0x40013c00

080038a8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80038a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038aa:	b08f      	sub	sp, #60	; 0x3c
 80038ac:	af0a      	add	r7, sp, #40	; 0x28
 80038ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e10f      	b.n	8003ada <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d106      	bne.n	80038da <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f006 fc05 	bl	800a0e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2203      	movs	r2, #3
 80038de:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d102      	bne.n	80038f4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f003 fbbe 	bl	800707a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	603b      	str	r3, [r7, #0]
 8003904:	687e      	ldr	r6, [r7, #4]
 8003906:	466d      	mov	r5, sp
 8003908:	f106 0410 	add.w	r4, r6, #16
 800390c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800390e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003910:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003912:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003914:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003918:	e885 0003 	stmia.w	r5, {r0, r1}
 800391c:	1d33      	adds	r3, r6, #4
 800391e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003920:	6838      	ldr	r0, [r7, #0]
 8003922:	f003 fa95 	bl	8006e50 <USB_CoreInit>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d005      	beq.n	8003938 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2202      	movs	r2, #2
 8003930:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e0d0      	b.n	8003ada <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2100      	movs	r1, #0
 800393e:	4618      	mov	r0, r3
 8003940:	f003 fbac 	bl	800709c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003944:	2300      	movs	r3, #0
 8003946:	73fb      	strb	r3, [r7, #15]
 8003948:	e04a      	b.n	80039e0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800394a:	7bfa      	ldrb	r2, [r7, #15]
 800394c:	6879      	ldr	r1, [r7, #4]
 800394e:	4613      	mov	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	1a9b      	subs	r3, r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	440b      	add	r3, r1
 8003958:	333d      	adds	r3, #61	; 0x3d
 800395a:	2201      	movs	r2, #1
 800395c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800395e:	7bfa      	ldrb	r2, [r7, #15]
 8003960:	6879      	ldr	r1, [r7, #4]
 8003962:	4613      	mov	r3, r2
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	1a9b      	subs	r3, r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	440b      	add	r3, r1
 800396c:	333c      	adds	r3, #60	; 0x3c
 800396e:	7bfa      	ldrb	r2, [r7, #15]
 8003970:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003972:	7bfa      	ldrb	r2, [r7, #15]
 8003974:	7bfb      	ldrb	r3, [r7, #15]
 8003976:	b298      	uxth	r0, r3
 8003978:	6879      	ldr	r1, [r7, #4]
 800397a:	4613      	mov	r3, r2
 800397c:	00db      	lsls	r3, r3, #3
 800397e:	1a9b      	subs	r3, r3, r2
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	440b      	add	r3, r1
 8003984:	3342      	adds	r3, #66	; 0x42
 8003986:	4602      	mov	r2, r0
 8003988:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800398a:	7bfa      	ldrb	r2, [r7, #15]
 800398c:	6879      	ldr	r1, [r7, #4]
 800398e:	4613      	mov	r3, r2
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	1a9b      	subs	r3, r3, r2
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	440b      	add	r3, r1
 8003998:	333f      	adds	r3, #63	; 0x3f
 800399a:	2200      	movs	r2, #0
 800399c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800399e:	7bfa      	ldrb	r2, [r7, #15]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	1a9b      	subs	r3, r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	3344      	adds	r3, #68	; 0x44
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80039b2:	7bfa      	ldrb	r2, [r7, #15]
 80039b4:	6879      	ldr	r1, [r7, #4]
 80039b6:	4613      	mov	r3, r2
 80039b8:	00db      	lsls	r3, r3, #3
 80039ba:	1a9b      	subs	r3, r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	440b      	add	r3, r1
 80039c0:	3348      	adds	r3, #72	; 0x48
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80039c6:	7bfa      	ldrb	r2, [r7, #15]
 80039c8:	6879      	ldr	r1, [r7, #4]
 80039ca:	4613      	mov	r3, r2
 80039cc:	00db      	lsls	r3, r3, #3
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	3350      	adds	r3, #80	; 0x50
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039da:	7bfb      	ldrb	r3, [r7, #15]
 80039dc:	3301      	adds	r3, #1
 80039de:	73fb      	strb	r3, [r7, #15]
 80039e0:	7bfa      	ldrb	r2, [r7, #15]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d3af      	bcc.n	800394a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039ea:	2300      	movs	r3, #0
 80039ec:	73fb      	strb	r3, [r7, #15]
 80039ee:	e044      	b.n	8003a7a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80039f0:	7bfa      	ldrb	r2, [r7, #15]
 80039f2:	6879      	ldr	r1, [r7, #4]
 80039f4:	4613      	mov	r3, r2
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	1a9b      	subs	r3, r3, r2
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	440b      	add	r3, r1
 80039fe:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003a02:	2200      	movs	r2, #0
 8003a04:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003a06:	7bfa      	ldrb	r2, [r7, #15]
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	00db      	lsls	r3, r3, #3
 8003a0e:	1a9b      	subs	r3, r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	440b      	add	r3, r1
 8003a14:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003a18:	7bfa      	ldrb	r2, [r7, #15]
 8003a1a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a1c:	7bfa      	ldrb	r2, [r7, #15]
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	4613      	mov	r3, r2
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	1a9b      	subs	r3, r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	440b      	add	r3, r1
 8003a2a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003a2e:	2200      	movs	r2, #0
 8003a30:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003a32:	7bfa      	ldrb	r2, [r7, #15]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	00db      	lsls	r3, r3, #3
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a48:	7bfa      	ldrb	r2, [r7, #15]
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	1a9b      	subs	r3, r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	440b      	add	r3, r1
 8003a56:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a5e:	7bfa      	ldrb	r2, [r7, #15]
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	4613      	mov	r3, r2
 8003a64:	00db      	lsls	r3, r3, #3
 8003a66:	1a9b      	subs	r3, r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	440b      	add	r3, r1
 8003a6c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003a70:	2200      	movs	r2, #0
 8003a72:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a74:	7bfb      	ldrb	r3, [r7, #15]
 8003a76:	3301      	adds	r3, #1
 8003a78:	73fb      	strb	r3, [r7, #15]
 8003a7a:	7bfa      	ldrb	r2, [r7, #15]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d3b5      	bcc.n	80039f0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	603b      	str	r3, [r7, #0]
 8003a8a:	687e      	ldr	r6, [r7, #4]
 8003a8c:	466d      	mov	r5, sp
 8003a8e:	f106 0410 	add.w	r4, r6, #16
 8003a92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a9a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003a9e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003aa2:	1d33      	adds	r3, r6, #4
 8003aa4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003aa6:	6838      	ldr	r0, [r7, #0]
 8003aa8:	f003 fb22 	bl	80070f0 <USB_DevInit>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d005      	beq.n	8003abe <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e00d      	b.n	8003ada <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f004 fb6a 	bl	80081ac <USB_DevDisconnect>

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3714      	adds	r7, #20
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ae2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b084      	sub	sp, #16
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d101      	bne.n	8003afe <HAL_PCD_Start+0x1c>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e020      	b.n	8003b40 <HAL_PCD_Start+0x5e>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d109      	bne.n	8003b22 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d005      	beq.n	8003b22 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b1a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f003 fa96 	bl	8007058 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f004 fb1a 	bl	800816a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003b48:	b590      	push	{r4, r7, lr}
 8003b4a:	b08d      	sub	sp, #52	; 0x34
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f004 fbd8 	bl	8008314 <USB_GetMode>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f040 839d 	bne.w	80042a6 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f004 fb3c 	bl	80081ee <USB_ReadInterrupts>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f000 8393 	beq.w	80042a4 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f004 fb33 	bl	80081ee <USB_ReadInterrupts>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d107      	bne.n	8003ba2 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	695a      	ldr	r2, [r3, #20]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f002 0202 	and.w	r2, r2, #2
 8003ba0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f004 fb21 	bl	80081ee <USB_ReadInterrupts>
 8003bac:	4603      	mov	r3, r0
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	2b10      	cmp	r3, #16
 8003bb4:	d161      	bne.n	8003c7a <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	699a      	ldr	r2, [r3, #24]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 0210 	bic.w	r2, r2, #16
 8003bc4:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	f003 020f 	and.w	r2, r3, #15
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	1a9b      	subs	r3, r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	4413      	add	r3, r2
 8003be2:	3304      	adds	r3, #4
 8003be4:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	0c5b      	lsrs	r3, r3, #17
 8003bea:	f003 030f 	and.w	r3, r3, #15
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d124      	bne.n	8003c3c <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d035      	beq.n	8003c6a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	091b      	lsrs	r3, r3, #4
 8003c06:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003c08:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	461a      	mov	r2, r3
 8003c10:	6a38      	ldr	r0, [r7, #32]
 8003c12:	f004 f987 	bl	8007f24 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	68da      	ldr	r2, [r3, #12]
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	091b      	lsrs	r3, r3, #4
 8003c1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c22:	441a      	add	r2, r3
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	699a      	ldr	r2, [r3, #24]
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	091b      	lsrs	r3, r3, #4
 8003c30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c34:	441a      	add	r2, r3
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	619a      	str	r2, [r3, #24]
 8003c3a:	e016      	b.n	8003c6a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	0c5b      	lsrs	r3, r3, #17
 8003c40:	f003 030f 	and.w	r3, r3, #15
 8003c44:	2b06      	cmp	r3, #6
 8003c46:	d110      	bne.n	8003c6a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003c4e:	2208      	movs	r2, #8
 8003c50:	4619      	mov	r1, r3
 8003c52:	6a38      	ldr	r0, [r7, #32]
 8003c54:	f004 f966 	bl	8007f24 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	699a      	ldr	r2, [r3, #24]
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	091b      	lsrs	r3, r3, #4
 8003c60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c64:	441a      	add	r2, r3
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	699a      	ldr	r2, [r3, #24]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f042 0210 	orr.w	r2, r2, #16
 8003c78:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f004 fab5 	bl	80081ee <USB_ReadInterrupts>
 8003c84:	4603      	mov	r3, r0
 8003c86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c8a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003c8e:	d16e      	bne.n	8003d6e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f004 fabb 	bl	8008214 <USB_ReadDevAllOutEpInterrupt>
 8003c9e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003ca0:	e062      	b.n	8003d68 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d057      	beq.n	8003d5c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb2:	b2d2      	uxtb	r2, r2
 8003cb4:	4611      	mov	r1, r2
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f004 fae0 	bl	800827c <USB_ReadDevOutEPInterrupt>
 8003cbc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00c      	beq.n	8003ce2 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cca:	015a      	lsls	r2, r3, #5
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	4413      	add	r3, r2
 8003cd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003cda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 fdb1 	bl	8004844 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	f003 0308 	and.w	r3, r3, #8
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00c      	beq.n	8003d06 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cee:	015a      	lsls	r2, r3, #5
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	2308      	movs	r3, #8
 8003cfc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003cfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f000 feab 	bl	8004a5c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	f003 0310 	and.w	r3, r3, #16
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d008      	beq.n	8003d22 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d12:	015a      	lsls	r2, r3, #5
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	4413      	add	r3, r2
 8003d18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	2310      	movs	r3, #16
 8003d20:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	f003 0320 	and.w	r3, r3, #32
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d008      	beq.n	8003d3e <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2e:	015a      	lsls	r2, r3, #5
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	4413      	add	r3, r2
 8003d34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d38:	461a      	mov	r2, r3
 8003d3a:	2320      	movs	r3, #32
 8003d3c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d009      	beq.n	8003d5c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4a:	015a      	lsls	r2, r3, #5
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	4413      	add	r3, r2
 8003d50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d54:	461a      	mov	r2, r3
 8003d56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d5a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5e:	3301      	adds	r3, #1
 8003d60:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d64:	085b      	lsrs	r3, r3, #1
 8003d66:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d199      	bne.n	8003ca2 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f004 fa3b 	bl	80081ee <USB_ReadInterrupts>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d7e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003d82:	f040 80c0 	bne.w	8003f06 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f004 fa5c 	bl	8008248 <USB_ReadDevAllInEpInterrupt>
 8003d90:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003d92:	2300      	movs	r3, #0
 8003d94:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003d96:	e0b2      	b.n	8003efe <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f000 80a7 	beq.w	8003ef2 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003daa:	b2d2      	uxtb	r2, r2
 8003dac:	4611      	mov	r1, r2
 8003dae:	4618      	mov	r0, r3
 8003db0:	f004 fa82 	bl	80082b8 <USB_ReadDevInEPInterrupt>
 8003db4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d057      	beq.n	8003e70 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	f003 030f 	and.w	r3, r3, #15
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003dd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	69f9      	ldr	r1, [r7, #28]
 8003ddc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003de0:	4013      	ands	r3, r2
 8003de2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de6:	015a      	lsls	r2, r3, #5
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	4413      	add	r3, r2
 8003dec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003df0:	461a      	mov	r2, r3
 8003df2:	2301      	movs	r3, #1
 8003df4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d132      	bne.n	8003e64 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e02:	4613      	mov	r3, r2
 8003e04:	00db      	lsls	r3, r3, #3
 8003e06:	1a9b      	subs	r3, r3, r2
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	440b      	add	r3, r1
 8003e0c:	3348      	adds	r3, #72	; 0x48
 8003e0e:	6819      	ldr	r1, [r3, #0]
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e14:	4613      	mov	r3, r2
 8003e16:	00db      	lsls	r3, r3, #3
 8003e18:	1a9b      	subs	r3, r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	4403      	add	r3, r0
 8003e1e:	3344      	adds	r3, #68	; 0x44
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4419      	add	r1, r3
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e28:	4613      	mov	r3, r2
 8003e2a:	00db      	lsls	r3, r3, #3
 8003e2c:	1a9b      	subs	r3, r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	4403      	add	r3, r0
 8003e32:	3348      	adds	r3, #72	; 0x48
 8003e34:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d113      	bne.n	8003e64 <HAL_PCD_IRQHandler+0x31c>
 8003e3c:	6879      	ldr	r1, [r7, #4]
 8003e3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e40:	4613      	mov	r3, r2
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	1a9b      	subs	r3, r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	440b      	add	r3, r1
 8003e4a:	3350      	adds	r3, #80	; 0x50
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d108      	bne.n	8003e64 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6818      	ldr	r0, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	2101      	movs	r1, #1
 8003e60:	f004 fa8a 	bl	8008378 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	4619      	mov	r1, r3
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f006 f9bb 	bl	800a1e6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	f003 0308 	and.w	r3, r3, #8
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d008      	beq.n	8003e8c <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	015a      	lsls	r2, r3, #5
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	4413      	add	r3, r2
 8003e82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e86:	461a      	mov	r2, r3
 8003e88:	2308      	movs	r3, #8
 8003e8a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f003 0310 	and.w	r3, r3, #16
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d008      	beq.n	8003ea8 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e98:	015a      	lsls	r2, r3, #5
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	2310      	movs	r3, #16
 8003ea6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d008      	beq.n	8003ec4 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb4:	015a      	lsls	r2, r3, #5
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	4413      	add	r3, r2
 8003eba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	2340      	movs	r3, #64	; 0x40
 8003ec2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d008      	beq.n	8003ee0 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed0:	015a      	lsls	r2, r3, #5
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003eda:	461a      	mov	r2, r3
 8003edc:	2302      	movs	r3, #2
 8003ede:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003eea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 fc1b 	bl	8004728 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003efa:	085b      	lsrs	r3, r3, #1
 8003efc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f47f af49 	bne.w	8003d98 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f004 f96f 	bl	80081ee <USB_ReadInterrupts>
 8003f10:	4603      	mov	r3, r0
 8003f12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f1a:	d122      	bne.n	8003f62 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	69fa      	ldr	r2, [r7, #28]
 8003f26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f2a:	f023 0301 	bic.w	r3, r3, #1
 8003f2e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d108      	bne.n	8003f4c <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003f42:	2100      	movs	r1, #0
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 fe27 	bl	8004b98 <HAL_PCDEx_LPM_Callback>
 8003f4a:	e002      	b.n	8003f52 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f006 f9c1 	bl	800a2d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695a      	ldr	r2, [r3, #20]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003f60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f004 f941 	bl	80081ee <USB_ReadInterrupts>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f76:	d112      	bne.n	8003f9e <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f003 0301 	and.w	r3, r3, #1
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d102      	bne.n	8003f8e <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f006 f97d 	bl	800a288 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	695a      	ldr	r2, [r3, #20]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003f9c:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f004 f923 	bl	80081ee <USB_ReadInterrupts>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fb2:	f040 80c7 	bne.w	8004144 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	69fa      	ldr	r2, [r7, #28]
 8003fc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fc4:	f023 0301 	bic.w	r3, r3, #1
 8003fc8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2110      	movs	r1, #16
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f003 f9f1 	bl	80073b8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fda:	e056      	b.n	800408a <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fde:	015a      	lsls	r2, r3, #5
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fe8:	461a      	mov	r2, r3
 8003fea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003fee:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ff2:	015a      	lsls	r2, r3, #5
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004000:	0151      	lsls	r1, r2, #5
 8004002:	69fa      	ldr	r2, [r7, #28]
 8004004:	440a      	add	r2, r1
 8004006:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800400a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800400e:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004012:	015a      	lsls	r2, r3, #5
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	4413      	add	r3, r2
 8004018:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004020:	0151      	lsls	r1, r2, #5
 8004022:	69fa      	ldr	r2, [r7, #28]
 8004024:	440a      	add	r2, r1
 8004026:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800402a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800402e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004032:	015a      	lsls	r2, r3, #5
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	4413      	add	r3, r2
 8004038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800403c:	461a      	mov	r2, r3
 800403e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004042:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004046:	015a      	lsls	r2, r3, #5
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	4413      	add	r3, r2
 800404c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004054:	0151      	lsls	r1, r2, #5
 8004056:	69fa      	ldr	r2, [r7, #28]
 8004058:	440a      	add	r2, r1
 800405a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800405e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004062:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004066:	015a      	lsls	r2, r3, #5
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	4413      	add	r3, r2
 800406c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004074:	0151      	lsls	r1, r2, #5
 8004076:	69fa      	ldr	r2, [r7, #28]
 8004078:	440a      	add	r2, r1
 800407a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800407e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004082:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004086:	3301      	adds	r3, #1
 8004088:	62fb      	str	r3, [r7, #44]	; 0x2c
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004090:	429a      	cmp	r2, r3
 8004092:	d3a3      	bcc.n	8003fdc <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800409a:	69db      	ldr	r3, [r3, #28]
 800409c:	69fa      	ldr	r2, [r7, #28]
 800409e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040a2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80040a6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d016      	beq.n	80040de <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040ba:	69fa      	ldr	r2, [r7, #28]
 80040bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040c0:	f043 030b 	orr.w	r3, r3, #11
 80040c4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d0:	69fa      	ldr	r2, [r7, #28]
 80040d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040d6:	f043 030b 	orr.w	r3, r3, #11
 80040da:	6453      	str	r3, [r2, #68]	; 0x44
 80040dc:	e015      	b.n	800410a <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	69fa      	ldr	r2, [r7, #28]
 80040e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80040f0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80040f4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	69fa      	ldr	r2, [r7, #28]
 8004100:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004104:	f043 030b 	orr.w	r3, r3, #11
 8004108:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	69fa      	ldr	r2, [r7, #28]
 8004114:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004118:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800411c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6818      	ldr	r0, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800412e:	461a      	mov	r2, r3
 8004130:	f004 f922 	bl	8008378 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	695a      	ldr	r2, [r3, #20]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004142:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4618      	mov	r0, r3
 800414a:	f004 f850 	bl	80081ee <USB_ReadInterrupts>
 800414e:	4603      	mov	r3, r0
 8004150:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004154:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004158:	d124      	bne.n	80041a4 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4618      	mov	r0, r3
 8004160:	f004 f8e6 	bl	8008330 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4618      	mov	r0, r3
 800416a:	f003 f986 	bl	800747a <USB_GetDevSpeed>
 800416e:	4603      	mov	r3, r0
 8004170:	461a      	mov	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681c      	ldr	r4, [r3, #0]
 800417a:	f001 f945 	bl	8005408 <HAL_RCC_GetHCLKFreq>
 800417e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004184:	b2db      	uxtb	r3, r3
 8004186:	461a      	mov	r2, r3
 8004188:	4620      	mov	r0, r4
 800418a:	f002 fec3 	bl	8006f14 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f006 f851 	bl	800a236 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	695a      	ldr	r2, [r3, #20]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80041a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4618      	mov	r0, r3
 80041aa:	f004 f820 	bl	80081ee <USB_ReadInterrupts>
 80041ae:	4603      	mov	r3, r0
 80041b0:	f003 0308 	and.w	r3, r3, #8
 80041b4:	2b08      	cmp	r3, #8
 80041b6:	d10a      	bne.n	80041ce <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f006 f82e 	bl	800a21a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	695a      	ldr	r2, [r3, #20]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f002 0208 	and.w	r2, r2, #8
 80041cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f004 f80b 	bl	80081ee <USB_ReadInterrupts>
 80041d8:	4603      	mov	r3, r0
 80041da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80041e2:	d10f      	bne.n	8004204 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80041e4:	2300      	movs	r3, #0
 80041e6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80041e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	4619      	mov	r1, r3
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f006 f890 	bl	800a314 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	695a      	ldr	r2, [r3, #20]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004202:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4618      	mov	r0, r3
 800420a:	f003 fff0 	bl	80081ee <USB_ReadInterrupts>
 800420e:	4603      	mov	r3, r0
 8004210:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004214:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004218:	d10f      	bne.n	800423a <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800421a:	2300      	movs	r3, #0
 800421c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800421e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004220:	b2db      	uxtb	r3, r3
 8004222:	4619      	mov	r1, r3
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f006 f863 	bl	800a2f0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	695a      	ldr	r2, [r3, #20]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004238:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4618      	mov	r0, r3
 8004240:	f003 ffd5 	bl	80081ee <USB_ReadInterrupts>
 8004244:	4603      	mov	r3, r0
 8004246:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800424a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800424e:	d10a      	bne.n	8004266 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f006 f871 	bl	800a338 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	695a      	ldr	r2, [r3, #20]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004264:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4618      	mov	r0, r3
 800426c:	f003 ffbf 	bl	80081ee <USB_ReadInterrupts>
 8004270:	4603      	mov	r3, r0
 8004272:	f003 0304 	and.w	r3, r3, #4
 8004276:	2b04      	cmp	r3, #4
 8004278:	d115      	bne.n	80042a6 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	d002      	beq.n	8004292 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f006 f861 	bl	800a354 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6859      	ldr	r1, [r3, #4]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	69ba      	ldr	r2, [r7, #24]
 800429e:	430a      	orrs	r2, r1
 80042a0:	605a      	str	r2, [r3, #4]
 80042a2:	e000      	b.n	80042a6 <HAL_PCD_IRQHandler+0x75e>
      return;
 80042a4:	bf00      	nop
    }
  }
}
 80042a6:	3734      	adds	r7, #52	; 0x34
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd90      	pop	{r4, r7, pc}

080042ac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	460b      	mov	r3, r1
 80042b6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d101      	bne.n	80042c6 <HAL_PCD_SetAddress+0x1a>
 80042c2:	2302      	movs	r3, #2
 80042c4:	e013      	b.n	80042ee <HAL_PCD_SetAddress+0x42>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2201      	movs	r2, #1
 80042ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	78fa      	ldrb	r2, [r7, #3]
 80042d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	78fa      	ldrb	r2, [r7, #3]
 80042dc:	4611      	mov	r1, r2
 80042de:	4618      	mov	r0, r3
 80042e0:	f003 ff1d 	bl	800811e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3708      	adds	r7, #8
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b084      	sub	sp, #16
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
 80042fe:	4608      	mov	r0, r1
 8004300:	4611      	mov	r1, r2
 8004302:	461a      	mov	r2, r3
 8004304:	4603      	mov	r3, r0
 8004306:	70fb      	strb	r3, [r7, #3]
 8004308:	460b      	mov	r3, r1
 800430a:	803b      	strh	r3, [r7, #0]
 800430c:	4613      	mov	r3, r2
 800430e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004310:	2300      	movs	r3, #0
 8004312:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004314:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004318:	2b00      	cmp	r3, #0
 800431a:	da0f      	bge.n	800433c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800431c:	78fb      	ldrb	r3, [r7, #3]
 800431e:	f003 020f 	and.w	r2, r3, #15
 8004322:	4613      	mov	r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	1a9b      	subs	r3, r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	3338      	adds	r3, #56	; 0x38
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	4413      	add	r3, r2
 8004330:	3304      	adds	r3, #4
 8004332:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2201      	movs	r2, #1
 8004338:	705a      	strb	r2, [r3, #1]
 800433a:	e00f      	b.n	800435c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800433c:	78fb      	ldrb	r3, [r7, #3]
 800433e:	f003 020f 	and.w	r2, r3, #15
 8004342:	4613      	mov	r3, r2
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	1a9b      	subs	r3, r3, r2
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	4413      	add	r3, r2
 8004352:	3304      	adds	r3, #4
 8004354:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800435c:	78fb      	ldrb	r3, [r7, #3]
 800435e:	f003 030f 	and.w	r3, r3, #15
 8004362:	b2da      	uxtb	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004368:	883a      	ldrh	r2, [r7, #0]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	78ba      	ldrb	r2, [r7, #2]
 8004372:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	785b      	ldrb	r3, [r3, #1]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d004      	beq.n	8004386 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	b29a      	uxth	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004386:	78bb      	ldrb	r3, [r7, #2]
 8004388:	2b02      	cmp	r3, #2
 800438a:	d102      	bne.n	8004392 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004398:	2b01      	cmp	r3, #1
 800439a:	d101      	bne.n	80043a0 <HAL_PCD_EP_Open+0xaa>
 800439c:	2302      	movs	r3, #2
 800439e:	e00e      	b.n	80043be <HAL_PCD_EP_Open+0xc8>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68f9      	ldr	r1, [r7, #12]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f003 f888 	bl	80074c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80043bc:	7afb      	ldrb	r3, [r7, #11]
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3710      	adds	r7, #16
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b084      	sub	sp, #16
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
 80043ce:	460b      	mov	r3, r1
 80043d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80043d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	da0f      	bge.n	80043fa <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043da:	78fb      	ldrb	r3, [r7, #3]
 80043dc:	f003 020f 	and.w	r2, r3, #15
 80043e0:	4613      	mov	r3, r2
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	1a9b      	subs	r3, r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	3338      	adds	r3, #56	; 0x38
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	4413      	add	r3, r2
 80043ee:	3304      	adds	r3, #4
 80043f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2201      	movs	r2, #1
 80043f6:	705a      	strb	r2, [r3, #1]
 80043f8:	e00f      	b.n	800441a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043fa:	78fb      	ldrb	r3, [r7, #3]
 80043fc:	f003 020f 	and.w	r2, r3, #15
 8004400:	4613      	mov	r3, r2
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	1a9b      	subs	r3, r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	4413      	add	r3, r2
 8004410:	3304      	adds	r3, #4
 8004412:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2200      	movs	r2, #0
 8004418:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800441a:	78fb      	ldrb	r3, [r7, #3]
 800441c:	f003 030f 	and.w	r3, r3, #15
 8004420:	b2da      	uxtb	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800442c:	2b01      	cmp	r3, #1
 800442e:	d101      	bne.n	8004434 <HAL_PCD_EP_Close+0x6e>
 8004430:	2302      	movs	r3, #2
 8004432:	e00e      	b.n	8004452 <HAL_PCD_EP_Close+0x8c>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68f9      	ldr	r1, [r7, #12]
 8004442:	4618      	mov	r0, r3
 8004444:	f003 f8c6 	bl	80075d4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b086      	sub	sp, #24
 800445e:	af00      	add	r7, sp, #0
 8004460:	60f8      	str	r0, [r7, #12]
 8004462:	607a      	str	r2, [r7, #4]
 8004464:	603b      	str	r3, [r7, #0]
 8004466:	460b      	mov	r3, r1
 8004468:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800446a:	7afb      	ldrb	r3, [r7, #11]
 800446c:	f003 020f 	and.w	r2, r3, #15
 8004470:	4613      	mov	r3, r2
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	1a9b      	subs	r3, r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800447c:	68fa      	ldr	r2, [r7, #12]
 800447e:	4413      	add	r3, r2
 8004480:	3304      	adds	r3, #4
 8004482:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	2200      	movs	r2, #0
 8004494:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	2200      	movs	r2, #0
 800449a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800449c:	7afb      	ldrb	r3, [r7, #11]
 800449e:	f003 030f 	and.w	r3, r3, #15
 80044a2:	b2da      	uxtb	r2, r3
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d102      	bne.n	80044b6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80044b6:	7afb      	ldrb	r3, [r7, #11]
 80044b8:	f003 030f 	and.w	r3, r3, #15
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d109      	bne.n	80044d4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6818      	ldr	r0, [r3, #0]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	691b      	ldr	r3, [r3, #16]
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	461a      	mov	r2, r3
 80044cc:	6979      	ldr	r1, [r7, #20]
 80044ce:	f003 fba1 	bl	8007c14 <USB_EP0StartXfer>
 80044d2:	e008      	b.n	80044e6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6818      	ldr	r0, [r3, #0]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	461a      	mov	r2, r3
 80044e0:	6979      	ldr	r1, [r7, #20]
 80044e2:	f003 f953 	bl	800778c <USB_EPStartXfer>
  }

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3718      	adds	r7, #24
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	460b      	mov	r3, r1
 80044fa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80044fc:	78fb      	ldrb	r3, [r7, #3]
 80044fe:	f003 020f 	and.w	r2, r3, #15
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	4613      	mov	r3, r2
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	1a9b      	subs	r3, r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	440b      	add	r3, r1
 800450e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004512:	681b      	ldr	r3, [r3, #0]
}
 8004514:	4618      	mov	r0, r3
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	607a      	str	r2, [r7, #4]
 800452a:	603b      	str	r3, [r7, #0]
 800452c:	460b      	mov	r3, r1
 800452e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004530:	7afb      	ldrb	r3, [r7, #11]
 8004532:	f003 020f 	and.w	r2, r3, #15
 8004536:	4613      	mov	r3, r2
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	1a9b      	subs	r3, r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	3338      	adds	r3, #56	; 0x38
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	4413      	add	r3, r2
 8004544:	3304      	adds	r3, #4
 8004546:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2200      	movs	r2, #0
 8004558:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2201      	movs	r2, #1
 800455e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004560:	7afb      	ldrb	r3, [r7, #11]
 8004562:	f003 030f 	and.w	r3, r3, #15
 8004566:	b2da      	uxtb	r2, r3
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d102      	bne.n	800457a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800457a:	7afb      	ldrb	r3, [r7, #11]
 800457c:	f003 030f 	and.w	r3, r3, #15
 8004580:	2b00      	cmp	r3, #0
 8004582:	d109      	bne.n	8004598 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6818      	ldr	r0, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	b2db      	uxtb	r3, r3
 800458e:	461a      	mov	r2, r3
 8004590:	6979      	ldr	r1, [r7, #20]
 8004592:	f003 fb3f 	bl	8007c14 <USB_EP0StartXfer>
 8004596:	e008      	b.n	80045aa <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6818      	ldr	r0, [r3, #0]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	691b      	ldr	r3, [r3, #16]
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	461a      	mov	r2, r3
 80045a4:	6979      	ldr	r1, [r7, #20]
 80045a6:	f003 f8f1 	bl	800778c <USB_EPStartXfer>
  }

  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3718      	adds	r7, #24
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	460b      	mov	r3, r1
 80045be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80045c0:	78fb      	ldrb	r3, [r7, #3]
 80045c2:	f003 020f 	and.w	r2, r3, #15
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d901      	bls.n	80045d2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e050      	b.n	8004674 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80045d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	da0f      	bge.n	80045fa <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045da:	78fb      	ldrb	r3, [r7, #3]
 80045dc:	f003 020f 	and.w	r2, r3, #15
 80045e0:	4613      	mov	r3, r2
 80045e2:	00db      	lsls	r3, r3, #3
 80045e4:	1a9b      	subs	r3, r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	3338      	adds	r3, #56	; 0x38
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	4413      	add	r3, r2
 80045ee:	3304      	adds	r3, #4
 80045f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	705a      	strb	r2, [r3, #1]
 80045f8:	e00d      	b.n	8004616 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80045fa:	78fa      	ldrb	r2, [r7, #3]
 80045fc:	4613      	mov	r3, r2
 80045fe:	00db      	lsls	r3, r3, #3
 8004600:	1a9b      	subs	r3, r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	4413      	add	r3, r2
 800460c:	3304      	adds	r3, #4
 800460e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2201      	movs	r2, #1
 800461a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800461c:	78fb      	ldrb	r3, [r7, #3]
 800461e:	f003 030f 	and.w	r3, r3, #15
 8004622:	b2da      	uxtb	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800462e:	2b01      	cmp	r3, #1
 8004630:	d101      	bne.n	8004636 <HAL_PCD_EP_SetStall+0x82>
 8004632:	2302      	movs	r3, #2
 8004634:	e01e      	b.n	8004674 <HAL_PCD_EP_SetStall+0xc0>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2201      	movs	r2, #1
 800463a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68f9      	ldr	r1, [r7, #12]
 8004644:	4618      	mov	r0, r3
 8004646:	f003 fc96 	bl	8007f76 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800464a:	78fb      	ldrb	r3, [r7, #3]
 800464c:	f003 030f 	and.w	r3, r3, #15
 8004650:	2b00      	cmp	r3, #0
 8004652:	d10a      	bne.n	800466a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6818      	ldr	r0, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	b2d9      	uxtb	r1, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004664:	461a      	mov	r2, r3
 8004666:	f003 fe87 	bl	8008378 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	460b      	mov	r3, r1
 8004686:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	f003 020f 	and.w	r2, r3, #15
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	429a      	cmp	r2, r3
 8004694:	d901      	bls.n	800469a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e042      	b.n	8004720 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800469a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	da0f      	bge.n	80046c2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046a2:	78fb      	ldrb	r3, [r7, #3]
 80046a4:	f003 020f 	and.w	r2, r3, #15
 80046a8:	4613      	mov	r3, r2
 80046aa:	00db      	lsls	r3, r3, #3
 80046ac:	1a9b      	subs	r3, r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	3338      	adds	r3, #56	; 0x38
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	4413      	add	r3, r2
 80046b6:	3304      	adds	r3, #4
 80046b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2201      	movs	r2, #1
 80046be:	705a      	strb	r2, [r3, #1]
 80046c0:	e00f      	b.n	80046e2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046c2:	78fb      	ldrb	r3, [r7, #3]
 80046c4:	f003 020f 	and.w	r2, r3, #15
 80046c8:	4613      	mov	r3, r2
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	1a9b      	subs	r3, r3, r2
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	4413      	add	r3, r2
 80046d8:	3304      	adds	r3, #4
 80046da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2200      	movs	r2, #0
 80046e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046e8:	78fb      	ldrb	r3, [r7, #3]
 80046ea:	f003 030f 	and.w	r3, r3, #15
 80046ee:	b2da      	uxtb	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d101      	bne.n	8004702 <HAL_PCD_EP_ClrStall+0x86>
 80046fe:	2302      	movs	r3, #2
 8004700:	e00e      	b.n	8004720 <HAL_PCD_EP_ClrStall+0xa4>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68f9      	ldr	r1, [r7, #12]
 8004710:	4618      	mov	r0, r3
 8004712:	f003 fc9e 	bl	8008052 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b08a      	sub	sp, #40	; 0x28
 800472c:	af02      	add	r7, sp, #8
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800473c:	683a      	ldr	r2, [r7, #0]
 800473e:	4613      	mov	r3, r2
 8004740:	00db      	lsls	r3, r3, #3
 8004742:	1a9b      	subs	r3, r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	3338      	adds	r3, #56	; 0x38
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	4413      	add	r3, r2
 800474c:	3304      	adds	r3, #4
 800474e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	699a      	ldr	r2, [r3, #24]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	429a      	cmp	r2, r3
 800475a:	d901      	bls.n	8004760 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e06c      	b.n	800483a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	695a      	ldr	r2, [r3, #20]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	69fa      	ldr	r2, [r7, #28]
 8004772:	429a      	cmp	r2, r3
 8004774:	d902      	bls.n	800477c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	3303      	adds	r3, #3
 8004780:	089b      	lsrs	r3, r3, #2
 8004782:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004784:	e02b      	b.n	80047de <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	695a      	ldr	r2, [r3, #20]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	69fa      	ldr	r2, [r7, #28]
 8004798:	429a      	cmp	r2, r3
 800479a:	d902      	bls.n	80047a2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	3303      	adds	r3, #3
 80047a6:	089b      	lsrs	r3, r3, #2
 80047a8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	68d9      	ldr	r1, [r3, #12]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	b2da      	uxtb	r2, r3
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	4603      	mov	r3, r0
 80047c0:	6978      	ldr	r0, [r7, #20]
 80047c2:	f003 fb7a 	bl	8007eba <USB_WritePacket>

    ep->xfer_buff  += len;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	68da      	ldr	r2, [r3, #12]
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	441a      	add	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	699a      	ldr	r2, [r3, #24]
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	441a      	add	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	015a      	lsls	r2, r3, #5
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	4413      	add	r3, r2
 80047e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d809      	bhi.n	8004808 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	699a      	ldr	r2, [r3, #24]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d203      	bcs.n	8004808 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1be      	bne.n	8004786 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	695a      	ldr	r2, [r3, #20]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	429a      	cmp	r2, r3
 8004812:	d811      	bhi.n	8004838 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	2201      	movs	r2, #1
 800481c:	fa02 f303 	lsl.w	r3, r2, r3
 8004820:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004828:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	43db      	mvns	r3, r3
 800482e:	6939      	ldr	r1, [r7, #16]
 8004830:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004834:	4013      	ands	r3, r2
 8004836:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004838:	2300      	movs	r3, #0
}
 800483a:	4618      	mov	r0, r3
 800483c:	3720      	adds	r7, #32
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
	...

08004844 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	333c      	adds	r3, #60	; 0x3c
 800485c:	3304      	adds	r3, #4
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	015a      	lsls	r2, r3, #5
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	4413      	add	r3, r2
 800486a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	2b01      	cmp	r3, #1
 8004878:	f040 80a0 	bne.w	80049bc <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	f003 0308 	and.w	r3, r3, #8
 8004882:	2b00      	cmp	r3, #0
 8004884:	d015      	beq.n	80048b2 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4a72      	ldr	r2, [pc, #456]	; (8004a54 <PCD_EP_OutXfrComplete_int+0x210>)
 800488a:	4293      	cmp	r3, r2
 800488c:	f240 80dd 	bls.w	8004a4a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 80d7 	beq.w	8004a4a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	015a      	lsls	r2, r3, #5
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	4413      	add	r3, r2
 80048a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048a8:	461a      	mov	r2, r3
 80048aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ae:	6093      	str	r3, [r2, #8]
 80048b0:	e0cb      	b.n	8004a4a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f003 0320 	and.w	r3, r3, #32
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d009      	beq.n	80048d0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	015a      	lsls	r2, r3, #5
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	4413      	add	r3, r2
 80048c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048c8:	461a      	mov	r2, r3
 80048ca:	2320      	movs	r3, #32
 80048cc:	6093      	str	r3, [r2, #8]
 80048ce:	e0bc      	b.n	8004a4a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f040 80b7 	bne.w	8004a4a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	4a5d      	ldr	r2, [pc, #372]	; (8004a54 <PCD_EP_OutXfrComplete_int+0x210>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d90f      	bls.n	8004904 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00a      	beq.n	8004904 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	015a      	lsls	r2, r3, #5
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	4413      	add	r3, r2
 80048f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048fa:	461a      	mov	r2, r3
 80048fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004900:	6093      	str	r3, [r2, #8]
 8004902:	e0a2      	b.n	8004a4a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004904:	6879      	ldr	r1, [r7, #4]
 8004906:	683a      	ldr	r2, [r7, #0]
 8004908:	4613      	mov	r3, r2
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	1a9b      	subs	r3, r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	440b      	add	r3, r1
 8004912:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004916:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	0159      	lsls	r1, r3, #5
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	440b      	add	r3, r1
 8004920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800492a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	683a      	ldr	r2, [r7, #0]
 8004930:	4613      	mov	r3, r2
 8004932:	00db      	lsls	r3, r3, #3
 8004934:	1a9b      	subs	r3, r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4403      	add	r3, r0
 800493a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800493e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004940:	6879      	ldr	r1, [r7, #4]
 8004942:	683a      	ldr	r2, [r7, #0]
 8004944:	4613      	mov	r3, r2
 8004946:	00db      	lsls	r3, r3, #3
 8004948:	1a9b      	subs	r3, r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	440b      	add	r3, r1
 800494e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004952:	6819      	ldr	r1, [r3, #0]
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	4613      	mov	r3, r2
 800495a:	00db      	lsls	r3, r3, #3
 800495c:	1a9b      	subs	r3, r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4403      	add	r3, r0
 8004962:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4419      	add	r1, r3
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	683a      	ldr	r2, [r7, #0]
 800496e:	4613      	mov	r3, r2
 8004970:	00db      	lsls	r3, r3, #3
 8004972:	1a9b      	subs	r3, r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	4403      	add	r3, r0
 8004978:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800497c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d114      	bne.n	80049ae <PCD_EP_OutXfrComplete_int+0x16a>
 8004984:	6879      	ldr	r1, [r7, #4]
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	4613      	mov	r3, r2
 800498a:	00db      	lsls	r3, r3, #3
 800498c:	1a9b      	subs	r3, r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	440b      	add	r3, r1
 8004992:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d108      	bne.n	80049ae <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6818      	ldr	r0, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80049a6:	461a      	mov	r2, r3
 80049a8:	2101      	movs	r1, #1
 80049aa:	f003 fce5 	bl	8008378 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	4619      	mov	r1, r3
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f005 fbfb 	bl	800a1b0 <HAL_PCD_DataOutStageCallback>
 80049ba:	e046      	b.n	8004a4a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	4a26      	ldr	r2, [pc, #152]	; (8004a58 <PCD_EP_OutXfrComplete_int+0x214>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d124      	bne.n	8004a0e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	015a      	lsls	r2, r3, #5
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	4413      	add	r3, r2
 80049d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049da:	461a      	mov	r2, r3
 80049dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049e0:	6093      	str	r3, [r2, #8]
 80049e2:	e032      	b.n	8004a4a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	f003 0320 	and.w	r3, r3, #32
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d008      	beq.n	8004a00 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	015a      	lsls	r2, r3, #5
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	4413      	add	r3, r2
 80049f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049fa:	461a      	mov	r2, r3
 80049fc:	2320      	movs	r3, #32
 80049fe:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	4619      	mov	r1, r3
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f005 fbd2 	bl	800a1b0 <HAL_PCD_DataOutStageCallback>
 8004a0c:	e01d      	b.n	8004a4a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d114      	bne.n	8004a3e <PCD_EP_OutXfrComplete_int+0x1fa>
 8004a14:	6879      	ldr	r1, [r7, #4]
 8004a16:	683a      	ldr	r2, [r7, #0]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	1a9b      	subs	r3, r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	440b      	add	r3, r1
 8004a22:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d108      	bne.n	8004a3e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6818      	ldr	r0, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004a36:	461a      	mov	r2, r3
 8004a38:	2100      	movs	r1, #0
 8004a3a:	f003 fc9d 	bl	8008378 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	4619      	mov	r1, r3
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f005 fbb3 	bl	800a1b0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3718      	adds	r7, #24
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	4f54300a 	.word	0x4f54300a
 8004a58:	4f54310a 	.word	0x4f54310a

08004a5c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b086      	sub	sp, #24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	333c      	adds	r3, #60	; 0x3c
 8004a74:	3304      	adds	r3, #4
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	015a      	lsls	r2, r3, #5
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	4413      	add	r3, r2
 8004a82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	4a15      	ldr	r2, [pc, #84]	; (8004ae4 <PCD_EP_OutSetupPacket_int+0x88>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d90e      	bls.n	8004ab0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d009      	beq.n	8004ab0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	015a      	lsls	r2, r3, #5
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f005 fb6b 	bl	800a18c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	4a0a      	ldr	r2, [pc, #40]	; (8004ae4 <PCD_EP_OutSetupPacket_int+0x88>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d90c      	bls.n	8004ad8 <PCD_EP_OutSetupPacket_int+0x7c>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d108      	bne.n	8004ad8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6818      	ldr	r0, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	f003 fc50 	bl	8008378 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3718      	adds	r7, #24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	4f54300a 	.word	0x4f54300a

08004ae8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b085      	sub	sp, #20
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	460b      	mov	r3, r1
 8004af2:	70fb      	strb	r3, [r7, #3]
 8004af4:	4613      	mov	r3, r2
 8004af6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004b00:	78fb      	ldrb	r3, [r7, #3]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d107      	bne.n	8004b16 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004b06:	883b      	ldrh	r3, [r7, #0]
 8004b08:	0419      	lsls	r1, r3, #16
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68ba      	ldr	r2, [r7, #8]
 8004b10:	430a      	orrs	r2, r1
 8004b12:	629a      	str	r2, [r3, #40]	; 0x28
 8004b14:	e028      	b.n	8004b68 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b1c:	0c1b      	lsrs	r3, r3, #16
 8004b1e:	68ba      	ldr	r2, [r7, #8]
 8004b20:	4413      	add	r3, r2
 8004b22:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004b24:	2300      	movs	r3, #0
 8004b26:	73fb      	strb	r3, [r7, #15]
 8004b28:	e00d      	b.n	8004b46 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	7bfb      	ldrb	r3, [r7, #15]
 8004b30:	3340      	adds	r3, #64	; 0x40
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	4413      	add	r3, r2
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	0c1b      	lsrs	r3, r3, #16
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004b40:	7bfb      	ldrb	r3, [r7, #15]
 8004b42:	3301      	adds	r3, #1
 8004b44:	73fb      	strb	r3, [r7, #15]
 8004b46:	7bfa      	ldrb	r2, [r7, #15]
 8004b48:	78fb      	ldrb	r3, [r7, #3]
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d3ec      	bcc.n	8004b2a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004b50:	883b      	ldrh	r3, [r7, #0]
 8004b52:	0418      	lsls	r0, r3, #16
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6819      	ldr	r1, [r3, #0]
 8004b58:	78fb      	ldrb	r3, [r7, #3]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	68ba      	ldr	r2, [r7, #8]
 8004b5e:	4302      	orrs	r2, r0
 8004b60:	3340      	adds	r3, #64	; 0x40
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	440b      	add	r3, r1
 8004b66:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3714      	adds	r7, #20
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr

08004b76 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004b76:	b480      	push	{r7}
 8004b78:	b083      	sub	sp, #12
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
 8004b7e:	460b      	mov	r3, r1
 8004b80:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	887a      	ldrh	r2, [r7, #2]
 8004b88:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004b8a:	2300      	movs	r3, #0
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e25b      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d075      	beq.n	8004cba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004bce:	4ba3      	ldr	r3, [pc, #652]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f003 030c 	and.w	r3, r3, #12
 8004bd6:	2b04      	cmp	r3, #4
 8004bd8:	d00c      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bda:	4ba0      	ldr	r3, [pc, #640]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004be2:	2b08      	cmp	r3, #8
 8004be4:	d112      	bne.n	8004c0c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004be6:	4b9d      	ldr	r3, [pc, #628]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004bf2:	d10b      	bne.n	8004c0c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bf4:	4b99      	ldr	r3, [pc, #612]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d05b      	beq.n	8004cb8 <HAL_RCC_OscConfig+0x108>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d157      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e236      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c14:	d106      	bne.n	8004c24 <HAL_RCC_OscConfig+0x74>
 8004c16:	4b91      	ldr	r3, [pc, #580]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a90      	ldr	r2, [pc, #576]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c20:	6013      	str	r3, [r2, #0]
 8004c22:	e01d      	b.n	8004c60 <HAL_RCC_OscConfig+0xb0>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c2c:	d10c      	bne.n	8004c48 <HAL_RCC_OscConfig+0x98>
 8004c2e:	4b8b      	ldr	r3, [pc, #556]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a8a      	ldr	r2, [pc, #552]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c38:	6013      	str	r3, [r2, #0]
 8004c3a:	4b88      	ldr	r3, [pc, #544]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a87      	ldr	r2, [pc, #540]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c44:	6013      	str	r3, [r2, #0]
 8004c46:	e00b      	b.n	8004c60 <HAL_RCC_OscConfig+0xb0>
 8004c48:	4b84      	ldr	r3, [pc, #528]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a83      	ldr	r2, [pc, #524]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c52:	6013      	str	r3, [r2, #0]
 8004c54:	4b81      	ldr	r3, [pc, #516]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a80      	ldr	r2, [pc, #512]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d013      	beq.n	8004c90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c68:	f7fd ff82 	bl	8002b70 <HAL_GetTick>
 8004c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c6e:	e008      	b.n	8004c82 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c70:	f7fd ff7e 	bl	8002b70 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	2b64      	cmp	r3, #100	; 0x64
 8004c7c:	d901      	bls.n	8004c82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e1fb      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c82:	4b76      	ldr	r3, [pc, #472]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d0f0      	beq.n	8004c70 <HAL_RCC_OscConfig+0xc0>
 8004c8e:	e014      	b.n	8004cba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c90:	f7fd ff6e 	bl	8002b70 <HAL_GetTick>
 8004c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c96:	e008      	b.n	8004caa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c98:	f7fd ff6a 	bl	8002b70 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b64      	cmp	r3, #100	; 0x64
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e1e7      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004caa:	4b6c      	ldr	r3, [pc, #432]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1f0      	bne.n	8004c98 <HAL_RCC_OscConfig+0xe8>
 8004cb6:	e000      	b.n	8004cba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d063      	beq.n	8004d8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004cc6:	4b65      	ldr	r3, [pc, #404]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 030c 	and.w	r3, r3, #12
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00b      	beq.n	8004cea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cd2:	4b62      	ldr	r3, [pc, #392]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004cda:	2b08      	cmp	r3, #8
 8004cdc:	d11c      	bne.n	8004d18 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cde:	4b5f      	ldr	r3, [pc, #380]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d116      	bne.n	8004d18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cea:	4b5c      	ldr	r3, [pc, #368]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d005      	beq.n	8004d02 <HAL_RCC_OscConfig+0x152>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d001      	beq.n	8004d02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e1bb      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d02:	4b56      	ldr	r3, [pc, #344]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	00db      	lsls	r3, r3, #3
 8004d10:	4952      	ldr	r1, [pc, #328]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d12:	4313      	orrs	r3, r2
 8004d14:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d16:	e03a      	b.n	8004d8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d020      	beq.n	8004d62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d20:	4b4f      	ldr	r3, [pc, #316]	; (8004e60 <HAL_RCC_OscConfig+0x2b0>)
 8004d22:	2201      	movs	r2, #1
 8004d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d26:	f7fd ff23 	bl	8002b70 <HAL_GetTick>
 8004d2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d2c:	e008      	b.n	8004d40 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d2e:	f7fd ff1f 	bl	8002b70 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d901      	bls.n	8004d40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e19c      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d40:	4b46      	ldr	r3, [pc, #280]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d0f0      	beq.n	8004d2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d4c:	4b43      	ldr	r3, [pc, #268]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	00db      	lsls	r3, r3, #3
 8004d5a:	4940      	ldr	r1, [pc, #256]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	600b      	str	r3, [r1, #0]
 8004d60:	e015      	b.n	8004d8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d62:	4b3f      	ldr	r3, [pc, #252]	; (8004e60 <HAL_RCC_OscConfig+0x2b0>)
 8004d64:	2200      	movs	r2, #0
 8004d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d68:	f7fd ff02 	bl	8002b70 <HAL_GetTick>
 8004d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d6e:	e008      	b.n	8004d82 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d70:	f7fd fefe 	bl	8002b70 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	d901      	bls.n	8004d82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e17b      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d82:	4b36      	ldr	r3, [pc, #216]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0302 	and.w	r3, r3, #2
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1f0      	bne.n	8004d70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0308 	and.w	r3, r3, #8
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d030      	beq.n	8004dfc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d016      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004da2:	4b30      	ldr	r3, [pc, #192]	; (8004e64 <HAL_RCC_OscConfig+0x2b4>)
 8004da4:	2201      	movs	r2, #1
 8004da6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004da8:	f7fd fee2 	bl	8002b70 <HAL_GetTick>
 8004dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dae:	e008      	b.n	8004dc2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004db0:	f7fd fede 	bl	8002b70 <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d901      	bls.n	8004dc2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	e15b      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dc2:	4b26      	ldr	r3, [pc, #152]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004dc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dc6:	f003 0302 	and.w	r3, r3, #2
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d0f0      	beq.n	8004db0 <HAL_RCC_OscConfig+0x200>
 8004dce:	e015      	b.n	8004dfc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dd0:	4b24      	ldr	r3, [pc, #144]	; (8004e64 <HAL_RCC_OscConfig+0x2b4>)
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dd6:	f7fd fecb 	bl	8002b70 <HAL_GetTick>
 8004dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ddc:	e008      	b.n	8004df0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dde:	f7fd fec7 	bl	8002b70 <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d901      	bls.n	8004df0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e144      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004df0:	4b1a      	ldr	r3, [pc, #104]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004df2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1f0      	bne.n	8004dde <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0304 	and.w	r3, r3, #4
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 80a0 	beq.w	8004f4a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e0e:	4b13      	ldr	r3, [pc, #76]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10f      	bne.n	8004e3a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	60bb      	str	r3, [r7, #8]
 8004e1e:	4b0f      	ldr	r3, [pc, #60]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e22:	4a0e      	ldr	r2, [pc, #56]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004e24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e28:	6413      	str	r3, [r2, #64]	; 0x40
 8004e2a:	4b0c      	ldr	r3, [pc, #48]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e32:	60bb      	str	r3, [r7, #8]
 8004e34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e36:	2301      	movs	r3, #1
 8004e38:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e3a:	4b0b      	ldr	r3, [pc, #44]	; (8004e68 <HAL_RCC_OscConfig+0x2b8>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d121      	bne.n	8004e8a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e46:	4b08      	ldr	r3, [pc, #32]	; (8004e68 <HAL_RCC_OscConfig+0x2b8>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a07      	ldr	r2, [pc, #28]	; (8004e68 <HAL_RCC_OscConfig+0x2b8>)
 8004e4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e52:	f7fd fe8d 	bl	8002b70 <HAL_GetTick>
 8004e56:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e58:	e011      	b.n	8004e7e <HAL_RCC_OscConfig+0x2ce>
 8004e5a:	bf00      	nop
 8004e5c:	40023800 	.word	0x40023800
 8004e60:	42470000 	.word	0x42470000
 8004e64:	42470e80 	.word	0x42470e80
 8004e68:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e6c:	f7fd fe80 	bl	8002b70 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e0fd      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e7e:	4b81      	ldr	r3, [pc, #516]	; (8005084 <HAL_RCC_OscConfig+0x4d4>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d0f0      	beq.n	8004e6c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d106      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x2f0>
 8004e92:	4b7d      	ldr	r3, [pc, #500]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e96:	4a7c      	ldr	r2, [pc, #496]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004e98:	f043 0301 	orr.w	r3, r3, #1
 8004e9c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e9e:	e01c      	b.n	8004eda <HAL_RCC_OscConfig+0x32a>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	2b05      	cmp	r3, #5
 8004ea6:	d10c      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x312>
 8004ea8:	4b77      	ldr	r3, [pc, #476]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eac:	4a76      	ldr	r2, [pc, #472]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004eae:	f043 0304 	orr.w	r3, r3, #4
 8004eb2:	6713      	str	r3, [r2, #112]	; 0x70
 8004eb4:	4b74      	ldr	r3, [pc, #464]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eb8:	4a73      	ldr	r2, [pc, #460]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004eba:	f043 0301 	orr.w	r3, r3, #1
 8004ebe:	6713      	str	r3, [r2, #112]	; 0x70
 8004ec0:	e00b      	b.n	8004eda <HAL_RCC_OscConfig+0x32a>
 8004ec2:	4b71      	ldr	r3, [pc, #452]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ec6:	4a70      	ldr	r2, [pc, #448]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004ec8:	f023 0301 	bic.w	r3, r3, #1
 8004ecc:	6713      	str	r3, [r2, #112]	; 0x70
 8004ece:	4b6e      	ldr	r3, [pc, #440]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ed2:	4a6d      	ldr	r2, [pc, #436]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004ed4:	f023 0304 	bic.w	r3, r3, #4
 8004ed8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d015      	beq.n	8004f0e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee2:	f7fd fe45 	bl	8002b70 <HAL_GetTick>
 8004ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ee8:	e00a      	b.n	8004f00 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004eea:	f7fd fe41 	bl	8002b70 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d901      	bls.n	8004f00 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e0bc      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f00:	4b61      	ldr	r3, [pc, #388]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004f02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f04:	f003 0302 	and.w	r3, r3, #2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d0ee      	beq.n	8004eea <HAL_RCC_OscConfig+0x33a>
 8004f0c:	e014      	b.n	8004f38 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f0e:	f7fd fe2f 	bl	8002b70 <HAL_GetTick>
 8004f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f14:	e00a      	b.n	8004f2c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f16:	f7fd fe2b 	bl	8002b70 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d901      	bls.n	8004f2c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e0a6      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f2c:	4b56      	ldr	r3, [pc, #344]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f30:	f003 0302 	and.w	r3, r3, #2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1ee      	bne.n	8004f16 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f38:	7dfb      	ldrb	r3, [r7, #23]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d105      	bne.n	8004f4a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f3e:	4b52      	ldr	r3, [pc, #328]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f42:	4a51      	ldr	r2, [pc, #324]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004f44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f48:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	f000 8092 	beq.w	8005078 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f54:	4b4c      	ldr	r3, [pc, #304]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	f003 030c 	and.w	r3, r3, #12
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	d05c      	beq.n	800501a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d141      	bne.n	8004fec <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f68:	4b48      	ldr	r3, [pc, #288]	; (800508c <HAL_RCC_OscConfig+0x4dc>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f6e:	f7fd fdff 	bl	8002b70 <HAL_GetTick>
 8004f72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f74:	e008      	b.n	8004f88 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f76:	f7fd fdfb 	bl	8002b70 <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d901      	bls.n	8004f88 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e078      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f88:	4b3f      	ldr	r3, [pc, #252]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1f0      	bne.n	8004f76 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	69da      	ldr	r2, [r3, #28]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a1b      	ldr	r3, [r3, #32]
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa2:	019b      	lsls	r3, r3, #6
 8004fa4:	431a      	orrs	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004faa:	085b      	lsrs	r3, r3, #1
 8004fac:	3b01      	subs	r3, #1
 8004fae:	041b      	lsls	r3, r3, #16
 8004fb0:	431a      	orrs	r2, r3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb6:	061b      	lsls	r3, r3, #24
 8004fb8:	4933      	ldr	r1, [pc, #204]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fbe:	4b33      	ldr	r3, [pc, #204]	; (800508c <HAL_RCC_OscConfig+0x4dc>)
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc4:	f7fd fdd4 	bl	8002b70 <HAL_GetTick>
 8004fc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fca:	e008      	b.n	8004fde <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fcc:	f7fd fdd0 	bl	8002b70 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e04d      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fde:	4b2a      	ldr	r3, [pc, #168]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0f0      	beq.n	8004fcc <HAL_RCC_OscConfig+0x41c>
 8004fea:	e045      	b.n	8005078 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fec:	4b27      	ldr	r3, [pc, #156]	; (800508c <HAL_RCC_OscConfig+0x4dc>)
 8004fee:	2200      	movs	r2, #0
 8004ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff2:	f7fd fdbd 	bl	8002b70 <HAL_GetTick>
 8004ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ff8:	e008      	b.n	800500c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ffa:	f7fd fdb9 	bl	8002b70 <HAL_GetTick>
 8004ffe:	4602      	mov	r2, r0
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	2b02      	cmp	r3, #2
 8005006:	d901      	bls.n	800500c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e036      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800500c:	4b1e      	ldr	r3, [pc, #120]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1f0      	bne.n	8004ffa <HAL_RCC_OscConfig+0x44a>
 8005018:	e02e      	b.n	8005078 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	699b      	ldr	r3, [r3, #24]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d101      	bne.n	8005026 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e029      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005026:	4b18      	ldr	r3, [pc, #96]	; (8005088 <HAL_RCC_OscConfig+0x4d8>)
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	69db      	ldr	r3, [r3, #28]
 8005036:	429a      	cmp	r2, r3
 8005038:	d11c      	bne.n	8005074 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005044:	429a      	cmp	r2, r3
 8005046:	d115      	bne.n	8005074 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800504e:	4013      	ands	r3, r2
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005054:	4293      	cmp	r3, r2
 8005056:	d10d      	bne.n	8005074 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005062:	429a      	cmp	r2, r3
 8005064:	d106      	bne.n	8005074 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005070:	429a      	cmp	r2, r3
 8005072:	d001      	beq.n	8005078 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e000      	b.n	800507a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3718      	adds	r7, #24
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	40007000 	.word	0x40007000
 8005088:	40023800 	.word	0x40023800
 800508c:	42470060 	.word	0x42470060

08005090 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d101      	bne.n	80050a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e0cc      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050a4:	4b68      	ldr	r3, [pc, #416]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 030f 	and.w	r3, r3, #15
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d90c      	bls.n	80050cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050b2:	4b65      	ldr	r3, [pc, #404]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ba:	4b63      	ldr	r3, [pc, #396]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 030f 	and.w	r3, r3, #15
 80050c2:	683a      	ldr	r2, [r7, #0]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d001      	beq.n	80050cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e0b8      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0302 	and.w	r3, r3, #2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d020      	beq.n	800511a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0304 	and.w	r3, r3, #4
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d005      	beq.n	80050f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050e4:	4b59      	ldr	r3, [pc, #356]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	4a58      	ldr	r2, [pc, #352]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80050ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80050ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0308 	and.w	r3, r3, #8
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d005      	beq.n	8005108 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050fc:	4b53      	ldr	r3, [pc, #332]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	4a52      	ldr	r2, [pc, #328]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005102:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005106:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005108:	4b50      	ldr	r3, [pc, #320]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	494d      	ldr	r1, [pc, #308]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005116:	4313      	orrs	r3, r2
 8005118:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d044      	beq.n	80051b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d107      	bne.n	800513e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800512e:	4b47      	ldr	r3, [pc, #284]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d119      	bne.n	800516e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e07f      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2b02      	cmp	r3, #2
 8005144:	d003      	beq.n	800514e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800514a:	2b03      	cmp	r3, #3
 800514c:	d107      	bne.n	800515e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800514e:	4b3f      	ldr	r3, [pc, #252]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d109      	bne.n	800516e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e06f      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800515e:	4b3b      	ldr	r3, [pc, #236]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e067      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800516e:	4b37      	ldr	r3, [pc, #220]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f023 0203 	bic.w	r2, r3, #3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	4934      	ldr	r1, [pc, #208]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 800517c:	4313      	orrs	r3, r2
 800517e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005180:	f7fd fcf6 	bl	8002b70 <HAL_GetTick>
 8005184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005186:	e00a      	b.n	800519e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005188:	f7fd fcf2 	bl	8002b70 <HAL_GetTick>
 800518c:	4602      	mov	r2, r0
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	f241 3288 	movw	r2, #5000	; 0x1388
 8005196:	4293      	cmp	r3, r2
 8005198:	d901      	bls.n	800519e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e04f      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800519e:	4b2b      	ldr	r3, [pc, #172]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f003 020c 	and.w	r2, r3, #12
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d1eb      	bne.n	8005188 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051b0:	4b25      	ldr	r3, [pc, #148]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 030f 	and.w	r3, r3, #15
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d20c      	bcs.n	80051d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051be:	4b22      	ldr	r3, [pc, #136]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	b2d2      	uxtb	r2, r2
 80051c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051c6:	4b20      	ldr	r3, [pc, #128]	; (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 030f 	and.w	r3, r3, #15
 80051ce:	683a      	ldr	r2, [r7, #0]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d001      	beq.n	80051d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e032      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0304 	and.w	r3, r3, #4
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d008      	beq.n	80051f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051e4:	4b19      	ldr	r3, [pc, #100]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	4916      	ldr	r1, [pc, #88]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0308 	and.w	r3, r3, #8
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d009      	beq.n	8005216 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005202:	4b12      	ldr	r3, [pc, #72]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	490e      	ldr	r1, [pc, #56]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005212:	4313      	orrs	r3, r2
 8005214:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005216:	f000 f821 	bl	800525c <HAL_RCC_GetSysClockFreq>
 800521a:	4601      	mov	r1, r0
 800521c:	4b0b      	ldr	r3, [pc, #44]	; (800524c <HAL_RCC_ClockConfig+0x1bc>)
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	091b      	lsrs	r3, r3, #4
 8005222:	f003 030f 	and.w	r3, r3, #15
 8005226:	4a0a      	ldr	r2, [pc, #40]	; (8005250 <HAL_RCC_ClockConfig+0x1c0>)
 8005228:	5cd3      	ldrb	r3, [r2, r3]
 800522a:	fa21 f303 	lsr.w	r3, r1, r3
 800522e:	4a09      	ldr	r2, [pc, #36]	; (8005254 <HAL_RCC_ClockConfig+0x1c4>)
 8005230:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005232:	4b09      	ldr	r3, [pc, #36]	; (8005258 <HAL_RCC_ClockConfig+0x1c8>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4618      	mov	r0, r3
 8005238:	f7fd fc56 	bl	8002ae8 <HAL_InitTick>

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	40023c00 	.word	0x40023c00
 800524c:	40023800 	.word	0x40023800
 8005250:	0800c848 	.word	0x0800c848
 8005254:	20000028 	.word	0x20000028
 8005258:	2000002c 	.word	0x2000002c

0800525c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800525c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005262:	2300      	movs	r3, #0
 8005264:	607b      	str	r3, [r7, #4]
 8005266:	2300      	movs	r3, #0
 8005268:	60fb      	str	r3, [r7, #12]
 800526a:	2300      	movs	r3, #0
 800526c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005272:	4b63      	ldr	r3, [pc, #396]	; (8005400 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	f003 030c 	and.w	r3, r3, #12
 800527a:	2b04      	cmp	r3, #4
 800527c:	d007      	beq.n	800528e <HAL_RCC_GetSysClockFreq+0x32>
 800527e:	2b08      	cmp	r3, #8
 8005280:	d008      	beq.n	8005294 <HAL_RCC_GetSysClockFreq+0x38>
 8005282:	2b00      	cmp	r3, #0
 8005284:	f040 80b4 	bne.w	80053f0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005288:	4b5e      	ldr	r3, [pc, #376]	; (8005404 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800528a:	60bb      	str	r3, [r7, #8]
       break;
 800528c:	e0b3      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800528e:	4b5d      	ldr	r3, [pc, #372]	; (8005404 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005290:	60bb      	str	r3, [r7, #8]
      break;
 8005292:	e0b0      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005294:	4b5a      	ldr	r3, [pc, #360]	; (8005400 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800529c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800529e:	4b58      	ldr	r3, [pc, #352]	; (8005400 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d04a      	beq.n	8005340 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052aa:	4b55      	ldr	r3, [pc, #340]	; (8005400 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	099b      	lsrs	r3, r3, #6
 80052b0:	f04f 0400 	mov.w	r4, #0
 80052b4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80052b8:	f04f 0200 	mov.w	r2, #0
 80052bc:	ea03 0501 	and.w	r5, r3, r1
 80052c0:	ea04 0602 	and.w	r6, r4, r2
 80052c4:	4629      	mov	r1, r5
 80052c6:	4632      	mov	r2, r6
 80052c8:	f04f 0300 	mov.w	r3, #0
 80052cc:	f04f 0400 	mov.w	r4, #0
 80052d0:	0154      	lsls	r4, r2, #5
 80052d2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80052d6:	014b      	lsls	r3, r1, #5
 80052d8:	4619      	mov	r1, r3
 80052da:	4622      	mov	r2, r4
 80052dc:	1b49      	subs	r1, r1, r5
 80052de:	eb62 0206 	sbc.w	r2, r2, r6
 80052e2:	f04f 0300 	mov.w	r3, #0
 80052e6:	f04f 0400 	mov.w	r4, #0
 80052ea:	0194      	lsls	r4, r2, #6
 80052ec:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80052f0:	018b      	lsls	r3, r1, #6
 80052f2:	1a5b      	subs	r3, r3, r1
 80052f4:	eb64 0402 	sbc.w	r4, r4, r2
 80052f8:	f04f 0100 	mov.w	r1, #0
 80052fc:	f04f 0200 	mov.w	r2, #0
 8005300:	00e2      	lsls	r2, r4, #3
 8005302:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005306:	00d9      	lsls	r1, r3, #3
 8005308:	460b      	mov	r3, r1
 800530a:	4614      	mov	r4, r2
 800530c:	195b      	adds	r3, r3, r5
 800530e:	eb44 0406 	adc.w	r4, r4, r6
 8005312:	f04f 0100 	mov.w	r1, #0
 8005316:	f04f 0200 	mov.w	r2, #0
 800531a:	02a2      	lsls	r2, r4, #10
 800531c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005320:	0299      	lsls	r1, r3, #10
 8005322:	460b      	mov	r3, r1
 8005324:	4614      	mov	r4, r2
 8005326:	4618      	mov	r0, r3
 8005328:	4621      	mov	r1, r4
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f04f 0400 	mov.w	r4, #0
 8005330:	461a      	mov	r2, r3
 8005332:	4623      	mov	r3, r4
 8005334:	f7fb fc38 	bl	8000ba8 <__aeabi_uldivmod>
 8005338:	4603      	mov	r3, r0
 800533a:	460c      	mov	r4, r1
 800533c:	60fb      	str	r3, [r7, #12]
 800533e:	e049      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005340:	4b2f      	ldr	r3, [pc, #188]	; (8005400 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	099b      	lsrs	r3, r3, #6
 8005346:	f04f 0400 	mov.w	r4, #0
 800534a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800534e:	f04f 0200 	mov.w	r2, #0
 8005352:	ea03 0501 	and.w	r5, r3, r1
 8005356:	ea04 0602 	and.w	r6, r4, r2
 800535a:	4629      	mov	r1, r5
 800535c:	4632      	mov	r2, r6
 800535e:	f04f 0300 	mov.w	r3, #0
 8005362:	f04f 0400 	mov.w	r4, #0
 8005366:	0154      	lsls	r4, r2, #5
 8005368:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800536c:	014b      	lsls	r3, r1, #5
 800536e:	4619      	mov	r1, r3
 8005370:	4622      	mov	r2, r4
 8005372:	1b49      	subs	r1, r1, r5
 8005374:	eb62 0206 	sbc.w	r2, r2, r6
 8005378:	f04f 0300 	mov.w	r3, #0
 800537c:	f04f 0400 	mov.w	r4, #0
 8005380:	0194      	lsls	r4, r2, #6
 8005382:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005386:	018b      	lsls	r3, r1, #6
 8005388:	1a5b      	subs	r3, r3, r1
 800538a:	eb64 0402 	sbc.w	r4, r4, r2
 800538e:	f04f 0100 	mov.w	r1, #0
 8005392:	f04f 0200 	mov.w	r2, #0
 8005396:	00e2      	lsls	r2, r4, #3
 8005398:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800539c:	00d9      	lsls	r1, r3, #3
 800539e:	460b      	mov	r3, r1
 80053a0:	4614      	mov	r4, r2
 80053a2:	195b      	adds	r3, r3, r5
 80053a4:	eb44 0406 	adc.w	r4, r4, r6
 80053a8:	f04f 0100 	mov.w	r1, #0
 80053ac:	f04f 0200 	mov.w	r2, #0
 80053b0:	02a2      	lsls	r2, r4, #10
 80053b2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80053b6:	0299      	lsls	r1, r3, #10
 80053b8:	460b      	mov	r3, r1
 80053ba:	4614      	mov	r4, r2
 80053bc:	4618      	mov	r0, r3
 80053be:	4621      	mov	r1, r4
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f04f 0400 	mov.w	r4, #0
 80053c6:	461a      	mov	r2, r3
 80053c8:	4623      	mov	r3, r4
 80053ca:	f7fb fbed 	bl	8000ba8 <__aeabi_uldivmod>
 80053ce:	4603      	mov	r3, r0
 80053d0:	460c      	mov	r4, r1
 80053d2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80053d4:	4b0a      	ldr	r3, [pc, #40]	; (8005400 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	0c1b      	lsrs	r3, r3, #16
 80053da:	f003 0303 	and.w	r3, r3, #3
 80053de:	3301      	adds	r3, #1
 80053e0:	005b      	lsls	r3, r3, #1
 80053e2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ec:	60bb      	str	r3, [r7, #8]
      break;
 80053ee:	e002      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053f0:	4b04      	ldr	r3, [pc, #16]	; (8005404 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80053f2:	60bb      	str	r3, [r7, #8]
      break;
 80053f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053f6:	68bb      	ldr	r3, [r7, #8]
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3714      	adds	r7, #20
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005400:	40023800 	.word	0x40023800
 8005404:	00f42400 	.word	0x00f42400

08005408 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005408:	b480      	push	{r7}
 800540a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800540c:	4b03      	ldr	r3, [pc, #12]	; (800541c <HAL_RCC_GetHCLKFreq+0x14>)
 800540e:	681b      	ldr	r3, [r3, #0]
}
 8005410:	4618      	mov	r0, r3
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	20000028 	.word	0x20000028

08005420 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b082      	sub	sp, #8
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d101      	bne.n	8005432 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e056      	b.n	80054e0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800543e:	b2db      	uxtb	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	d106      	bne.n	8005452 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f7fd f85b 	bl	8002508 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2202      	movs	r2, #2
 8005456:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005468:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	431a      	orrs	r2, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	431a      	orrs	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	431a      	orrs	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	431a      	orrs	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800548e:	431a      	orrs	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	69db      	ldr	r3, [r3, #28]
 8005494:	431a      	orrs	r2, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	ea42 0103 	orr.w	r1, r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	430a      	orrs	r2, r1
 80054a8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	0c1b      	lsrs	r3, r3, #16
 80054b0:	f003 0104 	and.w	r1, r3, #4
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	430a      	orrs	r2, r1
 80054be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	69da      	ldr	r2, [r3, #28]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3708      	adds	r7, #8
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b088      	sub	sp, #32
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	603b      	str	r3, [r7, #0]
 80054f4:	4613      	mov	r3, r2
 80054f6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054f8:	2300      	movs	r3, #0
 80054fa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005502:	2b01      	cmp	r3, #1
 8005504:	d101      	bne.n	800550a <HAL_SPI_Transmit+0x22>
 8005506:	2302      	movs	r3, #2
 8005508:	e11e      	b.n	8005748 <HAL_SPI_Transmit+0x260>
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005512:	f7fd fb2d 	bl	8002b70 <HAL_GetTick>
 8005516:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005518:	88fb      	ldrh	r3, [r7, #6]
 800551a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b01      	cmp	r3, #1
 8005526:	d002      	beq.n	800552e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005528:	2302      	movs	r3, #2
 800552a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800552c:	e103      	b.n	8005736 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d002      	beq.n	800553a <HAL_SPI_Transmit+0x52>
 8005534:	88fb      	ldrh	r3, [r7, #6]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d102      	bne.n	8005540 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800553e:	e0fa      	b.n	8005736 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2203      	movs	r2, #3
 8005544:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	68ba      	ldr	r2, [r7, #8]
 8005552:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	88fa      	ldrh	r2, [r7, #6]
 8005558:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	88fa      	ldrh	r2, [r7, #6]
 800555e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2200      	movs	r2, #0
 800556a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2200      	movs	r2, #0
 8005570:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005586:	d107      	bne.n	8005598 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005596:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a2:	2b40      	cmp	r3, #64	; 0x40
 80055a4:	d007      	beq.n	80055b6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055be:	d14b      	bne.n	8005658 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d002      	beq.n	80055ce <HAL_SPI_Transmit+0xe6>
 80055c8:	8afb      	ldrh	r3, [r7, #22]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d13e      	bne.n	800564c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d2:	881a      	ldrh	r2, [r3, #0]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055de:	1c9a      	adds	r2, r3, #2
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	3b01      	subs	r3, #1
 80055ec:	b29a      	uxth	r2, r3
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055f2:	e02b      	b.n	800564c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d112      	bne.n	8005628 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005606:	881a      	ldrh	r2, [r3, #0]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005612:	1c9a      	adds	r2, r3, #2
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800561c:	b29b      	uxth	r3, r3
 800561e:	3b01      	subs	r3, #1
 8005620:	b29a      	uxth	r2, r3
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	86da      	strh	r2, [r3, #54]	; 0x36
 8005626:	e011      	b.n	800564c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005628:	f7fd faa2 	bl	8002b70 <HAL_GetTick>
 800562c:	4602      	mov	r2, r0
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	683a      	ldr	r2, [r7, #0]
 8005634:	429a      	cmp	r2, r3
 8005636:	d803      	bhi.n	8005640 <HAL_SPI_Transmit+0x158>
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800563e:	d102      	bne.n	8005646 <HAL_SPI_Transmit+0x15e>
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d102      	bne.n	800564c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	77fb      	strb	r3, [r7, #31]
          goto error;
 800564a:	e074      	b.n	8005736 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005650:	b29b      	uxth	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d1ce      	bne.n	80055f4 <HAL_SPI_Transmit+0x10c>
 8005656:	e04c      	b.n	80056f2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d002      	beq.n	8005666 <HAL_SPI_Transmit+0x17e>
 8005660:	8afb      	ldrh	r3, [r7, #22]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d140      	bne.n	80056e8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	330c      	adds	r3, #12
 8005670:	7812      	ldrb	r2, [r2, #0]
 8005672:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005678:	1c5a      	adds	r2, r3, #1
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005682:	b29b      	uxth	r3, r3
 8005684:	3b01      	subs	r3, #1
 8005686:	b29a      	uxth	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800568c:	e02c      	b.n	80056e8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	f003 0302 	and.w	r3, r3, #2
 8005698:	2b02      	cmp	r3, #2
 800569a:	d113      	bne.n	80056c4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	330c      	adds	r3, #12
 80056a6:	7812      	ldrb	r2, [r2, #0]
 80056a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ae:	1c5a      	adds	r2, r3, #1
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	3b01      	subs	r3, #1
 80056bc:	b29a      	uxth	r2, r3
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	86da      	strh	r2, [r3, #54]	; 0x36
 80056c2:	e011      	b.n	80056e8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056c4:	f7fd fa54 	bl	8002b70 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	683a      	ldr	r2, [r7, #0]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d803      	bhi.n	80056dc <HAL_SPI_Transmit+0x1f4>
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056da:	d102      	bne.n	80056e2 <HAL_SPI_Transmit+0x1fa>
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d102      	bne.n	80056e8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056e6:	e026      	b.n	8005736 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1cd      	bne.n	800568e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056f2:	69ba      	ldr	r2, [r7, #24]
 80056f4:	6839      	ldr	r1, [r7, #0]
 80056f6:	68f8      	ldr	r0, [r7, #12]
 80056f8:	f000 fdc0 	bl	800627c <SPI_EndRxTxTransaction>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d002      	beq.n	8005708 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2220      	movs	r2, #32
 8005706:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d10a      	bne.n	8005726 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005710:	2300      	movs	r3, #0
 8005712:	613b      	str	r3, [r7, #16]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	613b      	str	r3, [r7, #16]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	613b      	str	r3, [r7, #16]
 8005724:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	77fb      	strb	r3, [r7, #31]
 8005732:	e000      	b.n	8005736 <HAL_SPI_Transmit+0x24e>
  }

error:
 8005734:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005746:	7ffb      	ldrb	r3, [r7, #31]
}
 8005748:	4618      	mov	r0, r3
 800574a:	3720      	adds	r7, #32
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b08c      	sub	sp, #48	; 0x30
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	607a      	str	r2, [r7, #4]
 800575c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800575e:	2301      	movs	r3, #1
 8005760:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005762:	2300      	movs	r3, #0
 8005764:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800576e:	2b01      	cmp	r3, #1
 8005770:	d101      	bne.n	8005776 <HAL_SPI_TransmitReceive+0x26>
 8005772:	2302      	movs	r3, #2
 8005774:	e18a      	b.n	8005a8c <HAL_SPI_TransmitReceive+0x33c>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800577e:	f7fd f9f7 	bl	8002b70 <HAL_GetTick>
 8005782:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800578a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005794:	887b      	ldrh	r3, [r7, #2]
 8005796:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005798:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800579c:	2b01      	cmp	r3, #1
 800579e:	d00f      	beq.n	80057c0 <HAL_SPI_TransmitReceive+0x70>
 80057a0:	69fb      	ldr	r3, [r7, #28]
 80057a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057a6:	d107      	bne.n	80057b8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d103      	bne.n	80057b8 <HAL_SPI_TransmitReceive+0x68>
 80057b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80057b4:	2b04      	cmp	r3, #4
 80057b6:	d003      	beq.n	80057c0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80057b8:	2302      	movs	r3, #2
 80057ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80057be:	e15b      	b.n	8005a78 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d005      	beq.n	80057d2 <HAL_SPI_TransmitReceive+0x82>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d002      	beq.n	80057d2 <HAL_SPI_TransmitReceive+0x82>
 80057cc:	887b      	ldrh	r3, [r7, #2]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d103      	bne.n	80057da <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80057d8:	e14e      	b.n	8005a78 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	d003      	beq.n	80057ee <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2205      	movs	r2, #5
 80057ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	887a      	ldrh	r2, [r7, #2]
 80057fe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	887a      	ldrh	r2, [r7, #2]
 8005804:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	68ba      	ldr	r2, [r7, #8]
 800580a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	887a      	ldrh	r2, [r7, #2]
 8005810:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	887a      	ldrh	r2, [r7, #2]
 8005816:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2200      	movs	r2, #0
 800581c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800582e:	2b40      	cmp	r3, #64	; 0x40
 8005830:	d007      	beq.n	8005842 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005840:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800584a:	d178      	bne.n	800593e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d002      	beq.n	800585a <HAL_SPI_TransmitReceive+0x10a>
 8005854:	8b7b      	ldrh	r3, [r7, #26]
 8005856:	2b01      	cmp	r3, #1
 8005858:	d166      	bne.n	8005928 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800585e:	881a      	ldrh	r2, [r3, #0]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800586a:	1c9a      	adds	r2, r3, #2
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005874:	b29b      	uxth	r3, r3
 8005876:	3b01      	subs	r3, #1
 8005878:	b29a      	uxth	r2, r3
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800587e:	e053      	b.n	8005928 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f003 0302 	and.w	r3, r3, #2
 800588a:	2b02      	cmp	r3, #2
 800588c:	d11b      	bne.n	80058c6 <HAL_SPI_TransmitReceive+0x176>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005892:	b29b      	uxth	r3, r3
 8005894:	2b00      	cmp	r3, #0
 8005896:	d016      	beq.n	80058c6 <HAL_SPI_TransmitReceive+0x176>
 8005898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800589a:	2b01      	cmp	r3, #1
 800589c:	d113      	bne.n	80058c6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a2:	881a      	ldrh	r2, [r3, #0]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ae:	1c9a      	adds	r2, r3, #2
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	3b01      	subs	r3, #1
 80058bc:	b29a      	uxth	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058c2:	2300      	movs	r3, #0
 80058c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f003 0301 	and.w	r3, r3, #1
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d119      	bne.n	8005908 <HAL_SPI_TransmitReceive+0x1b8>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058d8:	b29b      	uxth	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d014      	beq.n	8005908 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68da      	ldr	r2, [r3, #12]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e8:	b292      	uxth	r2, r2
 80058ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f0:	1c9a      	adds	r2, r3, #2
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	3b01      	subs	r3, #1
 80058fe:	b29a      	uxth	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005904:	2301      	movs	r3, #1
 8005906:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005908:	f7fd f932 	bl	8002b70 <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005914:	429a      	cmp	r2, r3
 8005916:	d807      	bhi.n	8005928 <HAL_SPI_TransmitReceive+0x1d8>
 8005918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800591a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591e:	d003      	beq.n	8005928 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005920:	2303      	movs	r3, #3
 8005922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005926:	e0a7      	b.n	8005a78 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800592c:	b29b      	uxth	r3, r3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d1a6      	bne.n	8005880 <HAL_SPI_TransmitReceive+0x130>
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005936:	b29b      	uxth	r3, r3
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1a1      	bne.n	8005880 <HAL_SPI_TransmitReceive+0x130>
 800593c:	e07c      	b.n	8005a38 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d002      	beq.n	800594c <HAL_SPI_TransmitReceive+0x1fc>
 8005946:	8b7b      	ldrh	r3, [r7, #26]
 8005948:	2b01      	cmp	r3, #1
 800594a:	d16b      	bne.n	8005a24 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	330c      	adds	r3, #12
 8005956:	7812      	ldrb	r2, [r2, #0]
 8005958:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800595e:	1c5a      	adds	r2, r3, #1
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005968:	b29b      	uxth	r3, r3
 800596a:	3b01      	subs	r3, #1
 800596c:	b29a      	uxth	r2, r3
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005972:	e057      	b.n	8005a24 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	2b02      	cmp	r3, #2
 8005980:	d11c      	bne.n	80059bc <HAL_SPI_TransmitReceive+0x26c>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005986:	b29b      	uxth	r3, r3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d017      	beq.n	80059bc <HAL_SPI_TransmitReceive+0x26c>
 800598c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800598e:	2b01      	cmp	r3, #1
 8005990:	d114      	bne.n	80059bc <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	330c      	adds	r3, #12
 800599c:	7812      	ldrb	r2, [r2, #0]
 800599e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a4:	1c5a      	adds	r2, r3, #1
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	3b01      	subs	r3, #1
 80059b2:	b29a      	uxth	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059b8:	2300      	movs	r3, #0
 80059ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f003 0301 	and.w	r3, r3, #1
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d119      	bne.n	80059fe <HAL_SPI_TransmitReceive+0x2ae>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d014      	beq.n	80059fe <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68da      	ldr	r2, [r3, #12]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e6:	1c5a      	adds	r2, r3, #1
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	3b01      	subs	r3, #1
 80059f4:	b29a      	uxth	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059fa:	2301      	movs	r3, #1
 80059fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059fe:	f7fd f8b7 	bl	8002b70 <HAL_GetTick>
 8005a02:	4602      	mov	r2, r0
 8005a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d803      	bhi.n	8005a16 <HAL_SPI_TransmitReceive+0x2c6>
 8005a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a14:	d102      	bne.n	8005a1c <HAL_SPI_TransmitReceive+0x2cc>
 8005a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d103      	bne.n	8005a24 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005a22:	e029      	b.n	8005a78 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1a2      	bne.n	8005974 <HAL_SPI_TransmitReceive+0x224>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d19d      	bne.n	8005974 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 fc1d 	bl	800627c <SPI_EndRxTxTransaction>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d006      	beq.n	8005a56 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2220      	movs	r2, #32
 8005a52:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005a54:	e010      	b.n	8005a78 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d10b      	bne.n	8005a76 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a5e:	2300      	movs	r3, #0
 8005a60:	617b      	str	r3, [r7, #20]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	617b      	str	r3, [r7, #20]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	617b      	str	r3, [r7, #20]
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	e000      	b.n	8005a78 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005a76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a88:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3730      	adds	r7, #48	; 0x30
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b086      	sub	sp, #24
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	607a      	str	r2, [r7, #4]
 8005aa0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d101      	bne.n	8005ab4 <HAL_SPI_TransmitReceive_DMA+0x20>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	e0e3      	b.n	8005c7c <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ac2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005aca:	7dbb      	ldrb	r3, [r7, #22]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d00d      	beq.n	8005aec <HAL_SPI_TransmitReceive_DMA+0x58>
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ad6:	d106      	bne.n	8005ae6 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d102      	bne.n	8005ae6 <HAL_SPI_TransmitReceive_DMA+0x52>
 8005ae0:	7dbb      	ldrb	r3, [r7, #22]
 8005ae2:	2b04      	cmp	r3, #4
 8005ae4:	d002      	beq.n	8005aec <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005ae6:	2302      	movs	r3, #2
 8005ae8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005aea:	e0c2      	b.n	8005c72 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d005      	beq.n	8005afe <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d002      	beq.n	8005afe <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005af8:	887b      	ldrh	r3, [r7, #2]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d102      	bne.n	8005b04 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005b02:	e0b6      	b.n	8005c72 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	2b04      	cmp	r3, #4
 8005b0e:	d003      	beq.n	8005b18 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2205      	movs	r2, #5
 8005b14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	887a      	ldrh	r2, [r7, #2]
 8005b28:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	887a      	ldrh	r2, [r7, #2]
 8005b2e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	887a      	ldrh	r2, [r7, #2]
 8005b3a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	887a      	ldrh	r2, [r7, #2]
 8005b40:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	2b04      	cmp	r3, #4
 8005b58:	d108      	bne.n	8005b6c <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b5e:	4a49      	ldr	r2, [pc, #292]	; (8005c84 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005b60:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b66:	4a48      	ldr	r2, [pc, #288]	; (8005c88 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005b68:	63da      	str	r2, [r3, #60]	; 0x3c
 8005b6a:	e007      	b.n	8005b7c <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b70:	4a46      	ldr	r2, [pc, #280]	; (8005c8c <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8005b72:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b78:	4a45      	ldr	r2, [pc, #276]	; (8005c90 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8005b7a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b80:	4a44      	ldr	r2, [pc, #272]	; (8005c94 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8005b82:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b88:	2200      	movs	r2, #0
 8005b8a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	330c      	adds	r3, #12
 8005b96:	4619      	mov	r1, r3
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b9c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ba2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005ba4:	f7fd f9d2 	bl	8002f4c <HAL_DMA_Start_IT>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00c      	beq.n	8005bc8 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bb2:	f043 0210 	orr.w	r2, r3, #16
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005bc6:	e054      	b.n	8005c72 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	685a      	ldr	r2, [r3, #4]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f042 0201 	orr.w	r2, r2, #1
 8005bd6:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bdc:	2200      	movs	r2, #0
 8005bde:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005be4:	2200      	movs	r2, #0
 8005be6:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bec:	2200      	movs	r2, #0
 8005bee:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c00:	4619      	mov	r1, r3
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	330c      	adds	r3, #12
 8005c08:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c0e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005c10:	f7fd f99c 	bl	8002f4c <HAL_DMA_Start_IT>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00c      	beq.n	8005c34 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c1e:	f043 0210 	orr.w	r2, r3, #16
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005c32:	e01e      	b.n	8005c72 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c3e:	2b40      	cmp	r3, #64	; 0x40
 8005c40:	d007      	beq.n	8005c52 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c50:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	685a      	ldr	r2, [r3, #4]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f042 0220 	orr.w	r2, r2, #32
 8005c60:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	685a      	ldr	r2, [r3, #4]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f042 0202 	orr.w	r2, r2, #2
 8005c70:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3718      	adds	r7, #24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	0800603d 	.word	0x0800603d
 8005c88:	08005f05 	.word	0x08005f05
 8005c8c:	08006059 	.word	0x08006059
 8005c90:	08005fad 	.word	0x08005fad
 8005c94:	08006075 	.word	0x08006075

08005c98 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b088      	sub	sp, #32
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005cb0:	69bb      	ldr	r3, [r7, #24]
 8005cb2:	099b      	lsrs	r3, r3, #6
 8005cb4:	f003 0301 	and.w	r3, r3, #1
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d10f      	bne.n	8005cdc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00a      	beq.n	8005cdc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	099b      	lsrs	r3, r3, #6
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d004      	beq.n	8005cdc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	4798      	blx	r3
    return;
 8005cda:	e0d8      	b.n	8005e8e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	085b      	lsrs	r3, r3, #1
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00a      	beq.n	8005cfe <HAL_SPI_IRQHandler+0x66>
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	09db      	lsrs	r3, r3, #7
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d004      	beq.n	8005cfe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	4798      	blx	r3
    return;
 8005cfc:	e0c7      	b.n	8005e8e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005cfe:	69bb      	ldr	r3, [r7, #24]
 8005d00:	095b      	lsrs	r3, r3, #5
 8005d02:	f003 0301 	and.w	r3, r3, #1
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d10c      	bne.n	8005d24 <HAL_SPI_IRQHandler+0x8c>
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	099b      	lsrs	r3, r3, #6
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d106      	bne.n	8005d24 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	0a1b      	lsrs	r3, r3, #8
 8005d1a:	f003 0301 	and.w	r3, r3, #1
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f000 80b5 	beq.w	8005e8e <HAL_SPI_IRQHandler+0x1f6>
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	095b      	lsrs	r3, r3, #5
 8005d28:	f003 0301 	and.w	r3, r3, #1
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f000 80ae 	beq.w	8005e8e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	099b      	lsrs	r3, r3, #6
 8005d36:	f003 0301 	and.w	r3, r3, #1
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d023      	beq.n	8005d86 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	2b03      	cmp	r3, #3
 8005d48:	d011      	beq.n	8005d6e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d4e:	f043 0204 	orr.w	r2, r3, #4
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d56:	2300      	movs	r3, #0
 8005d58:	617b      	str	r3, [r7, #20]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	617b      	str	r3, [r7, #20]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	617b      	str	r3, [r7, #20]
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	e00b      	b.n	8005d86 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d6e:	2300      	movs	r3, #0
 8005d70:	613b      	str	r3, [r7, #16]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	613b      	str	r3, [r7, #16]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	613b      	str	r3, [r7, #16]
 8005d82:	693b      	ldr	r3, [r7, #16]
        return;
 8005d84:	e083      	b.n	8005e8e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	095b      	lsrs	r3, r3, #5
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d014      	beq.n	8005dbc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d96:	f043 0201 	orr.w	r2, r3, #1
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60fb      	str	r3, [r7, #12]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	60fb      	str	r3, [r7, #12]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005db8:	601a      	str	r2, [r3, #0]
 8005dba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	0a1b      	lsrs	r3, r3, #8
 8005dc0:	f003 0301 	and.w	r3, r3, #1
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00c      	beq.n	8005de2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dcc:	f043 0208 	orr.w	r2, r3, #8
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	60bb      	str	r3, [r7, #8]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	60bb      	str	r3, [r7, #8]
 8005de0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d050      	beq.n	8005e8c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005df8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	f003 0302 	and.w	r3, r3, #2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d104      	bne.n	8005e16 <HAL_SPI_IRQHandler+0x17e>
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d034      	beq.n	8005e80 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	685a      	ldr	r2, [r3, #4]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 0203 	bic.w	r2, r2, #3
 8005e24:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d011      	beq.n	8005e52 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e32:	4a18      	ldr	r2, [pc, #96]	; (8005e94 <HAL_SPI_IRQHandler+0x1fc>)
 8005e34:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7fd f8de 	bl	8002ffc <HAL_DMA_Abort_IT>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d005      	beq.n	8005e52 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e4a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d016      	beq.n	8005e88 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e5e:	4a0d      	ldr	r2, [pc, #52]	; (8005e94 <HAL_SPI_IRQHandler+0x1fc>)
 8005e60:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e66:	4618      	mov	r0, r3
 8005e68:	f7fd f8c8 	bl	8002ffc <HAL_DMA_Abort_IT>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00a      	beq.n	8005e88 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005e7e:	e003      	b.n	8005e88 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 f827 	bl	8005ed4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005e86:	e000      	b.n	8005e8a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005e88:	bf00      	nop
    return;
 8005e8a:	bf00      	nop
 8005e8c:	bf00      	nop
  }
}
 8005e8e:	3720      	adds	r7, #32
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	080060b5 	.word	0x080060b5

08005e98 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ef6:	b2db      	uxtb	r3, r3
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f10:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f12:	f7fc fe2d 	bl	8002b70 <HAL_GetTick>
 8005f16:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f26:	d03b      	beq.n	8005fa0 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f022 0220 	bic.w	r2, r2, #32
 8005f36:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10d      	bne.n	8005f5c <SPI_DMAReceiveCplt+0x58>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f48:	d108      	bne.n	8005f5c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f022 0203 	bic.w	r2, r2, #3
 8005f58:	605a      	str	r2, [r3, #4]
 8005f5a:	e007      	b.n	8005f6c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f022 0201 	bic.w	r2, r2, #1
 8005f6a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005f6c:	68ba      	ldr	r2, [r7, #8]
 8005f6e:	2164      	movs	r1, #100	; 0x64
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f000 f91d 	bl	80061b0 <SPI_EndRxTransaction>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d002      	beq.n	8005f82 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d003      	beq.n	8005fa0 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f7ff ff9b 	bl	8005ed4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005f9e:	e002      	b.n	8005fa6 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005fa0:	68f8      	ldr	r0, [r7, #12]
 8005fa2:	f7ff ff79 	bl	8005e98 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005fa6:	3710      	adds	r7, #16
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}

08005fac <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb8:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fba:	f7fc fdd9 	bl	8002b70 <HAL_GetTick>
 8005fbe:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fce:	d02f      	beq.n	8006030 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	685a      	ldr	r2, [r3, #4]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 0220 	bic.w	r2, r2, #32
 8005fde:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005fe0:	68ba      	ldr	r2, [r7, #8]
 8005fe2:	2164      	movs	r1, #100	; 0x64
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f000 f949 	bl	800627c <SPI_EndRxTxTransaction>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d005      	beq.n	8005ffc <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ff4:	f043 0220 	orr.w	r2, r3, #32
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	685a      	ldr	r2, [r3, #4]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f022 0203 	bic.w	r2, r2, #3
 800600a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2200      	movs	r2, #0
 8006010:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2200      	movs	r2, #0
 8006016:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006024:	2b00      	cmp	r3, #0
 8006026:	d003      	beq.n	8006030 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f7ff ff53 	bl	8005ed4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800602e:	e002      	b.n	8006036 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f7fb fdd5 	bl	8001be0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006036:	3710      	adds	r7, #16
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006048:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f7ff ff2e 	bl	8005eac <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006050:	bf00      	nop
 8006052:	3710      	adds	r7, #16
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006064:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006066:	68f8      	ldr	r0, [r7, #12]
 8006068:	f7ff ff2a 	bl	8005ec0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800606c:	bf00      	nop
 800606e:	3710      	adds	r7, #16
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006080:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f022 0203 	bic.w	r2, r2, #3
 8006090:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006096:	f043 0210 	orr.w	r2, r3, #16
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2201      	movs	r2, #1
 80060a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f7ff ff14 	bl	8005ed4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060ac:	bf00      	nop
 80060ae:	3710      	adds	r7, #16
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2200      	movs	r2, #0
 80060c6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f7ff ff00 	bl	8005ed4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060d4:	bf00      	nop
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	603b      	str	r3, [r7, #0]
 80060e8:	4613      	mov	r3, r2
 80060ea:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060ec:	e04c      	b.n	8006188 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f4:	d048      	beq.n	8006188 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80060f6:	f7fc fd3b 	bl	8002b70 <HAL_GetTick>
 80060fa:	4602      	mov	r2, r0
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	1ad3      	subs	r3, r2, r3
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	429a      	cmp	r2, r3
 8006104:	d902      	bls.n	800610c <SPI_WaitFlagStateUntilTimeout+0x30>
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d13d      	bne.n	8006188 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	685a      	ldr	r2, [r3, #4]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800611a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006124:	d111      	bne.n	800614a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800612e:	d004      	beq.n	800613a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006138:	d107      	bne.n	800614a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006148:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800614e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006152:	d10f      	bne.n	8006174 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006162:	601a      	str	r2, [r3, #0]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006172:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006184:	2303      	movs	r3, #3
 8006186:	e00f      	b.n	80061a8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	689a      	ldr	r2, [r3, #8]
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	4013      	ands	r3, r2
 8006192:	68ba      	ldr	r2, [r7, #8]
 8006194:	429a      	cmp	r2, r3
 8006196:	bf0c      	ite	eq
 8006198:	2301      	moveq	r3, #1
 800619a:	2300      	movne	r3, #0
 800619c:	b2db      	uxtb	r3, r3
 800619e:	461a      	mov	r2, r3
 80061a0:	79fb      	ldrb	r3, [r7, #7]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d1a3      	bne.n	80060ee <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3710      	adds	r7, #16
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b086      	sub	sp, #24
 80061b4:	af02      	add	r7, sp, #8
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061c4:	d111      	bne.n	80061ea <SPI_EndRxTransaction+0x3a>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061ce:	d004      	beq.n	80061da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061d8:	d107      	bne.n	80061ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061e8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061f2:	d12a      	bne.n	800624a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061fc:	d012      	beq.n	8006224 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	2200      	movs	r2, #0
 8006206:	2180      	movs	r1, #128	; 0x80
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f7ff ff67 	bl	80060dc <SPI_WaitFlagStateUntilTimeout>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d02d      	beq.n	8006270 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006218:	f043 0220 	orr.w	r2, r3, #32
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e026      	b.n	8006272 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	9300      	str	r3, [sp, #0]
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	2200      	movs	r2, #0
 800622c:	2101      	movs	r1, #1
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	f7ff ff54 	bl	80060dc <SPI_WaitFlagStateUntilTimeout>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d01a      	beq.n	8006270 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800623e:	f043 0220 	orr.w	r2, r3, #32
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e013      	b.n	8006272 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	9300      	str	r3, [sp, #0]
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	2200      	movs	r2, #0
 8006252:	2101      	movs	r1, #1
 8006254:	68f8      	ldr	r0, [r7, #12]
 8006256:	f7ff ff41 	bl	80060dc <SPI_WaitFlagStateUntilTimeout>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d007      	beq.n	8006270 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006264:	f043 0220 	orr.w	r2, r3, #32
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800626c:	2303      	movs	r3, #3
 800626e:	e000      	b.n	8006272 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3710      	adds	r7, #16
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
	...

0800627c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b088      	sub	sp, #32
 8006280:	af02      	add	r7, sp, #8
 8006282:	60f8      	str	r0, [r7, #12]
 8006284:	60b9      	str	r1, [r7, #8]
 8006286:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006288:	4b1b      	ldr	r3, [pc, #108]	; (80062f8 <SPI_EndRxTxTransaction+0x7c>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a1b      	ldr	r2, [pc, #108]	; (80062fc <SPI_EndRxTxTransaction+0x80>)
 800628e:	fba2 2303 	umull	r2, r3, r2, r3
 8006292:	0d5b      	lsrs	r3, r3, #21
 8006294:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006298:	fb02 f303 	mul.w	r3, r2, r3
 800629c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062a6:	d112      	bne.n	80062ce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	9300      	str	r3, [sp, #0]
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	2200      	movs	r2, #0
 80062b0:	2180      	movs	r1, #128	; 0x80
 80062b2:	68f8      	ldr	r0, [r7, #12]
 80062b4:	f7ff ff12 	bl	80060dc <SPI_WaitFlagStateUntilTimeout>
 80062b8:	4603      	mov	r3, r0
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d016      	beq.n	80062ec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062c2:	f043 0220 	orr.w	r2, r3, #32
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e00f      	b.n	80062ee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d00a      	beq.n	80062ea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	3b01      	subs	r3, #1
 80062d8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062e4:	2b80      	cmp	r3, #128	; 0x80
 80062e6:	d0f2      	beq.n	80062ce <SPI_EndRxTxTransaction+0x52>
 80062e8:	e000      	b.n	80062ec <SPI_EndRxTxTransaction+0x70>
        break;
 80062ea:	bf00      	nop
  }

  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3718      	adds	r7, #24
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	20000028 	.word	0x20000028
 80062fc:	165e9f81 	.word	0x165e9f81

08006300 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b082      	sub	sp, #8
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d101      	bne.n	8006312 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e01d      	b.n	800634e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b00      	cmp	r3, #0
 800631c:	d106      	bne.n	800632c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f7fc fa40 	bl	80027ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	3304      	adds	r3, #4
 800633c:	4619      	mov	r1, r3
 800633e:	4610      	mov	r0, r2
 8006340:	f000 f9fa 	bl	8006738 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3708      	adds	r7, #8
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b082      	sub	sp, #8
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d101      	bne.n	8006368 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e01d      	b.n	80063a4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800636e:	b2db      	uxtb	r3, r3
 8006370:	2b00      	cmp	r3, #0
 8006372:	d106      	bne.n	8006382 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 f815 	bl	80063ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2202      	movs	r2, #2
 8006386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	3304      	adds	r3, #4
 8006392:	4619      	mov	r1, r3
 8006394:	4610      	mov	r0, r2
 8006396:	f000 f9cf 	bl	8006738 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3708      	adds	r7, #8
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2201      	movs	r2, #1
 80063d0:	6839      	ldr	r1, [r7, #0]
 80063d2:	4618      	mov	r0, r3
 80063d4:	f000 fc9a 	bl	8006d0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a15      	ldr	r2, [pc, #84]	; (8006434 <HAL_TIM_PWM_Start+0x74>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d004      	beq.n	80063ec <HAL_TIM_PWM_Start+0x2c>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a14      	ldr	r2, [pc, #80]	; (8006438 <HAL_TIM_PWM_Start+0x78>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d101      	bne.n	80063f0 <HAL_TIM_PWM_Start+0x30>
 80063ec:	2301      	movs	r3, #1
 80063ee:	e000      	b.n	80063f2 <HAL_TIM_PWM_Start+0x32>
 80063f0:	2300      	movs	r3, #0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d007      	beq.n	8006406 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006404:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	f003 0307 	and.w	r3, r3, #7
 8006410:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2b06      	cmp	r3, #6
 8006416:	d007      	beq.n	8006428 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f042 0201 	orr.w	r2, r2, #1
 8006426:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	40010000 	.word	0x40010000
 8006438:	40010400 	.word	0x40010400

0800643c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800644e:	2b01      	cmp	r3, #1
 8006450:	d101      	bne.n	8006456 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006452:	2302      	movs	r3, #2
 8006454:	e0b4      	b.n	80065c0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2202      	movs	r2, #2
 8006462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2b0c      	cmp	r3, #12
 800646a:	f200 809f 	bhi.w	80065ac <HAL_TIM_PWM_ConfigChannel+0x170>
 800646e:	a201      	add	r2, pc, #4	; (adr r2, 8006474 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006474:	080064a9 	.word	0x080064a9
 8006478:	080065ad 	.word	0x080065ad
 800647c:	080065ad 	.word	0x080065ad
 8006480:	080065ad 	.word	0x080065ad
 8006484:	080064e9 	.word	0x080064e9
 8006488:	080065ad 	.word	0x080065ad
 800648c:	080065ad 	.word	0x080065ad
 8006490:	080065ad 	.word	0x080065ad
 8006494:	0800652b 	.word	0x0800652b
 8006498:	080065ad 	.word	0x080065ad
 800649c:	080065ad 	.word	0x080065ad
 80064a0:	080065ad 	.word	0x080065ad
 80064a4:	0800656b 	.word	0x0800656b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68b9      	ldr	r1, [r7, #8]
 80064ae:	4618      	mov	r0, r3
 80064b0:	f000 f9e2 	bl	8006878 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	699a      	ldr	r2, [r3, #24]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f042 0208 	orr.w	r2, r2, #8
 80064c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	699a      	ldr	r2, [r3, #24]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f022 0204 	bic.w	r2, r2, #4
 80064d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	6999      	ldr	r1, [r3, #24]
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	691a      	ldr	r2, [r3, #16]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	430a      	orrs	r2, r1
 80064e4:	619a      	str	r2, [r3, #24]
      break;
 80064e6:	e062      	b.n	80065ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68b9      	ldr	r1, [r7, #8]
 80064ee:	4618      	mov	r0, r3
 80064f0:	f000 fa32 	bl	8006958 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	699a      	ldr	r2, [r3, #24]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006502:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	699a      	ldr	r2, [r3, #24]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006512:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6999      	ldr	r1, [r3, #24]
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	021a      	lsls	r2, r3, #8
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	430a      	orrs	r2, r1
 8006526:	619a      	str	r2, [r3, #24]
      break;
 8006528:	e041      	b.n	80065ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68b9      	ldr	r1, [r7, #8]
 8006530:	4618      	mov	r0, r3
 8006532:	f000 fa87 	bl	8006a44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	69da      	ldr	r2, [r3, #28]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f042 0208 	orr.w	r2, r2, #8
 8006544:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	69da      	ldr	r2, [r3, #28]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0204 	bic.w	r2, r2, #4
 8006554:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	69d9      	ldr	r1, [r3, #28]
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	691a      	ldr	r2, [r3, #16]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	61da      	str	r2, [r3, #28]
      break;
 8006568:	e021      	b.n	80065ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68b9      	ldr	r1, [r7, #8]
 8006570:	4618      	mov	r0, r3
 8006572:	f000 fadb 	bl	8006b2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	69da      	ldr	r2, [r3, #28]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006584:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	69da      	ldr	r2, [r3, #28]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006594:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	69d9      	ldr	r1, [r3, #28]
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	691b      	ldr	r3, [r3, #16]
 80065a0:	021a      	lsls	r2, r3, #8
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	430a      	orrs	r2, r1
 80065a8:	61da      	str	r2, [r3, #28]
      break;
 80065aa:	e000      	b.n	80065ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80065ac:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d101      	bne.n	80065e0 <HAL_TIM_ConfigClockSource+0x18>
 80065dc:	2302      	movs	r3, #2
 80065de:	e0a6      	b.n	800672e <HAL_TIM_ConfigClockSource+0x166>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2202      	movs	r2, #2
 80065ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80065fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006606:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2b40      	cmp	r3, #64	; 0x40
 8006616:	d067      	beq.n	80066e8 <HAL_TIM_ConfigClockSource+0x120>
 8006618:	2b40      	cmp	r3, #64	; 0x40
 800661a:	d80b      	bhi.n	8006634 <HAL_TIM_ConfigClockSource+0x6c>
 800661c:	2b10      	cmp	r3, #16
 800661e:	d073      	beq.n	8006708 <HAL_TIM_ConfigClockSource+0x140>
 8006620:	2b10      	cmp	r3, #16
 8006622:	d802      	bhi.n	800662a <HAL_TIM_ConfigClockSource+0x62>
 8006624:	2b00      	cmp	r3, #0
 8006626:	d06f      	beq.n	8006708 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006628:	e078      	b.n	800671c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800662a:	2b20      	cmp	r3, #32
 800662c:	d06c      	beq.n	8006708 <HAL_TIM_ConfigClockSource+0x140>
 800662e:	2b30      	cmp	r3, #48	; 0x30
 8006630:	d06a      	beq.n	8006708 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006632:	e073      	b.n	800671c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006634:	2b70      	cmp	r3, #112	; 0x70
 8006636:	d00d      	beq.n	8006654 <HAL_TIM_ConfigClockSource+0x8c>
 8006638:	2b70      	cmp	r3, #112	; 0x70
 800663a:	d804      	bhi.n	8006646 <HAL_TIM_ConfigClockSource+0x7e>
 800663c:	2b50      	cmp	r3, #80	; 0x50
 800663e:	d033      	beq.n	80066a8 <HAL_TIM_ConfigClockSource+0xe0>
 8006640:	2b60      	cmp	r3, #96	; 0x60
 8006642:	d041      	beq.n	80066c8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006644:	e06a      	b.n	800671c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800664a:	d066      	beq.n	800671a <HAL_TIM_ConfigClockSource+0x152>
 800664c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006650:	d017      	beq.n	8006682 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006652:	e063      	b.n	800671c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6818      	ldr	r0, [r3, #0]
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	6899      	ldr	r1, [r3, #8]
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	685a      	ldr	r2, [r3, #4]
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	f000 fb32 	bl	8006ccc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006676:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	609a      	str	r2, [r3, #8]
      break;
 8006680:	e04c      	b.n	800671c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6818      	ldr	r0, [r3, #0]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	6899      	ldr	r1, [r3, #8]
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	685a      	ldr	r2, [r3, #4]
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	f000 fb1b 	bl	8006ccc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	689a      	ldr	r2, [r3, #8]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066a4:	609a      	str	r2, [r3, #8]
      break;
 80066a6:	e039      	b.n	800671c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6818      	ldr	r0, [r3, #0]
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	6859      	ldr	r1, [r3, #4]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	461a      	mov	r2, r3
 80066b6:	f000 fa8f 	bl	8006bd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	2150      	movs	r1, #80	; 0x50
 80066c0:	4618      	mov	r0, r3
 80066c2:	f000 fae8 	bl	8006c96 <TIM_ITRx_SetConfig>
      break;
 80066c6:	e029      	b.n	800671c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6818      	ldr	r0, [r3, #0]
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	6859      	ldr	r1, [r3, #4]
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	461a      	mov	r2, r3
 80066d6:	f000 faae 	bl	8006c36 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2160      	movs	r1, #96	; 0x60
 80066e0:	4618      	mov	r0, r3
 80066e2:	f000 fad8 	bl	8006c96 <TIM_ITRx_SetConfig>
      break;
 80066e6:	e019      	b.n	800671c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6818      	ldr	r0, [r3, #0]
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	6859      	ldr	r1, [r3, #4]
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	461a      	mov	r2, r3
 80066f6:	f000 fa6f 	bl	8006bd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	2140      	movs	r1, #64	; 0x40
 8006700:	4618      	mov	r0, r3
 8006702:	f000 fac8 	bl	8006c96 <TIM_ITRx_SetConfig>
      break;
 8006706:	e009      	b.n	800671c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4619      	mov	r1, r3
 8006712:	4610      	mov	r0, r2
 8006714:	f000 fabf 	bl	8006c96 <TIM_ITRx_SetConfig>
      break;
 8006718:	e000      	b.n	800671c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800671a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800672c:	2300      	movs	r3, #0
}
 800672e:	4618      	mov	r0, r3
 8006730:	3710      	adds	r7, #16
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
	...

08006738 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006738:	b480      	push	{r7}
 800673a:	b085      	sub	sp, #20
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a40      	ldr	r2, [pc, #256]	; (800684c <TIM_Base_SetConfig+0x114>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d013      	beq.n	8006778 <TIM_Base_SetConfig+0x40>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006756:	d00f      	beq.n	8006778 <TIM_Base_SetConfig+0x40>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a3d      	ldr	r2, [pc, #244]	; (8006850 <TIM_Base_SetConfig+0x118>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d00b      	beq.n	8006778 <TIM_Base_SetConfig+0x40>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a3c      	ldr	r2, [pc, #240]	; (8006854 <TIM_Base_SetConfig+0x11c>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d007      	beq.n	8006778 <TIM_Base_SetConfig+0x40>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a3b      	ldr	r2, [pc, #236]	; (8006858 <TIM_Base_SetConfig+0x120>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d003      	beq.n	8006778 <TIM_Base_SetConfig+0x40>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a3a      	ldr	r2, [pc, #232]	; (800685c <TIM_Base_SetConfig+0x124>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d108      	bne.n	800678a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800677e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	4313      	orrs	r3, r2
 8006788:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a2f      	ldr	r2, [pc, #188]	; (800684c <TIM_Base_SetConfig+0x114>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d02b      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006798:	d027      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a2c      	ldr	r2, [pc, #176]	; (8006850 <TIM_Base_SetConfig+0x118>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d023      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a2b      	ldr	r2, [pc, #172]	; (8006854 <TIM_Base_SetConfig+0x11c>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d01f      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a2a      	ldr	r2, [pc, #168]	; (8006858 <TIM_Base_SetConfig+0x120>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d01b      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a29      	ldr	r2, [pc, #164]	; (800685c <TIM_Base_SetConfig+0x124>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d017      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a28      	ldr	r2, [pc, #160]	; (8006860 <TIM_Base_SetConfig+0x128>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d013      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a27      	ldr	r2, [pc, #156]	; (8006864 <TIM_Base_SetConfig+0x12c>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d00f      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a26      	ldr	r2, [pc, #152]	; (8006868 <TIM_Base_SetConfig+0x130>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d00b      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a25      	ldr	r2, [pc, #148]	; (800686c <TIM_Base_SetConfig+0x134>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d007      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a24      	ldr	r2, [pc, #144]	; (8006870 <TIM_Base_SetConfig+0x138>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d003      	beq.n	80067ea <TIM_Base_SetConfig+0xb2>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a23      	ldr	r2, [pc, #140]	; (8006874 <TIM_Base_SetConfig+0x13c>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d108      	bne.n	80067fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	4313      	orrs	r3, r2
 8006808:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	68fa      	ldr	r2, [r7, #12]
 800680e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	689a      	ldr	r2, [r3, #8]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a0a      	ldr	r2, [pc, #40]	; (800684c <TIM_Base_SetConfig+0x114>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d003      	beq.n	8006830 <TIM_Base_SetConfig+0xf8>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	4a0c      	ldr	r2, [pc, #48]	; (800685c <TIM_Base_SetConfig+0x124>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d103      	bne.n	8006838 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	691a      	ldr	r2, [r3, #16]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	615a      	str	r2, [r3, #20]
}
 800683e:	bf00      	nop
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	40010000 	.word	0x40010000
 8006850:	40000400 	.word	0x40000400
 8006854:	40000800 	.word	0x40000800
 8006858:	40000c00 	.word	0x40000c00
 800685c:	40010400 	.word	0x40010400
 8006860:	40014000 	.word	0x40014000
 8006864:	40014400 	.word	0x40014400
 8006868:	40014800 	.word	0x40014800
 800686c:	40001800 	.word	0x40001800
 8006870:	40001c00 	.word	0x40001c00
 8006874:	40002000 	.word	0x40002000

08006878 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006878:	b480      	push	{r7}
 800687a:	b087      	sub	sp, #28
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	f023 0201 	bic.w	r2, r3, #1
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6a1b      	ldr	r3, [r3, #32]
 8006892:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	699b      	ldr	r3, [r3, #24]
 800689e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f023 0303 	bic.w	r3, r3, #3
 80068ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68fa      	ldr	r2, [r7, #12]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	f023 0302 	bic.w	r3, r3, #2
 80068c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a20      	ldr	r2, [pc, #128]	; (8006950 <TIM_OC1_SetConfig+0xd8>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d003      	beq.n	80068dc <TIM_OC1_SetConfig+0x64>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a1f      	ldr	r2, [pc, #124]	; (8006954 <TIM_OC1_SetConfig+0xdc>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d10c      	bne.n	80068f6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f023 0308 	bic.w	r3, r3, #8
 80068e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f023 0304 	bic.w	r3, r3, #4
 80068f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a15      	ldr	r2, [pc, #84]	; (8006950 <TIM_OC1_SetConfig+0xd8>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d003      	beq.n	8006906 <TIM_OC1_SetConfig+0x8e>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a14      	ldr	r2, [pc, #80]	; (8006954 <TIM_OC1_SetConfig+0xdc>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d111      	bne.n	800692a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800690c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006914:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	693a      	ldr	r2, [r7, #16]
 800691c:	4313      	orrs	r3, r2
 800691e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	693a      	ldr	r2, [r7, #16]
 8006926:	4313      	orrs	r3, r2
 8006928:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	685a      	ldr	r2, [r3, #4]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	621a      	str	r2, [r3, #32]
}
 8006944:	bf00      	nop
 8006946:	371c      	adds	r7, #28
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr
 8006950:	40010000 	.word	0x40010000
 8006954:	40010400 	.word	0x40010400

08006958 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006958:	b480      	push	{r7}
 800695a:	b087      	sub	sp, #28
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	f023 0210 	bic.w	r2, r3, #16
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a1b      	ldr	r3, [r3, #32]
 8006972:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	699b      	ldr	r3, [r3, #24]
 800697e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006986:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800698e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	021b      	lsls	r3, r3, #8
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	4313      	orrs	r3, r2
 800699a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	f023 0320 	bic.w	r3, r3, #32
 80069a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	011b      	lsls	r3, r3, #4
 80069aa:	697a      	ldr	r2, [r7, #20]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4a22      	ldr	r2, [pc, #136]	; (8006a3c <TIM_OC2_SetConfig+0xe4>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d003      	beq.n	80069c0 <TIM_OC2_SetConfig+0x68>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4a21      	ldr	r2, [pc, #132]	; (8006a40 <TIM_OC2_SetConfig+0xe8>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d10d      	bne.n	80069dc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	011b      	lsls	r3, r3, #4
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a17      	ldr	r2, [pc, #92]	; (8006a3c <TIM_OC2_SetConfig+0xe4>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d003      	beq.n	80069ec <TIM_OC2_SetConfig+0x94>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a16      	ldr	r2, [pc, #88]	; (8006a40 <TIM_OC2_SetConfig+0xe8>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d113      	bne.n	8006a14 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	695b      	ldr	r3, [r3, #20]
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	693a      	ldr	r2, [r7, #16]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	68fa      	ldr	r2, [r7, #12]
 8006a1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	685a      	ldr	r2, [r3, #4]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	621a      	str	r2, [r3, #32]
}
 8006a2e:	bf00      	nop
 8006a30:	371c      	adds	r7, #28
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	40010000 	.word	0x40010000
 8006a40:	40010400 	.word	0x40010400

08006a44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b087      	sub	sp, #28
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	69db      	ldr	r3, [r3, #28]
 8006a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f023 0303 	bic.w	r3, r3, #3
 8006a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	021b      	lsls	r3, r3, #8
 8006a94:	697a      	ldr	r2, [r7, #20]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a21      	ldr	r2, [pc, #132]	; (8006b24 <TIM_OC3_SetConfig+0xe0>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d003      	beq.n	8006aaa <TIM_OC3_SetConfig+0x66>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a20      	ldr	r2, [pc, #128]	; (8006b28 <TIM_OC3_SetConfig+0xe4>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d10d      	bne.n	8006ac6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ab0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	021b      	lsls	r3, r3, #8
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ac4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a16      	ldr	r2, [pc, #88]	; (8006b24 <TIM_OC3_SetConfig+0xe0>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d003      	beq.n	8006ad6 <TIM_OC3_SetConfig+0x92>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a15      	ldr	r2, [pc, #84]	; (8006b28 <TIM_OC3_SetConfig+0xe4>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d113      	bne.n	8006afe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006adc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ae4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	011b      	lsls	r3, r3, #4
 8006aec:	693a      	ldr	r2, [r7, #16]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	699b      	ldr	r3, [r3, #24]
 8006af6:	011b      	lsls	r3, r3, #4
 8006af8:	693a      	ldr	r2, [r7, #16]
 8006afa:	4313      	orrs	r3, r2
 8006afc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	693a      	ldr	r2, [r7, #16]
 8006b02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68fa      	ldr	r2, [r7, #12]
 8006b08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	685a      	ldr	r2, [r3, #4]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	621a      	str	r2, [r3, #32]
}
 8006b18:	bf00      	nop
 8006b1a:	371c      	adds	r7, #28
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr
 8006b24:	40010000 	.word	0x40010000
 8006b28:	40010400 	.word	0x40010400

08006b2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b087      	sub	sp, #28
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a1b      	ldr	r3, [r3, #32]
 8006b46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	69db      	ldr	r3, [r3, #28]
 8006b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	021b      	lsls	r3, r3, #8
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	031b      	lsls	r3, r3, #12
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a12      	ldr	r2, [pc, #72]	; (8006bd0 <TIM_OC4_SetConfig+0xa4>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d003      	beq.n	8006b94 <TIM_OC4_SetConfig+0x68>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a11      	ldr	r2, [pc, #68]	; (8006bd4 <TIM_OC4_SetConfig+0xa8>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d109      	bne.n	8006ba8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	695b      	ldr	r3, [r3, #20]
 8006ba0:	019b      	lsls	r3, r3, #6
 8006ba2:	697a      	ldr	r2, [r7, #20]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	68fa      	ldr	r2, [r7, #12]
 8006bb2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	685a      	ldr	r2, [r3, #4]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	693a      	ldr	r2, [r7, #16]
 8006bc0:	621a      	str	r2, [r3, #32]
}
 8006bc2:	bf00      	nop
 8006bc4:	371c      	adds	r7, #28
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop
 8006bd0:	40010000 	.word	0x40010000
 8006bd4:	40010400 	.word	0x40010400

08006bd8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b087      	sub	sp, #28
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6a1b      	ldr	r3, [r3, #32]
 8006be8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	6a1b      	ldr	r3, [r3, #32]
 8006bee:	f023 0201 	bic.w	r2, r3, #1
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	699b      	ldr	r3, [r3, #24]
 8006bfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	011b      	lsls	r3, r3, #4
 8006c08:	693a      	ldr	r2, [r7, #16]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f023 030a 	bic.w	r3, r3, #10
 8006c14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c16:	697a      	ldr	r2, [r7, #20]
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	693a      	ldr	r2, [r7, #16]
 8006c22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	621a      	str	r2, [r3, #32]
}
 8006c2a:	bf00      	nop
 8006c2c:	371c      	adds	r7, #28
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr

08006c36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c36:	b480      	push	{r7}
 8006c38:	b087      	sub	sp, #28
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	60f8      	str	r0, [r7, #12]
 8006c3e:	60b9      	str	r1, [r7, #8]
 8006c40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	f023 0210 	bic.w	r2, r3, #16
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6a1b      	ldr	r3, [r3, #32]
 8006c58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	031b      	lsls	r3, r3, #12
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c72:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	011b      	lsls	r3, r3, #4
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	697a      	ldr	r2, [r7, #20]
 8006c82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	693a      	ldr	r2, [r7, #16]
 8006c88:	621a      	str	r2, [r3, #32]
}
 8006c8a:	bf00      	nop
 8006c8c:	371c      	adds	r7, #28
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr

08006c96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c96:	b480      	push	{r7}
 8006c98:	b085      	sub	sp, #20
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
 8006c9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cae:	683a      	ldr	r2, [r7, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	f043 0307 	orr.w	r3, r3, #7
 8006cb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	609a      	str	r2, [r3, #8]
}
 8006cc0:	bf00      	nop
 8006cc2:	3714      	adds	r7, #20
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
 8006cd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ce6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	021a      	lsls	r2, r3, #8
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	431a      	orrs	r2, r3
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	697a      	ldr	r2, [r7, #20]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	697a      	ldr	r2, [r7, #20]
 8006cfe:	609a      	str	r2, [r3, #8]
}
 8006d00:	bf00      	nop
 8006d02:	371c      	adds	r7, #28
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b087      	sub	sp, #28
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	f003 031f 	and.w	r3, r3, #31
 8006d1e:	2201      	movs	r2, #1
 8006d20:	fa02 f303 	lsl.w	r3, r2, r3
 8006d24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6a1a      	ldr	r2, [r3, #32]
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	43db      	mvns	r3, r3
 8006d2e:	401a      	ands	r2, r3
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6a1a      	ldr	r2, [r3, #32]
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	f003 031f 	and.w	r3, r3, #31
 8006d3e:	6879      	ldr	r1, [r7, #4]
 8006d40:	fa01 f303 	lsl.w	r3, r1, r3
 8006d44:	431a      	orrs	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	621a      	str	r2, [r3, #32]
}
 8006d4a:	bf00      	nop
 8006d4c:	371c      	adds	r7, #28
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr
	...

08006d58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d101      	bne.n	8006d70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	e05a      	b.n	8006e26 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68fa      	ldr	r2, [r7, #12]
 8006da8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a21      	ldr	r2, [pc, #132]	; (8006e34 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d022      	beq.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dbc:	d01d      	beq.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a1d      	ldr	r2, [pc, #116]	; (8006e38 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d018      	beq.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a1b      	ldr	r2, [pc, #108]	; (8006e3c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d013      	beq.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a1a      	ldr	r2, [pc, #104]	; (8006e40 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d00e      	beq.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a18      	ldr	r2, [pc, #96]	; (8006e44 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d009      	beq.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a17      	ldr	r2, [pc, #92]	; (8006e48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d004      	beq.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a15      	ldr	r2, [pc, #84]	; (8006e4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d10c      	bne.n	8006e14 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	68ba      	ldr	r2, [r7, #8]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68ba      	ldr	r2, [r7, #8]
 8006e12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e24:	2300      	movs	r3, #0
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3714      	adds	r7, #20
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	40010000 	.word	0x40010000
 8006e38:	40000400 	.word	0x40000400
 8006e3c:	40000800 	.word	0x40000800
 8006e40:	40000c00 	.word	0x40000c00
 8006e44:	40010400 	.word	0x40010400
 8006e48:	40014000 	.word	0x40014000
 8006e4c:	40001800 	.word	0x40001800

08006e50 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e50:	b084      	sub	sp, #16
 8006e52:	b580      	push	{r7, lr}
 8006e54:	b084      	sub	sp, #16
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
 8006e5a:	f107 001c 	add.w	r0, r7, #28
 8006e5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d122      	bne.n	8006eae <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e6c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006e7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e92:	2b01      	cmp	r3, #1
 8006e94:	d105      	bne.n	8006ea2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f001 fac6 	bl	8008434 <USB_CoreReset>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	73fb      	strb	r3, [r7, #15]
 8006eac:	e01a      	b.n	8006ee4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f001 faba 	bl	8008434 <USB_CoreReset>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006ec4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d106      	bne.n	8006ed8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ece:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	639a      	str	r2, [r3, #56]	; 0x38
 8006ed6:	e005      	b.n	8006ee4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006edc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d10b      	bne.n	8006f02 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f043 0206 	orr.w	r2, r3, #6
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	f043 0220 	orr.w	r2, r3, #32
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3710      	adds	r7, #16
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f0e:	b004      	add	sp, #16
 8006f10:	4770      	bx	lr
	...

08006f14 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b087      	sub	sp, #28
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	60b9      	str	r1, [r7, #8]
 8006f1e:	4613      	mov	r3, r2
 8006f20:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006f22:	79fb      	ldrb	r3, [r7, #7]
 8006f24:	2b02      	cmp	r3, #2
 8006f26:	d165      	bne.n	8006ff4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	4a41      	ldr	r2, [pc, #260]	; (8007030 <USB_SetTurnaroundTime+0x11c>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d906      	bls.n	8006f3e <USB_SetTurnaroundTime+0x2a>
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	4a40      	ldr	r2, [pc, #256]	; (8007034 <USB_SetTurnaroundTime+0x120>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d802      	bhi.n	8006f3e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006f38:	230f      	movs	r3, #15
 8006f3a:	617b      	str	r3, [r7, #20]
 8006f3c:	e062      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	4a3c      	ldr	r2, [pc, #240]	; (8007034 <USB_SetTurnaroundTime+0x120>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d906      	bls.n	8006f54 <USB_SetTurnaroundTime+0x40>
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	4a3b      	ldr	r2, [pc, #236]	; (8007038 <USB_SetTurnaroundTime+0x124>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d802      	bhi.n	8006f54 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006f4e:	230e      	movs	r3, #14
 8006f50:	617b      	str	r3, [r7, #20]
 8006f52:	e057      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	4a38      	ldr	r2, [pc, #224]	; (8007038 <USB_SetTurnaroundTime+0x124>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d906      	bls.n	8006f6a <USB_SetTurnaroundTime+0x56>
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	4a37      	ldr	r2, [pc, #220]	; (800703c <USB_SetTurnaroundTime+0x128>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d802      	bhi.n	8006f6a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006f64:	230d      	movs	r3, #13
 8006f66:	617b      	str	r3, [r7, #20]
 8006f68:	e04c      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	4a33      	ldr	r2, [pc, #204]	; (800703c <USB_SetTurnaroundTime+0x128>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d906      	bls.n	8006f80 <USB_SetTurnaroundTime+0x6c>
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	4a32      	ldr	r2, [pc, #200]	; (8007040 <USB_SetTurnaroundTime+0x12c>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d802      	bhi.n	8006f80 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006f7a:	230c      	movs	r3, #12
 8006f7c:	617b      	str	r3, [r7, #20]
 8006f7e:	e041      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	4a2f      	ldr	r2, [pc, #188]	; (8007040 <USB_SetTurnaroundTime+0x12c>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d906      	bls.n	8006f96 <USB_SetTurnaroundTime+0x82>
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	4a2e      	ldr	r2, [pc, #184]	; (8007044 <USB_SetTurnaroundTime+0x130>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d802      	bhi.n	8006f96 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006f90:	230b      	movs	r3, #11
 8006f92:	617b      	str	r3, [r7, #20]
 8006f94:	e036      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	4a2a      	ldr	r2, [pc, #168]	; (8007044 <USB_SetTurnaroundTime+0x130>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d906      	bls.n	8006fac <USB_SetTurnaroundTime+0x98>
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	4a29      	ldr	r2, [pc, #164]	; (8007048 <USB_SetTurnaroundTime+0x134>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d802      	bhi.n	8006fac <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006fa6:	230a      	movs	r3, #10
 8006fa8:	617b      	str	r3, [r7, #20]
 8006faa:	e02b      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	4a26      	ldr	r2, [pc, #152]	; (8007048 <USB_SetTurnaroundTime+0x134>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d906      	bls.n	8006fc2 <USB_SetTurnaroundTime+0xae>
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	4a25      	ldr	r2, [pc, #148]	; (800704c <USB_SetTurnaroundTime+0x138>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d802      	bhi.n	8006fc2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006fbc:	2309      	movs	r3, #9
 8006fbe:	617b      	str	r3, [r7, #20]
 8006fc0:	e020      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	4a21      	ldr	r2, [pc, #132]	; (800704c <USB_SetTurnaroundTime+0x138>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d906      	bls.n	8006fd8 <USB_SetTurnaroundTime+0xc4>
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	4a20      	ldr	r2, [pc, #128]	; (8007050 <USB_SetTurnaroundTime+0x13c>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d802      	bhi.n	8006fd8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006fd2:	2308      	movs	r3, #8
 8006fd4:	617b      	str	r3, [r7, #20]
 8006fd6:	e015      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	4a1d      	ldr	r2, [pc, #116]	; (8007050 <USB_SetTurnaroundTime+0x13c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d906      	bls.n	8006fee <USB_SetTurnaroundTime+0xda>
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	4a1c      	ldr	r2, [pc, #112]	; (8007054 <USB_SetTurnaroundTime+0x140>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d802      	bhi.n	8006fee <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006fe8:	2307      	movs	r3, #7
 8006fea:	617b      	str	r3, [r7, #20]
 8006fec:	e00a      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006fee:	2306      	movs	r3, #6
 8006ff0:	617b      	str	r3, [r7, #20]
 8006ff2:	e007      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006ff4:	79fb      	ldrb	r3, [r7, #7]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d102      	bne.n	8007000 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006ffa:	2309      	movs	r3, #9
 8006ffc:	617b      	str	r3, [r7, #20]
 8006ffe:	e001      	b.n	8007004 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007000:	2309      	movs	r3, #9
 8007002:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	68da      	ldr	r2, [r3, #12]
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	029b      	lsls	r3, r3, #10
 8007018:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800701c:	431a      	orrs	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	371c      	adds	r7, #28
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr
 8007030:	00d8acbf 	.word	0x00d8acbf
 8007034:	00e4e1bf 	.word	0x00e4e1bf
 8007038:	00f423ff 	.word	0x00f423ff
 800703c:	0106737f 	.word	0x0106737f
 8007040:	011a499f 	.word	0x011a499f
 8007044:	01312cff 	.word	0x01312cff
 8007048:	014ca43f 	.word	0x014ca43f
 800704c:	016e35ff 	.word	0x016e35ff
 8007050:	01a6ab1f 	.word	0x01a6ab1f
 8007054:	01e847ff 	.word	0x01e847ff

08007058 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	f043 0201 	orr.w	r2, r3, #1
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	370c      	adds	r7, #12
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr

0800707a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800707a:	b480      	push	{r7}
 800707c:	b083      	sub	sp, #12
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f023 0201 	bic.w	r2, r3, #1
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	370c      	adds	r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b082      	sub	sp, #8
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	460b      	mov	r3, r1
 80070a6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80070b4:	78fb      	ldrb	r3, [r7, #3]
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d106      	bne.n	80070c8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	60da      	str	r2, [r3, #12]
 80070c6:	e00b      	b.n	80070e0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80070c8:	78fb      	ldrb	r3, [r7, #3]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d106      	bne.n	80070dc <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	60da      	str	r2, [r3, #12]
 80070da:	e001      	b.n	80070e0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e003      	b.n	80070e8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80070e0:	2032      	movs	r0, #50	; 0x32
 80070e2:	f7fb fd51 	bl	8002b88 <HAL_Delay>

  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3708      	adds	r7, #8
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070f0:	b084      	sub	sp, #16
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b086      	sub	sp, #24
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]
 80070fa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80070fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007102:	2300      	movs	r3, #0
 8007104:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800710a:	2300      	movs	r3, #0
 800710c:	613b      	str	r3, [r7, #16]
 800710e:	e009      	b.n	8007124 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	3340      	adds	r3, #64	; 0x40
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	4413      	add	r3, r2
 800711a:	2200      	movs	r2, #0
 800711c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	3301      	adds	r3, #1
 8007122:	613b      	str	r3, [r7, #16]
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	2b0e      	cmp	r3, #14
 8007128:	d9f2      	bls.n	8007110 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800712a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800712c:	2b00      	cmp	r3, #0
 800712e:	d11c      	bne.n	800716a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800713e:	f043 0302 	orr.w	r3, r3, #2
 8007142:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007148:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007154:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007160:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	639a      	str	r2, [r3, #56]	; 0x38
 8007168:	e00b      	b.n	8007182 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800716e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800717a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007188:	461a      	mov	r2, r3
 800718a:	2300      	movs	r3, #0
 800718c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007194:	4619      	mov	r1, r3
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800719c:	461a      	mov	r2, r3
 800719e:	680b      	ldr	r3, [r1, #0]
 80071a0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80071a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d10c      	bne.n	80071c2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80071a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d104      	bne.n	80071b8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80071ae:	2100      	movs	r1, #0
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 f949 	bl	8007448 <USB_SetDevSpeed>
 80071b6:	e008      	b.n	80071ca <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80071b8:	2101      	movs	r1, #1
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f000 f944 	bl	8007448 <USB_SetDevSpeed>
 80071c0:	e003      	b.n	80071ca <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80071c2:	2103      	movs	r1, #3
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 f93f 	bl	8007448 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80071ca:	2110      	movs	r1, #16
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f000 f8f3 	bl	80073b8 <USB_FlushTxFifo>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d001      	beq.n	80071dc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 f911 	bl	8007404 <USB_FlushRxFifo>
 80071e2:	4603      	mov	r3, r0
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d001      	beq.n	80071ec <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80071e8:	2301      	movs	r3, #1
 80071ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071f2:	461a      	mov	r2, r3
 80071f4:	2300      	movs	r3, #0
 80071f6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071fe:	461a      	mov	r2, r3
 8007200:	2300      	movs	r3, #0
 8007202:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800720a:	461a      	mov	r2, r3
 800720c:	2300      	movs	r3, #0
 800720e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007210:	2300      	movs	r3, #0
 8007212:	613b      	str	r3, [r7, #16]
 8007214:	e043      	b.n	800729e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	015a      	lsls	r2, r3, #5
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	4413      	add	r3, r2
 800721e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007228:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800722c:	d118      	bne.n	8007260 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d10a      	bne.n	800724a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	015a      	lsls	r2, r3, #5
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	4413      	add	r3, r2
 800723c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007240:	461a      	mov	r2, r3
 8007242:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007246:	6013      	str	r3, [r2, #0]
 8007248:	e013      	b.n	8007272 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	015a      	lsls	r2, r3, #5
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	4413      	add	r3, r2
 8007252:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007256:	461a      	mov	r2, r3
 8007258:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800725c:	6013      	str	r3, [r2, #0]
 800725e:	e008      	b.n	8007272 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	015a      	lsls	r2, r3, #5
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	4413      	add	r3, r2
 8007268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800726c:	461a      	mov	r2, r3
 800726e:	2300      	movs	r3, #0
 8007270:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	015a      	lsls	r2, r3, #5
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	4413      	add	r3, r2
 800727a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800727e:	461a      	mov	r2, r3
 8007280:	2300      	movs	r3, #0
 8007282:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	015a      	lsls	r2, r3, #5
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	4413      	add	r3, r2
 800728c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007290:	461a      	mov	r2, r3
 8007292:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007296:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	3301      	adds	r3, #1
 800729c:	613b      	str	r3, [r7, #16]
 800729e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d3b7      	bcc.n	8007216 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072a6:	2300      	movs	r3, #0
 80072a8:	613b      	str	r3, [r7, #16]
 80072aa:	e043      	b.n	8007334 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	015a      	lsls	r2, r3, #5
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	4413      	add	r3, r2
 80072b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072c2:	d118      	bne.n	80072f6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10a      	bne.n	80072e0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	015a      	lsls	r2, r3, #5
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	4413      	add	r3, r2
 80072d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072d6:	461a      	mov	r2, r3
 80072d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80072dc:	6013      	str	r3, [r2, #0]
 80072de:	e013      	b.n	8007308 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	015a      	lsls	r2, r3, #5
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	4413      	add	r3, r2
 80072e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072ec:	461a      	mov	r2, r3
 80072ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80072f2:	6013      	str	r3, [r2, #0]
 80072f4:	e008      	b.n	8007308 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	015a      	lsls	r2, r3, #5
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	4413      	add	r3, r2
 80072fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007302:	461a      	mov	r2, r3
 8007304:	2300      	movs	r3, #0
 8007306:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	4413      	add	r3, r2
 8007310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007314:	461a      	mov	r2, r3
 8007316:	2300      	movs	r3, #0
 8007318:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	015a      	lsls	r2, r3, #5
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	4413      	add	r3, r2
 8007322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007326:	461a      	mov	r2, r3
 8007328:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800732c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	3301      	adds	r3, #1
 8007332:	613b      	str	r3, [r7, #16]
 8007334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007336:	693a      	ldr	r2, [r7, #16]
 8007338:	429a      	cmp	r2, r3
 800733a:	d3b7      	bcc.n	80072ac <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007342:	691b      	ldr	r3, [r3, #16]
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800734a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800734e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800735c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800735e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007360:	2b00      	cmp	r3, #0
 8007362:	d105      	bne.n	8007370 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	699b      	ldr	r3, [r3, #24]
 8007368:	f043 0210 	orr.w	r2, r3, #16
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	699a      	ldr	r2, [r3, #24]
 8007374:	4b0f      	ldr	r3, [pc, #60]	; (80073b4 <USB_DevInit+0x2c4>)
 8007376:	4313      	orrs	r3, r2
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800737c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800737e:	2b00      	cmp	r3, #0
 8007380:	d005      	beq.n	800738e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	699b      	ldr	r3, [r3, #24]
 8007386:	f043 0208 	orr.w	r2, r3, #8
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800738e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007390:	2b01      	cmp	r3, #1
 8007392:	d107      	bne.n	80073a4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	699b      	ldr	r3, [r3, #24]
 8007398:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800739c:	f043 0304 	orr.w	r3, r3, #4
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80073a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3718      	adds	r7, #24
 80073aa:	46bd      	mov	sp, r7
 80073ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073b0:	b004      	add	sp, #16
 80073b2:	4770      	bx	lr
 80073b4:	803c3800 	.word	0x803c3800

080073b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80073c2:	2300      	movs	r3, #0
 80073c4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	019b      	lsls	r3, r3, #6
 80073ca:	f043 0220 	orr.w	r2, r3, #32
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	3301      	adds	r3, #1
 80073d6:	60fb      	str	r3, [r7, #12]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	4a09      	ldr	r2, [pc, #36]	; (8007400 <USB_FlushTxFifo+0x48>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d901      	bls.n	80073e4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80073e0:	2303      	movs	r3, #3
 80073e2:	e006      	b.n	80073f2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	691b      	ldr	r3, [r3, #16]
 80073e8:	f003 0320 	and.w	r3, r3, #32
 80073ec:	2b20      	cmp	r3, #32
 80073ee:	d0f0      	beq.n	80073d2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80073f0:	2300      	movs	r3, #0
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3714      	adds	r7, #20
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop
 8007400:	00030d40 	.word	0x00030d40

08007404 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007404:	b480      	push	{r7}
 8007406:	b085      	sub	sp, #20
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800740c:	2300      	movs	r3, #0
 800740e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2210      	movs	r2, #16
 8007414:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	3301      	adds	r3, #1
 800741a:	60fb      	str	r3, [r7, #12]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	4a09      	ldr	r2, [pc, #36]	; (8007444 <USB_FlushRxFifo+0x40>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d901      	bls.n	8007428 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007424:	2303      	movs	r3, #3
 8007426:	e006      	b.n	8007436 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	f003 0310 	and.w	r3, r3, #16
 8007430:	2b10      	cmp	r3, #16
 8007432:	d0f0      	beq.n	8007416 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	3714      	adds	r7, #20
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	00030d40 	.word	0x00030d40

08007448 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	460b      	mov	r3, r1
 8007452:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	78fb      	ldrb	r3, [r7, #3]
 8007462:	68f9      	ldr	r1, [r7, #12]
 8007464:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007468:	4313      	orrs	r3, r2
 800746a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800746c:	2300      	movs	r3, #0
}
 800746e:	4618      	mov	r0, r3
 8007470:	3714      	adds	r7, #20
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr

0800747a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800747a:	b480      	push	{r7}
 800747c:	b087      	sub	sp, #28
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	f003 0306 	and.w	r3, r3, #6
 8007492:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d102      	bne.n	80074a0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800749a:	2300      	movs	r3, #0
 800749c:	75fb      	strb	r3, [r7, #23]
 800749e:	e00a      	b.n	80074b6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2b02      	cmp	r3, #2
 80074a4:	d002      	beq.n	80074ac <USB_GetDevSpeed+0x32>
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2b06      	cmp	r3, #6
 80074aa:	d102      	bne.n	80074b2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80074ac:	2302      	movs	r3, #2
 80074ae:	75fb      	strb	r3, [r7, #23]
 80074b0:	e001      	b.n	80074b6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80074b2:	230f      	movs	r3, #15
 80074b4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80074b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	371c      	adds	r7, #28
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	781b      	ldrb	r3, [r3, #0]
 80074d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	785b      	ldrb	r3, [r3, #1]
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d13a      	bne.n	8007556 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074e6:	69da      	ldr	r2, [r3, #28]
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	f003 030f 	and.w	r3, r3, #15
 80074f0:	2101      	movs	r1, #1
 80074f2:	fa01 f303 	lsl.w	r3, r1, r3
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	68f9      	ldr	r1, [r7, #12]
 80074fa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80074fe:	4313      	orrs	r3, r2
 8007500:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	015a      	lsls	r2, r3, #5
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	4413      	add	r3, r2
 800750a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007514:	2b00      	cmp	r3, #0
 8007516:	d155      	bne.n	80075c4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	015a      	lsls	r2, r3, #5
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	4413      	add	r3, r2
 8007520:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	78db      	ldrb	r3, [r3, #3]
 8007532:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007534:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	059b      	lsls	r3, r3, #22
 800753a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800753c:	4313      	orrs	r3, r2
 800753e:	68ba      	ldr	r2, [r7, #8]
 8007540:	0151      	lsls	r1, r2, #5
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	440a      	add	r2, r1
 8007546:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800754a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800754e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007552:	6013      	str	r3, [r2, #0]
 8007554:	e036      	b.n	80075c4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800755c:	69da      	ldr	r2, [r3, #28]
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	781b      	ldrb	r3, [r3, #0]
 8007562:	f003 030f 	and.w	r3, r3, #15
 8007566:	2101      	movs	r1, #1
 8007568:	fa01 f303 	lsl.w	r3, r1, r3
 800756c:	041b      	lsls	r3, r3, #16
 800756e:	68f9      	ldr	r1, [r7, #12]
 8007570:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007574:	4313      	orrs	r3, r2
 8007576:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	015a      	lsls	r2, r3, #5
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	4413      	add	r3, r2
 8007580:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800758a:	2b00      	cmp	r3, #0
 800758c:	d11a      	bne.n	80075c4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	4413      	add	r3, r2
 8007596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	78db      	ldrb	r3, [r3, #3]
 80075a8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80075aa:	430b      	orrs	r3, r1
 80075ac:	4313      	orrs	r3, r2
 80075ae:	68ba      	ldr	r2, [r7, #8]
 80075b0:	0151      	lsls	r1, r2, #5
 80075b2:	68fa      	ldr	r2, [r7, #12]
 80075b4:	440a      	add	r2, r1
 80075b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075c2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80075c4:	2300      	movs	r3, #0
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3714      	adds	r7, #20
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr
	...

080075d4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b085      	sub	sp, #20
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	785b      	ldrb	r3, [r3, #1]
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d161      	bne.n	80076b4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	015a      	lsls	r2, r3, #5
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	4413      	add	r3, r2
 80075f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007602:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007606:	d11f      	bne.n	8007648 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	015a      	lsls	r2, r3, #5
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	4413      	add	r3, r2
 8007610:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68ba      	ldr	r2, [r7, #8]
 8007618:	0151      	lsls	r1, r2, #5
 800761a:	68fa      	ldr	r2, [r7, #12]
 800761c:	440a      	add	r2, r1
 800761e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007622:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007626:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	015a      	lsls	r2, r3, #5
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	4413      	add	r3, r2
 8007630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68ba      	ldr	r2, [r7, #8]
 8007638:	0151      	lsls	r1, r2, #5
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	440a      	add	r2, r1
 800763e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007642:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007646:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800764e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	f003 030f 	and.w	r3, r3, #15
 8007658:	2101      	movs	r1, #1
 800765a:	fa01 f303 	lsl.w	r3, r1, r3
 800765e:	b29b      	uxth	r3, r3
 8007660:	43db      	mvns	r3, r3
 8007662:	68f9      	ldr	r1, [r7, #12]
 8007664:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007668:	4013      	ands	r3, r2
 800766a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007672:	69da      	ldr	r2, [r3, #28]
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	781b      	ldrb	r3, [r3, #0]
 8007678:	f003 030f 	and.w	r3, r3, #15
 800767c:	2101      	movs	r1, #1
 800767e:	fa01 f303 	lsl.w	r3, r1, r3
 8007682:	b29b      	uxth	r3, r3
 8007684:	43db      	mvns	r3, r3
 8007686:	68f9      	ldr	r1, [r7, #12]
 8007688:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800768c:	4013      	ands	r3, r2
 800768e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	015a      	lsls	r2, r3, #5
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	4413      	add	r3, r2
 8007698:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	0159      	lsls	r1, r3, #5
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	440b      	add	r3, r1
 80076a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076aa:	4619      	mov	r1, r3
 80076ac:	4b35      	ldr	r3, [pc, #212]	; (8007784 <USB_DeactivateEndpoint+0x1b0>)
 80076ae:	4013      	ands	r3, r2
 80076b0:	600b      	str	r3, [r1, #0]
 80076b2:	e060      	b.n	8007776 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	015a      	lsls	r2, r3, #5
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	4413      	add	r3, r2
 80076bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076ca:	d11f      	bne.n	800770c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	015a      	lsls	r2, r3, #5
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	4413      	add	r3, r2
 80076d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	68ba      	ldr	r2, [r7, #8]
 80076dc:	0151      	lsls	r1, r2, #5
 80076de:	68fa      	ldr	r2, [r7, #12]
 80076e0:	440a      	add	r2, r1
 80076e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076e6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80076ea:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	015a      	lsls	r2, r3, #5
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	4413      	add	r3, r2
 80076f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	68ba      	ldr	r2, [r7, #8]
 80076fc:	0151      	lsls	r1, r2, #5
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	440a      	add	r2, r1
 8007702:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007706:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800770a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007712:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	f003 030f 	and.w	r3, r3, #15
 800771c:	2101      	movs	r1, #1
 800771e:	fa01 f303 	lsl.w	r3, r1, r3
 8007722:	041b      	lsls	r3, r3, #16
 8007724:	43db      	mvns	r3, r3
 8007726:	68f9      	ldr	r1, [r7, #12]
 8007728:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800772c:	4013      	ands	r3, r2
 800772e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007736:	69da      	ldr	r2, [r3, #28]
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	f003 030f 	and.w	r3, r3, #15
 8007740:	2101      	movs	r1, #1
 8007742:	fa01 f303 	lsl.w	r3, r1, r3
 8007746:	041b      	lsls	r3, r3, #16
 8007748:	43db      	mvns	r3, r3
 800774a:	68f9      	ldr	r1, [r7, #12]
 800774c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007750:	4013      	ands	r3, r2
 8007752:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	015a      	lsls	r2, r3, #5
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	4413      	add	r3, r2
 800775c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	0159      	lsls	r1, r3, #5
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	440b      	add	r3, r1
 800776a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800776e:	4619      	mov	r1, r3
 8007770:	4b05      	ldr	r3, [pc, #20]	; (8007788 <USB_DeactivateEndpoint+0x1b4>)
 8007772:	4013      	ands	r3, r2
 8007774:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007776:	2300      	movs	r3, #0
}
 8007778:	4618      	mov	r0, r3
 800777a:	3714      	adds	r7, #20
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr
 8007784:	ec337800 	.word	0xec337800
 8007788:	eff37800 	.word	0xeff37800

0800778c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b08a      	sub	sp, #40	; 0x28
 8007790:	af02      	add	r7, sp, #8
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	4613      	mov	r3, r2
 8007798:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	785b      	ldrb	r3, [r3, #1]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	f040 815c 	bne.w	8007a66 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	695b      	ldr	r3, [r3, #20]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d132      	bne.n	800781c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	015a      	lsls	r2, r3, #5
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	4413      	add	r3, r2
 80077be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077c2:	691b      	ldr	r3, [r3, #16]
 80077c4:	69ba      	ldr	r2, [r7, #24]
 80077c6:	0151      	lsls	r1, r2, #5
 80077c8:	69fa      	ldr	r2, [r7, #28]
 80077ca:	440a      	add	r2, r1
 80077cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077d0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80077d4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80077d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80077da:	69bb      	ldr	r3, [r7, #24]
 80077dc:	015a      	lsls	r2, r3, #5
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	4413      	add	r3, r2
 80077e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077e6:	691b      	ldr	r3, [r3, #16]
 80077e8:	69ba      	ldr	r2, [r7, #24]
 80077ea:	0151      	lsls	r1, r2, #5
 80077ec:	69fa      	ldr	r2, [r7, #28]
 80077ee:	440a      	add	r2, r1
 80077f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077fa:	69bb      	ldr	r3, [r7, #24]
 80077fc:	015a      	lsls	r2, r3, #5
 80077fe:	69fb      	ldr	r3, [r7, #28]
 8007800:	4413      	add	r3, r2
 8007802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007806:	691b      	ldr	r3, [r3, #16]
 8007808:	69ba      	ldr	r2, [r7, #24]
 800780a:	0151      	lsls	r1, r2, #5
 800780c:	69fa      	ldr	r2, [r7, #28]
 800780e:	440a      	add	r2, r1
 8007810:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007814:	0cdb      	lsrs	r3, r3, #19
 8007816:	04db      	lsls	r3, r3, #19
 8007818:	6113      	str	r3, [r2, #16]
 800781a:	e074      	b.n	8007906 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	69ba      	ldr	r2, [r7, #24]
 800782c:	0151      	lsls	r1, r2, #5
 800782e:	69fa      	ldr	r2, [r7, #28]
 8007830:	440a      	add	r2, r1
 8007832:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007836:	0cdb      	lsrs	r3, r3, #19
 8007838:	04db      	lsls	r3, r3, #19
 800783a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	015a      	lsls	r2, r3, #5
 8007840:	69fb      	ldr	r3, [r7, #28]
 8007842:	4413      	add	r3, r2
 8007844:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	69ba      	ldr	r2, [r7, #24]
 800784c:	0151      	lsls	r1, r2, #5
 800784e:	69fa      	ldr	r2, [r7, #28]
 8007850:	440a      	add	r2, r1
 8007852:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007856:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800785a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800785e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	015a      	lsls	r2, r3, #5
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	4413      	add	r3, r2
 8007868:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800786c:	691a      	ldr	r2, [r3, #16]
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	6959      	ldr	r1, [r3, #20]
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	440b      	add	r3, r1
 8007878:	1e59      	subs	r1, r3, #1
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007882:	04d9      	lsls	r1, r3, #19
 8007884:	4b9d      	ldr	r3, [pc, #628]	; (8007afc <USB_EPStartXfer+0x370>)
 8007886:	400b      	ands	r3, r1
 8007888:	69b9      	ldr	r1, [r7, #24]
 800788a:	0148      	lsls	r0, r1, #5
 800788c:	69f9      	ldr	r1, [r7, #28]
 800788e:	4401      	add	r1, r0
 8007890:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007894:	4313      	orrs	r3, r2
 8007896:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007898:	69bb      	ldr	r3, [r7, #24]
 800789a:	015a      	lsls	r2, r3, #5
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	4413      	add	r3, r2
 80078a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a4:	691a      	ldr	r2, [r3, #16]
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	695b      	ldr	r3, [r3, #20]
 80078aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078ae:	69b9      	ldr	r1, [r7, #24]
 80078b0:	0148      	lsls	r0, r1, #5
 80078b2:	69f9      	ldr	r1, [r7, #28]
 80078b4:	4401      	add	r1, r0
 80078b6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80078ba:	4313      	orrs	r3, r2
 80078bc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	78db      	ldrb	r3, [r3, #3]
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d11f      	bne.n	8007906 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	015a      	lsls	r2, r3, #5
 80078ca:	69fb      	ldr	r3, [r7, #28]
 80078cc:	4413      	add	r3, r2
 80078ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	69ba      	ldr	r2, [r7, #24]
 80078d6:	0151      	lsls	r1, r2, #5
 80078d8:	69fa      	ldr	r2, [r7, #28]
 80078da:	440a      	add	r2, r1
 80078dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078e0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80078e4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	015a      	lsls	r2, r3, #5
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	4413      	add	r3, r2
 80078ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078f2:	691b      	ldr	r3, [r3, #16]
 80078f4:	69ba      	ldr	r2, [r7, #24]
 80078f6:	0151      	lsls	r1, r2, #5
 80078f8:	69fa      	ldr	r2, [r7, #28]
 80078fa:	440a      	add	r2, r1
 80078fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007900:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007904:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007906:	79fb      	ldrb	r3, [r7, #7]
 8007908:	2b01      	cmp	r3, #1
 800790a:	d14b      	bne.n	80079a4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	691b      	ldr	r3, [r3, #16]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d009      	beq.n	8007928 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	015a      	lsls	r2, r3, #5
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	4413      	add	r3, r2
 800791c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007920:	461a      	mov	r2, r3
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	691b      	ldr	r3, [r3, #16]
 8007926:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	78db      	ldrb	r3, [r3, #3]
 800792c:	2b01      	cmp	r3, #1
 800792e:	d128      	bne.n	8007982 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800793c:	2b00      	cmp	r3, #0
 800793e:	d110      	bne.n	8007962 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	015a      	lsls	r2, r3, #5
 8007944:	69fb      	ldr	r3, [r7, #28]
 8007946:	4413      	add	r3, r2
 8007948:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	69ba      	ldr	r2, [r7, #24]
 8007950:	0151      	lsls	r1, r2, #5
 8007952:	69fa      	ldr	r2, [r7, #28]
 8007954:	440a      	add	r2, r1
 8007956:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800795a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800795e:	6013      	str	r3, [r2, #0]
 8007960:	e00f      	b.n	8007982 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007962:	69bb      	ldr	r3, [r7, #24]
 8007964:	015a      	lsls	r2, r3, #5
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	4413      	add	r3, r2
 800796a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	69ba      	ldr	r2, [r7, #24]
 8007972:	0151      	lsls	r1, r2, #5
 8007974:	69fa      	ldr	r2, [r7, #28]
 8007976:	440a      	add	r2, r1
 8007978:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800797c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007980:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007982:	69bb      	ldr	r3, [r7, #24]
 8007984:	015a      	lsls	r2, r3, #5
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	4413      	add	r3, r2
 800798a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	69ba      	ldr	r2, [r7, #24]
 8007992:	0151      	lsls	r1, r2, #5
 8007994:	69fa      	ldr	r2, [r7, #28]
 8007996:	440a      	add	r2, r1
 8007998:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800799c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80079a0:	6013      	str	r3, [r2, #0]
 80079a2:	e12f      	b.n	8007c04 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80079a4:	69bb      	ldr	r3, [r7, #24]
 80079a6:	015a      	lsls	r2, r3, #5
 80079a8:	69fb      	ldr	r3, [r7, #28]
 80079aa:	4413      	add	r3, r2
 80079ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	69ba      	ldr	r2, [r7, #24]
 80079b4:	0151      	lsls	r1, r2, #5
 80079b6:	69fa      	ldr	r2, [r7, #28]
 80079b8:	440a      	add	r2, r1
 80079ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80079c2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	78db      	ldrb	r3, [r3, #3]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d015      	beq.n	80079f8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	695b      	ldr	r3, [r3, #20]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f000 8117 	beq.w	8007c04 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	f003 030f 	and.w	r3, r3, #15
 80079e6:	2101      	movs	r1, #1
 80079e8:	fa01 f303 	lsl.w	r3, r1, r3
 80079ec:	69f9      	ldr	r1, [r7, #28]
 80079ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80079f2:	4313      	orrs	r3, r2
 80079f4:	634b      	str	r3, [r1, #52]	; 0x34
 80079f6:	e105      	b.n	8007c04 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079f8:	69fb      	ldr	r3, [r7, #28]
 80079fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d110      	bne.n	8007a2a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	015a      	lsls	r2, r3, #5
 8007a0c:	69fb      	ldr	r3, [r7, #28]
 8007a0e:	4413      	add	r3, r2
 8007a10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	69ba      	ldr	r2, [r7, #24]
 8007a18:	0151      	lsls	r1, r2, #5
 8007a1a:	69fa      	ldr	r2, [r7, #28]
 8007a1c:	440a      	add	r2, r1
 8007a1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a22:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007a26:	6013      	str	r3, [r2, #0]
 8007a28:	e00f      	b.n	8007a4a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	015a      	lsls	r2, r3, #5
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	4413      	add	r3, r2
 8007a32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	69ba      	ldr	r2, [r7, #24]
 8007a3a:	0151      	lsls	r1, r2, #5
 8007a3c:	69fa      	ldr	r2, [r7, #28]
 8007a3e:	440a      	add	r2, r1
 8007a40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a48:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	68d9      	ldr	r1, [r3, #12]
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	781a      	ldrb	r2, [r3, #0]
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	b298      	uxth	r0, r3
 8007a58:	79fb      	ldrb	r3, [r7, #7]
 8007a5a:	9300      	str	r3, [sp, #0]
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f000 fa2b 	bl	8007eba <USB_WritePacket>
 8007a64:	e0ce      	b.n	8007c04 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	015a      	lsls	r2, r3, #5
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	4413      	add	r3, r2
 8007a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a72:	691b      	ldr	r3, [r3, #16]
 8007a74:	69ba      	ldr	r2, [r7, #24]
 8007a76:	0151      	lsls	r1, r2, #5
 8007a78:	69fa      	ldr	r2, [r7, #28]
 8007a7a:	440a      	add	r2, r1
 8007a7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a80:	0cdb      	lsrs	r3, r3, #19
 8007a82:	04db      	lsls	r3, r3, #19
 8007a84:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	015a      	lsls	r2, r3, #5
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a92:	691b      	ldr	r3, [r3, #16]
 8007a94:	69ba      	ldr	r2, [r7, #24]
 8007a96:	0151      	lsls	r1, r2, #5
 8007a98:	69fa      	ldr	r2, [r7, #28]
 8007a9a:	440a      	add	r2, r1
 8007a9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007aa0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007aa4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007aa8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d126      	bne.n	8007b00 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	015a      	lsls	r2, r3, #5
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	4413      	add	r3, r2
 8007aba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007abe:	691a      	ldr	r2, [r3, #16]
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ac8:	69b9      	ldr	r1, [r7, #24]
 8007aca:	0148      	lsls	r0, r1, #5
 8007acc:	69f9      	ldr	r1, [r7, #28]
 8007ace:	4401      	add	r1, r0
 8007ad0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007ad8:	69bb      	ldr	r3, [r7, #24]
 8007ada:	015a      	lsls	r2, r3, #5
 8007adc:	69fb      	ldr	r3, [r7, #28]
 8007ade:	4413      	add	r3, r2
 8007ae0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	69ba      	ldr	r2, [r7, #24]
 8007ae8:	0151      	lsls	r1, r2, #5
 8007aea:	69fa      	ldr	r2, [r7, #28]
 8007aec:	440a      	add	r2, r1
 8007aee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007af2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007af6:	6113      	str	r3, [r2, #16]
 8007af8:	e036      	b.n	8007b68 <USB_EPStartXfer+0x3dc>
 8007afa:	bf00      	nop
 8007afc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	695a      	ldr	r2, [r3, #20]
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	4413      	add	r3, r2
 8007b0a:	1e5a      	subs	r2, r3, #1
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b14:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	015a      	lsls	r2, r3, #5
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b22:	691a      	ldr	r2, [r3, #16]
 8007b24:	8afb      	ldrh	r3, [r7, #22]
 8007b26:	04d9      	lsls	r1, r3, #19
 8007b28:	4b39      	ldr	r3, [pc, #228]	; (8007c10 <USB_EPStartXfer+0x484>)
 8007b2a:	400b      	ands	r3, r1
 8007b2c:	69b9      	ldr	r1, [r7, #24]
 8007b2e:	0148      	lsls	r0, r1, #5
 8007b30:	69f9      	ldr	r1, [r7, #28]
 8007b32:	4401      	add	r1, r0
 8007b34:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8007b3c:	69bb      	ldr	r3, [r7, #24]
 8007b3e:	015a      	lsls	r2, r3, #5
 8007b40:	69fb      	ldr	r3, [r7, #28]
 8007b42:	4413      	add	r3, r2
 8007b44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b48:	691a      	ldr	r2, [r3, #16]
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	8af9      	ldrh	r1, [r7, #22]
 8007b50:	fb01 f303 	mul.w	r3, r1, r3
 8007b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b58:	69b9      	ldr	r1, [r7, #24]
 8007b5a:	0148      	lsls	r0, r1, #5
 8007b5c:	69f9      	ldr	r1, [r7, #28]
 8007b5e:	4401      	add	r1, r0
 8007b60:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b64:	4313      	orrs	r3, r2
 8007b66:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007b68:	79fb      	ldrb	r3, [r7, #7]
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d10d      	bne.n	8007b8a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d009      	beq.n	8007b8a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	68d9      	ldr	r1, [r3, #12]
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	015a      	lsls	r2, r3, #5
 8007b7e:	69fb      	ldr	r3, [r7, #28]
 8007b80:	4413      	add	r3, r2
 8007b82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b86:	460a      	mov	r2, r1
 8007b88:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	78db      	ldrb	r3, [r3, #3]
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d128      	bne.n	8007be4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b92:	69fb      	ldr	r3, [r7, #28]
 8007b94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d110      	bne.n	8007bc4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	015a      	lsls	r2, r3, #5
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	69ba      	ldr	r2, [r7, #24]
 8007bb2:	0151      	lsls	r1, r2, #5
 8007bb4:	69fa      	ldr	r2, [r7, #28]
 8007bb6:	440a      	add	r2, r1
 8007bb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007bbc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007bc0:	6013      	str	r3, [r2, #0]
 8007bc2:	e00f      	b.n	8007be4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	015a      	lsls	r2, r3, #5
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	4413      	add	r3, r2
 8007bcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	69ba      	ldr	r2, [r7, #24]
 8007bd4:	0151      	lsls	r1, r2, #5
 8007bd6:	69fa      	ldr	r2, [r7, #28]
 8007bd8:	440a      	add	r2, r1
 8007bda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007bde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007be2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	015a      	lsls	r2, r3, #5
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	4413      	add	r3, r2
 8007bec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	69ba      	ldr	r2, [r7, #24]
 8007bf4:	0151      	lsls	r1, r2, #5
 8007bf6:	69fa      	ldr	r2, [r7, #28]
 8007bf8:	440a      	add	r2, r1
 8007bfa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007bfe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007c02:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3720      	adds	r7, #32
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	1ff80000 	.word	0x1ff80000

08007c14 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b087      	sub	sp, #28
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	60b9      	str	r1, [r7, #8]
 8007c1e:	4613      	mov	r3, r2
 8007c20:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	785b      	ldrb	r3, [r3, #1]
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	f040 80cd 	bne.w	8007dd0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	695b      	ldr	r3, [r3, #20]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d132      	bne.n	8007ca4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	015a      	lsls	r2, r3, #5
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	4413      	add	r3, r2
 8007c46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c4a:	691b      	ldr	r3, [r3, #16]
 8007c4c:	693a      	ldr	r2, [r7, #16]
 8007c4e:	0151      	lsls	r1, r2, #5
 8007c50:	697a      	ldr	r2, [r7, #20]
 8007c52:	440a      	add	r2, r1
 8007c54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c58:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007c5c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007c60:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	015a      	lsls	r2, r3, #5
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	4413      	add	r3, r2
 8007c6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c6e:	691b      	ldr	r3, [r3, #16]
 8007c70:	693a      	ldr	r2, [r7, #16]
 8007c72:	0151      	lsls	r1, r2, #5
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	440a      	add	r2, r1
 8007c78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007c80:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	015a      	lsls	r2, r3, #5
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	4413      	add	r3, r2
 8007c8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c8e:	691b      	ldr	r3, [r3, #16]
 8007c90:	693a      	ldr	r2, [r7, #16]
 8007c92:	0151      	lsls	r1, r2, #5
 8007c94:	697a      	ldr	r2, [r7, #20]
 8007c96:	440a      	add	r2, r1
 8007c98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c9c:	0cdb      	lsrs	r3, r3, #19
 8007c9e:	04db      	lsls	r3, r3, #19
 8007ca0:	6113      	str	r3, [r2, #16]
 8007ca2:	e04e      	b.n	8007d42 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	015a      	lsls	r2, r3, #5
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	4413      	add	r3, r2
 8007cac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	0151      	lsls	r1, r2, #5
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	440a      	add	r2, r1
 8007cba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cbe:	0cdb      	lsrs	r3, r3, #19
 8007cc0:	04db      	lsls	r3, r3, #19
 8007cc2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	015a      	lsls	r2, r3, #5
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	4413      	add	r3, r2
 8007ccc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	693a      	ldr	r2, [r7, #16]
 8007cd4:	0151      	lsls	r1, r2, #5
 8007cd6:	697a      	ldr	r2, [r7, #20]
 8007cd8:	440a      	add	r2, r1
 8007cda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cde:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007ce2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007ce6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	695a      	ldr	r2, [r3, #20]
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d903      	bls.n	8007cfc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	689a      	ldr	r2, [r3, #8]
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	015a      	lsls	r2, r3, #5
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	4413      	add	r3, r2
 8007d04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	0151      	lsls	r1, r2, #5
 8007d0e:	697a      	ldr	r2, [r7, #20]
 8007d10:	440a      	add	r2, r1
 8007d12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d16:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d1a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	015a      	lsls	r2, r3, #5
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	4413      	add	r3, r2
 8007d24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d28:	691a      	ldr	r2, [r3, #16]
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	695b      	ldr	r3, [r3, #20]
 8007d2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d32:	6939      	ldr	r1, [r7, #16]
 8007d34:	0148      	lsls	r0, r1, #5
 8007d36:	6979      	ldr	r1, [r7, #20]
 8007d38:	4401      	add	r1, r0
 8007d3a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007d42:	79fb      	ldrb	r3, [r7, #7]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d11e      	bne.n	8007d86 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	691b      	ldr	r3, [r3, #16]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d009      	beq.n	8007d64 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	015a      	lsls	r2, r3, #5
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	4413      	add	r3, r2
 8007d58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	015a      	lsls	r2, r3, #5
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	4413      	add	r3, r2
 8007d6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	693a      	ldr	r2, [r7, #16]
 8007d74:	0151      	lsls	r1, r2, #5
 8007d76:	697a      	ldr	r2, [r7, #20]
 8007d78:	440a      	add	r2, r1
 8007d7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d7e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007d82:	6013      	str	r3, [r2, #0]
 8007d84:	e092      	b.n	8007eac <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	015a      	lsls	r2, r3, #5
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	4413      	add	r3, r2
 8007d8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	693a      	ldr	r2, [r7, #16]
 8007d96:	0151      	lsls	r1, r2, #5
 8007d98:	697a      	ldr	r2, [r7, #20]
 8007d9a:	440a      	add	r2, r1
 8007d9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007da0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007da4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	695b      	ldr	r3, [r3, #20]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d07e      	beq.n	8007eac <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007db4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	781b      	ldrb	r3, [r3, #0]
 8007dba:	f003 030f 	and.w	r3, r3, #15
 8007dbe:	2101      	movs	r1, #1
 8007dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc4:	6979      	ldr	r1, [r7, #20]
 8007dc6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	634b      	str	r3, [r1, #52]	; 0x34
 8007dce:	e06d      	b.n	8007eac <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	015a      	lsls	r2, r3, #5
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ddc:	691b      	ldr	r3, [r3, #16]
 8007dde:	693a      	ldr	r2, [r7, #16]
 8007de0:	0151      	lsls	r1, r2, #5
 8007de2:	697a      	ldr	r2, [r7, #20]
 8007de4:	440a      	add	r2, r1
 8007de6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007dea:	0cdb      	lsrs	r3, r3, #19
 8007dec:	04db      	lsls	r3, r3, #19
 8007dee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	015a      	lsls	r2, r3, #5
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	4413      	add	r3, r2
 8007df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dfc:	691b      	ldr	r3, [r3, #16]
 8007dfe:	693a      	ldr	r2, [r7, #16]
 8007e00:	0151      	lsls	r1, r2, #5
 8007e02:	697a      	ldr	r2, [r7, #20]
 8007e04:	440a      	add	r2, r1
 8007e06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e0a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007e0e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007e12:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	695b      	ldr	r3, [r3, #20]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d003      	beq.n	8007e24 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	689a      	ldr	r2, [r3, #8]
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	015a      	lsls	r2, r3, #5
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	4413      	add	r3, r2
 8007e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e30:	691b      	ldr	r3, [r3, #16]
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	0151      	lsls	r1, r2, #5
 8007e36:	697a      	ldr	r2, [r7, #20]
 8007e38:	440a      	add	r2, r1
 8007e3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007e42:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	015a      	lsls	r2, r3, #5
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e50:	691a      	ldr	r2, [r3, #16]
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e5a:	6939      	ldr	r1, [r7, #16]
 8007e5c:	0148      	lsls	r0, r1, #5
 8007e5e:	6979      	ldr	r1, [r7, #20]
 8007e60:	4401      	add	r1, r0
 8007e62:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007e66:	4313      	orrs	r3, r2
 8007e68:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007e6a:	79fb      	ldrb	r3, [r7, #7]
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d10d      	bne.n	8007e8c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	68db      	ldr	r3, [r3, #12]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d009      	beq.n	8007e8c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	68d9      	ldr	r1, [r3, #12]
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	015a      	lsls	r2, r3, #5
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	4413      	add	r3, r2
 8007e84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e88:	460a      	mov	r2, r1
 8007e8a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	015a      	lsls	r2, r3, #5
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	4413      	add	r3, r2
 8007e94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	693a      	ldr	r2, [r7, #16]
 8007e9c:	0151      	lsls	r1, r2, #5
 8007e9e:	697a      	ldr	r2, [r7, #20]
 8007ea0:	440a      	add	r2, r1
 8007ea2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ea6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007eaa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	371c      	adds	r7, #28
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr

08007eba <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007eba:	b480      	push	{r7}
 8007ebc:	b089      	sub	sp, #36	; 0x24
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	60f8      	str	r0, [r7, #12]
 8007ec2:	60b9      	str	r1, [r7, #8]
 8007ec4:	4611      	mov	r1, r2
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	460b      	mov	r3, r1
 8007eca:	71fb      	strb	r3, [r7, #7]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8007ed8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d11a      	bne.n	8007f16 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007ee0:	88bb      	ldrh	r3, [r7, #4]
 8007ee2:	3303      	adds	r3, #3
 8007ee4:	089b      	lsrs	r3, r3, #2
 8007ee6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007ee8:	2300      	movs	r3, #0
 8007eea:	61bb      	str	r3, [r7, #24]
 8007eec:	e00f      	b.n	8007f0e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007eee:	79fb      	ldrb	r3, [r7, #7]
 8007ef0:	031a      	lsls	r2, r3, #12
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007efa:	461a      	mov	r2, r3
 8007efc:	69fb      	ldr	r3, [r7, #28]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007f02:	69fb      	ldr	r3, [r7, #28]
 8007f04:	3304      	adds	r3, #4
 8007f06:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	61bb      	str	r3, [r7, #24]
 8007f0e:	69ba      	ldr	r2, [r7, #24]
 8007f10:	693b      	ldr	r3, [r7, #16]
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d3eb      	bcc.n	8007eee <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3724      	adds	r7, #36	; 0x24
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b089      	sub	sp, #36	; 0x24
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	60f8      	str	r0, [r7, #12]
 8007f2c:	60b9      	str	r1, [r7, #8]
 8007f2e:	4613      	mov	r3, r2
 8007f30:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007f3a:	88fb      	ldrh	r3, [r7, #6]
 8007f3c:	3303      	adds	r3, #3
 8007f3e:	089b      	lsrs	r3, r3, #2
 8007f40:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8007f42:	2300      	movs	r3, #0
 8007f44:	61bb      	str	r3, [r7, #24]
 8007f46:	e00b      	b.n	8007f60 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	69fb      	ldr	r3, [r7, #28]
 8007f52:	601a      	str	r2, [r3, #0]
    pDest++;
 8007f54:	69fb      	ldr	r3, [r7, #28]
 8007f56:	3304      	adds	r3, #4
 8007f58:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	61bb      	str	r3, [r7, #24]
 8007f60:	69ba      	ldr	r2, [r7, #24]
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d3ef      	bcc.n	8007f48 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007f68:	69fb      	ldr	r3, [r7, #28]
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3724      	adds	r7, #36	; 0x24
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr

08007f76 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007f76:	b480      	push	{r7}
 8007f78:	b085      	sub	sp, #20
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
 8007f7e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	785b      	ldrb	r3, [r3, #1]
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d12c      	bne.n	8007fec <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	015a      	lsls	r2, r3, #5
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	4413      	add	r3, r2
 8007f9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	db12      	blt.n	8007fca <USB_EPSetStall+0x54>
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00f      	beq.n	8007fca <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	015a      	lsls	r2, r3, #5
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	4413      	add	r3, r2
 8007fb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	68ba      	ldr	r2, [r7, #8]
 8007fba:	0151      	lsls	r1, r2, #5
 8007fbc:	68fa      	ldr	r2, [r7, #12]
 8007fbe:	440a      	add	r2, r1
 8007fc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fc4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007fc8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	015a      	lsls	r2, r3, #5
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	4413      	add	r3, r2
 8007fd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	68ba      	ldr	r2, [r7, #8]
 8007fda:	0151      	lsls	r1, r2, #5
 8007fdc:	68fa      	ldr	r2, [r7, #12]
 8007fde:	440a      	add	r2, r1
 8007fe0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fe4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007fe8:	6013      	str	r3, [r2, #0]
 8007fea:	e02b      	b.n	8008044 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	015a      	lsls	r2, r3, #5
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	db12      	blt.n	8008024 <USB_EPSetStall+0xae>
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00f      	beq.n	8008024 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	015a      	lsls	r2, r3, #5
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	4413      	add	r3, r2
 800800c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68ba      	ldr	r2, [r7, #8]
 8008014:	0151      	lsls	r1, r2, #5
 8008016:	68fa      	ldr	r2, [r7, #12]
 8008018:	440a      	add	r2, r1
 800801a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800801e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008022:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	015a      	lsls	r2, r3, #5
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	4413      	add	r3, r2
 800802c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68ba      	ldr	r2, [r7, #8]
 8008034:	0151      	lsls	r1, r2, #5
 8008036:	68fa      	ldr	r2, [r7, #12]
 8008038:	440a      	add	r2, r1
 800803a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800803e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008042:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3714      	adds	r7, #20
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr

08008052 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008052:	b480      	push	{r7}
 8008054:	b085      	sub	sp, #20
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	781b      	ldrb	r3, [r3, #0]
 8008064:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	785b      	ldrb	r3, [r3, #1]
 800806a:	2b01      	cmp	r3, #1
 800806c:	d128      	bne.n	80080c0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	015a      	lsls	r2, r3, #5
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	4413      	add	r3, r2
 8008076:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68ba      	ldr	r2, [r7, #8]
 800807e:	0151      	lsls	r1, r2, #5
 8008080:	68fa      	ldr	r2, [r7, #12]
 8008082:	440a      	add	r2, r1
 8008084:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008088:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800808c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	78db      	ldrb	r3, [r3, #3]
 8008092:	2b03      	cmp	r3, #3
 8008094:	d003      	beq.n	800809e <USB_EPClearStall+0x4c>
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	78db      	ldrb	r3, [r3, #3]
 800809a:	2b02      	cmp	r3, #2
 800809c:	d138      	bne.n	8008110 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	015a      	lsls	r2, r3, #5
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	4413      	add	r3, r2
 80080a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	68ba      	ldr	r2, [r7, #8]
 80080ae:	0151      	lsls	r1, r2, #5
 80080b0:	68fa      	ldr	r2, [r7, #12]
 80080b2:	440a      	add	r2, r1
 80080b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080bc:	6013      	str	r3, [r2, #0]
 80080be:	e027      	b.n	8008110 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	015a      	lsls	r2, r3, #5
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	4413      	add	r3, r2
 80080c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68ba      	ldr	r2, [r7, #8]
 80080d0:	0151      	lsls	r1, r2, #5
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	440a      	add	r2, r1
 80080d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80080da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80080de:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	78db      	ldrb	r3, [r3, #3]
 80080e4:	2b03      	cmp	r3, #3
 80080e6:	d003      	beq.n	80080f0 <USB_EPClearStall+0x9e>
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	78db      	ldrb	r3, [r3, #3]
 80080ec:	2b02      	cmp	r3, #2
 80080ee:	d10f      	bne.n	8008110 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	015a      	lsls	r2, r3, #5
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4413      	add	r3, r2
 80080f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	68ba      	ldr	r2, [r7, #8]
 8008100:	0151      	lsls	r1, r2, #5
 8008102:	68fa      	ldr	r2, [r7, #12]
 8008104:	440a      	add	r2, r1
 8008106:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800810a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800810e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008110:	2300      	movs	r3, #0
}
 8008112:	4618      	mov	r0, r3
 8008114:	3714      	adds	r7, #20
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr

0800811e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800811e:	b480      	push	{r7}
 8008120:	b085      	sub	sp, #20
 8008122:	af00      	add	r7, sp, #0
 8008124:	6078      	str	r0, [r7, #4]
 8008126:	460b      	mov	r3, r1
 8008128:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	68fa      	ldr	r2, [r7, #12]
 8008138:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800813c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008140:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008148:	681a      	ldr	r2, [r3, #0]
 800814a:	78fb      	ldrb	r3, [r7, #3]
 800814c:	011b      	lsls	r3, r3, #4
 800814e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008152:	68f9      	ldr	r1, [r7, #12]
 8008154:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008158:	4313      	orrs	r3, r2
 800815a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3714      	adds	r7, #20
 8008162:	46bd      	mov	sp, r7
 8008164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008168:	4770      	bx	lr

0800816a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800816a:	b480      	push	{r7}
 800816c:	b085      	sub	sp, #20
 800816e:	af00      	add	r7, sp, #0
 8008170:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	68fa      	ldr	r2, [r7, #12]
 8008180:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008184:	f023 0303 	bic.w	r3, r3, #3
 8008188:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008198:	f023 0302 	bic.w	r3, r3, #2
 800819c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800819e:	2300      	movs	r3, #0
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3714      	adds	r7, #20
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	68fa      	ldr	r2, [r7, #12]
 80081c2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80081c6:	f023 0303 	bic.w	r3, r3, #3
 80081ca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	68fa      	ldr	r2, [r7, #12]
 80081d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80081da:	f043 0302 	orr.w	r3, r3, #2
 80081de:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80081e0:	2300      	movs	r3, #0
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3714      	adds	r7, #20
 80081e6:	46bd      	mov	sp, r7
 80081e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ec:	4770      	bx	lr

080081ee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80081ee:	b480      	push	{r7}
 80081f0:	b085      	sub	sp, #20
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	695b      	ldr	r3, [r3, #20]
 80081fa:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	699b      	ldr	r3, [r3, #24]
 8008200:	68fa      	ldr	r2, [r7, #12]
 8008202:	4013      	ands	r3, r2
 8008204:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008206:	68fb      	ldr	r3, [r7, #12]
}
 8008208:	4618      	mov	r0, r3
 800820a:	3714      	adds	r7, #20
 800820c:	46bd      	mov	sp, r7
 800820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008212:	4770      	bx	lr

08008214 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008226:	699b      	ldr	r3, [r3, #24]
 8008228:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008230:	69db      	ldr	r3, [r3, #28]
 8008232:	68ba      	ldr	r2, [r7, #8]
 8008234:	4013      	ands	r3, r2
 8008236:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	0c1b      	lsrs	r3, r3, #16
}
 800823c:	4618      	mov	r0, r3
 800823e:	3714      	adds	r7, #20
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800825a:	699b      	ldr	r3, [r3, #24]
 800825c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008264:	69db      	ldr	r3, [r3, #28]
 8008266:	68ba      	ldr	r2, [r7, #8]
 8008268:	4013      	ands	r3, r2
 800826a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	b29b      	uxth	r3, r3
}
 8008270:	4618      	mov	r0, r3
 8008272:	3714      	adds	r7, #20
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800827c:	b480      	push	{r7}
 800827e:	b085      	sub	sp, #20
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	460b      	mov	r3, r1
 8008286:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800828c:	78fb      	ldrb	r3, [r7, #3]
 800828e:	015a      	lsls	r2, r3, #5
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	4413      	add	r3, r2
 8008294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082a2:	695b      	ldr	r3, [r3, #20]
 80082a4:	68ba      	ldr	r2, [r7, #8]
 80082a6:	4013      	ands	r3, r2
 80082a8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80082aa:	68bb      	ldr	r3, [r7, #8]
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3714      	adds	r7, #20
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr

080082b8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b087      	sub	sp, #28
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
 80082c0:	460b      	mov	r3, r1
 80082c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082ce:	691b      	ldr	r3, [r3, #16]
 80082d0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082da:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80082dc:	78fb      	ldrb	r3, [r7, #3]
 80082de:	f003 030f 	and.w	r3, r3, #15
 80082e2:	68fa      	ldr	r2, [r7, #12]
 80082e4:	fa22 f303 	lsr.w	r3, r2, r3
 80082e8:	01db      	lsls	r3, r3, #7
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	693a      	ldr	r2, [r7, #16]
 80082ee:	4313      	orrs	r3, r2
 80082f0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80082f2:	78fb      	ldrb	r3, [r7, #3]
 80082f4:	015a      	lsls	r2, r3, #5
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	4413      	add	r3, r2
 80082fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082fe:	689b      	ldr	r3, [r3, #8]
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	4013      	ands	r3, r2
 8008304:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008306:	68bb      	ldr	r3, [r7, #8]
}
 8008308:	4618      	mov	r0, r3
 800830a:	371c      	adds	r7, #28
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	695b      	ldr	r3, [r3, #20]
 8008320:	f003 0301 	and.w	r3, r3, #1
}
 8008324:	4618      	mov	r0, r3
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr

08008330 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008330:	b480      	push	{r7}
 8008332:	b085      	sub	sp, #20
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68fa      	ldr	r2, [r7, #12]
 8008346:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800834a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800834e:	f023 0307 	bic.w	r3, r3, #7
 8008352:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	68fa      	ldr	r2, [r7, #12]
 800835e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008362:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008366:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008368:	2300      	movs	r3, #0
}
 800836a:	4618      	mov	r0, r3
 800836c:	3714      	adds	r7, #20
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr
	...

08008378 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008378:	b480      	push	{r7}
 800837a:	b087      	sub	sp, #28
 800837c:	af00      	add	r7, sp, #0
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	460b      	mov	r3, r1
 8008382:	607a      	str	r2, [r7, #4]
 8008384:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	333c      	adds	r3, #60	; 0x3c
 800838e:	3304      	adds	r3, #4
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	4a26      	ldr	r2, [pc, #152]	; (8008430 <USB_EP0_OutStart+0xb8>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d90a      	bls.n	80083b2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80083a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80083ac:	d101      	bne.n	80083b2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80083ae:	2300      	movs	r3, #0
 80083b0:	e037      	b.n	8008422 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083b8:	461a      	mov	r2, r3
 80083ba:	2300      	movs	r3, #0
 80083bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083c4:	691b      	ldr	r3, [r3, #16]
 80083c6:	697a      	ldr	r2, [r7, #20]
 80083c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80083d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083d8:	691b      	ldr	r3, [r3, #16]
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083e0:	f043 0318 	orr.w	r3, r3, #24
 80083e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083ec:	691b      	ldr	r3, [r3, #16]
 80083ee:	697a      	ldr	r2, [r7, #20]
 80083f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083f4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80083f8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80083fa:	7afb      	ldrb	r3, [r7, #11]
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d10f      	bne.n	8008420 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008406:	461a      	mov	r2, r3
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	697a      	ldr	r2, [r7, #20]
 8008416:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800841a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800841e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008420:	2300      	movs	r3, #0
}
 8008422:	4618      	mov	r0, r3
 8008424:	371c      	adds	r7, #28
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	4f54300a 	.word	0x4f54300a

08008434 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800843c:	2300      	movs	r3, #0
 800843e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	3301      	adds	r3, #1
 8008444:	60fb      	str	r3, [r7, #12]
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	4a13      	ldr	r2, [pc, #76]	; (8008498 <USB_CoreReset+0x64>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d901      	bls.n	8008452 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800844e:	2303      	movs	r3, #3
 8008450:	e01b      	b.n	800848a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	691b      	ldr	r3, [r3, #16]
 8008456:	2b00      	cmp	r3, #0
 8008458:	daf2      	bge.n	8008440 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800845a:	2300      	movs	r3, #0
 800845c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	691b      	ldr	r3, [r3, #16]
 8008462:	f043 0201 	orr.w	r2, r3, #1
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	3301      	adds	r3, #1
 800846e:	60fb      	str	r3, [r7, #12]
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	4a09      	ldr	r2, [pc, #36]	; (8008498 <USB_CoreReset+0x64>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d901      	bls.n	800847c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008478:	2303      	movs	r3, #3
 800847a:	e006      	b.n	800848a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	691b      	ldr	r3, [r3, #16]
 8008480:	f003 0301 	and.w	r3, r3, #1
 8008484:	2b01      	cmp	r3, #1
 8008486:	d0f0      	beq.n	800846a <USB_CoreReset+0x36>

  return HAL_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3714      	adds	r7, #20
 800848e:	46bd      	mov	sp, r7
 8008490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008494:	4770      	bx	lr
 8008496:	bf00      	nop
 8008498:	00030d40 	.word	0x00030d40

0800849c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b084      	sub	sp, #16
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	460b      	mov	r3, r1
 80084a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80084a8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80084ac:	f002 f940 	bl	800a730 <malloc>
 80084b0:	4603      	mov	r3, r0
 80084b2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d105      	bne.n	80084c6 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80084c2:	2302      	movs	r3, #2
 80084c4:	e066      	b.n	8008594 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	7c1b      	ldrb	r3, [r3, #16]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d119      	bne.n	800850a <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80084d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80084da:	2202      	movs	r2, #2
 80084dc:	2181      	movs	r1, #129	; 0x81
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f001 ffad 	bl	800a43e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80084ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80084ee:	2202      	movs	r2, #2
 80084f0:	2101      	movs	r1, #1
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f001 ffa3 	bl	800a43e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2210      	movs	r2, #16
 8008504:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8008508:	e016      	b.n	8008538 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800850a:	2340      	movs	r3, #64	; 0x40
 800850c:	2202      	movs	r2, #2
 800850e:	2181      	movs	r1, #129	; 0x81
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f001 ff94 	bl	800a43e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2201      	movs	r2, #1
 800851a:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800851c:	2340      	movs	r3, #64	; 0x40
 800851e:	2202      	movs	r2, #2
 8008520:	2101      	movs	r1, #1
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f001 ff8b 	bl	800a43e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2210      	movs	r2, #16
 8008534:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008538:	2308      	movs	r3, #8
 800853a:	2203      	movs	r2, #3
 800853c:	2182      	movs	r1, #130	; 0x82
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f001 ff7d 	bl	800a43e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2201      	movs	r2, #1
 8008548:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2200      	movs	r2, #0
 800855a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	7c1b      	ldrb	r3, [r3, #16]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d109      	bne.n	8008582 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008574:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008578:	2101      	movs	r1, #1
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f002 f84e 	bl	800a61c <USBD_LL_PrepareReceive>
 8008580:	e007      	b.n	8008592 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008588:	2340      	movs	r3, #64	; 0x40
 800858a:	2101      	movs	r1, #1
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f002 f845 	bl	800a61c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008592:	2300      	movs	r3, #0
}
 8008594:	4618      	mov	r0, r3
 8008596:	3710      	adds	r7, #16
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	460b      	mov	r3, r1
 80085a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 80085a8:	2300      	movs	r3, #0
 80085aa:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80085ac:	2181      	movs	r1, #129	; 0x81
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f001 ff6b 	bl	800a48a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80085ba:	2101      	movs	r1, #1
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f001 ff64 	bl	800a48a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2200      	movs	r2, #0
 80085c6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80085ca:	2182      	movs	r1, #130	; 0x82
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f001 ff5c 	bl	800a48a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d00e      	beq.n	800860a <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085fc:	4618      	mov	r0, r3
 80085fe:	f002 f89f 	bl	800a740 <free>
    pdev->pClassData = NULL;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800860a:	7bfb      	ldrb	r3, [r7, #15]
}
 800860c:	4618      	mov	r0, r3
 800860e:	3710      	adds	r7, #16
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b086      	sub	sp, #24
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008624:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008626:	2300      	movs	r3, #0
 8008628:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800862a:	2300      	movs	r3, #0
 800862c:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800862e:	2300      	movs	r3, #0
 8008630:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800863a:	2b00      	cmp	r3, #0
 800863c:	d03a      	beq.n	80086b4 <USBD_CDC_Setup+0xa0>
 800863e:	2b20      	cmp	r3, #32
 8008640:	f040 8097 	bne.w	8008772 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	88db      	ldrh	r3, [r3, #6]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d029      	beq.n	80086a0 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	781b      	ldrb	r3, [r3, #0]
 8008650:	b25b      	sxtb	r3, r3
 8008652:	2b00      	cmp	r3, #0
 8008654:	da11      	bge.n	800867a <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	683a      	ldr	r2, [r7, #0]
 8008660:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8008662:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008664:	683a      	ldr	r2, [r7, #0]
 8008666:	88d2      	ldrh	r2, [r2, #6]
 8008668:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800866a:	6939      	ldr	r1, [r7, #16]
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	88db      	ldrh	r3, [r3, #6]
 8008670:	461a      	mov	r2, r3
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f001 fa9d 	bl	8009bb2 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8008678:	e082      	b.n	8008780 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	785a      	ldrb	r2, [r3, #1]
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	88db      	ldrh	r3, [r3, #6]
 8008688:	b2da      	uxtb	r2, r3
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008690:	6939      	ldr	r1, [r7, #16]
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	88db      	ldrh	r3, [r3, #6]
 8008696:	461a      	mov	r2, r3
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f001 fab6 	bl	8009c0a <USBD_CtlPrepareRx>
    break;
 800869e:	e06f      	b.n	8008780 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	683a      	ldr	r2, [r7, #0]
 80086aa:	7850      	ldrb	r0, [r2, #1]
 80086ac:	2200      	movs	r2, #0
 80086ae:	6839      	ldr	r1, [r7, #0]
 80086b0:	4798      	blx	r3
    break;
 80086b2:	e065      	b.n	8008780 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	785b      	ldrb	r3, [r3, #1]
 80086b8:	2b0b      	cmp	r3, #11
 80086ba:	d84f      	bhi.n	800875c <USBD_CDC_Setup+0x148>
 80086bc:	a201      	add	r2, pc, #4	; (adr r2, 80086c4 <USBD_CDC_Setup+0xb0>)
 80086be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c2:	bf00      	nop
 80086c4:	080086f5 	.word	0x080086f5
 80086c8:	0800876b 	.word	0x0800876b
 80086cc:	0800875d 	.word	0x0800875d
 80086d0:	0800875d 	.word	0x0800875d
 80086d4:	0800875d 	.word	0x0800875d
 80086d8:	0800875d 	.word	0x0800875d
 80086dc:	0800875d 	.word	0x0800875d
 80086e0:	0800875d 	.word	0x0800875d
 80086e4:	0800875d 	.word	0x0800875d
 80086e8:	0800875d 	.word	0x0800875d
 80086ec:	0800871d 	.word	0x0800871d
 80086f0:	08008745 	.word	0x08008745
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086fa:	2b03      	cmp	r3, #3
 80086fc:	d107      	bne.n	800870e <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80086fe:	f107 030c 	add.w	r3, r7, #12
 8008702:	2202      	movs	r2, #2
 8008704:	4619      	mov	r1, r3
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f001 fa53 	bl	8009bb2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800870c:	e030      	b.n	8008770 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800870e:	6839      	ldr	r1, [r7, #0]
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f001 f9dd 	bl	8009ad0 <USBD_CtlError>
        ret = USBD_FAIL;
 8008716:	2303      	movs	r3, #3
 8008718:	75fb      	strb	r3, [r7, #23]
      break;
 800871a:	e029      	b.n	8008770 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008722:	2b03      	cmp	r3, #3
 8008724:	d107      	bne.n	8008736 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008726:	f107 030f 	add.w	r3, r7, #15
 800872a:	2201      	movs	r2, #1
 800872c:	4619      	mov	r1, r3
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f001 fa3f 	bl	8009bb2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8008734:	e01c      	b.n	8008770 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8008736:	6839      	ldr	r1, [r7, #0]
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f001 f9c9 	bl	8009ad0 <USBD_CtlError>
        ret = USBD_FAIL;
 800873e:	2303      	movs	r3, #3
 8008740:	75fb      	strb	r3, [r7, #23]
      break;
 8008742:	e015      	b.n	8008770 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800874a:	2b03      	cmp	r3, #3
 800874c:	d00f      	beq.n	800876e <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800874e:	6839      	ldr	r1, [r7, #0]
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f001 f9bd 	bl	8009ad0 <USBD_CtlError>
        ret = USBD_FAIL;
 8008756:	2303      	movs	r3, #3
 8008758:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800875a:	e008      	b.n	800876e <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800875c:	6839      	ldr	r1, [r7, #0]
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f001 f9b6 	bl	8009ad0 <USBD_CtlError>
      ret = USBD_FAIL;
 8008764:	2303      	movs	r3, #3
 8008766:	75fb      	strb	r3, [r7, #23]
      break;
 8008768:	e002      	b.n	8008770 <USBD_CDC_Setup+0x15c>
      break;
 800876a:	bf00      	nop
 800876c:	e008      	b.n	8008780 <USBD_CDC_Setup+0x16c>
      break;
 800876e:	bf00      	nop
    }
    break;
 8008770:	e006      	b.n	8008780 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8008772:	6839      	ldr	r1, [r7, #0]
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f001 f9ab 	bl	8009ad0 <USBD_CtlError>
    ret = USBD_FAIL;
 800877a:	2303      	movs	r3, #3
 800877c:	75fb      	strb	r3, [r7, #23]
    break;
 800877e:	bf00      	nop
  }

  return (uint8_t)ret;
 8008780:	7dfb      	ldrb	r3, [r7, #23]
}
 8008782:	4618      	mov	r0, r3
 8008784:	3718      	adds	r7, #24
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop

0800878c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	460b      	mov	r3, r1
 8008796:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800879e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d101      	bne.n	80087ae <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80087aa:	2303      	movs	r3, #3
 80087ac:	e049      	b.n	8008842 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80087b4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80087b6:	78fa      	ldrb	r2, [r7, #3]
 80087b8:	6879      	ldr	r1, [r7, #4]
 80087ba:	4613      	mov	r3, r2
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	4413      	add	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	440b      	add	r3, r1
 80087c4:	3318      	adds	r3, #24
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d029      	beq.n	8008820 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80087cc:	78fa      	ldrb	r2, [r7, #3]
 80087ce:	6879      	ldr	r1, [r7, #4]
 80087d0:	4613      	mov	r3, r2
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	4413      	add	r3, r2
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	440b      	add	r3, r1
 80087da:	3318      	adds	r3, #24
 80087dc:	681a      	ldr	r2, [r3, #0]
 80087de:	78f9      	ldrb	r1, [r7, #3]
 80087e0:	68f8      	ldr	r0, [r7, #12]
 80087e2:	460b      	mov	r3, r1
 80087e4:	00db      	lsls	r3, r3, #3
 80087e6:	1a5b      	subs	r3, r3, r1
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	4403      	add	r3, r0
 80087ec:	3344      	adds	r3, #68	; 0x44
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	fbb2 f1f3 	udiv	r1, r2, r3
 80087f4:	fb03 f301 	mul.w	r3, r3, r1
 80087f8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d110      	bne.n	8008820 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80087fe:	78fa      	ldrb	r2, [r7, #3]
 8008800:	6879      	ldr	r1, [r7, #4]
 8008802:	4613      	mov	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	4413      	add	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	440b      	add	r3, r1
 800880c:	3318      	adds	r3, #24
 800880e:	2200      	movs	r2, #0
 8008810:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008812:	78f9      	ldrb	r1, [r7, #3]
 8008814:	2300      	movs	r3, #0
 8008816:	2200      	movs	r2, #0
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f001 fede 	bl	800a5da <USBD_LL_Transmit>
 800881e:	e00f      	b.n	8008840 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	2200      	movs	r2, #0
 8008824:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800882e:	691b      	ldr	r3, [r3, #16]
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008836:	68ba      	ldr	r2, [r7, #8]
 8008838:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800883c:	78fa      	ldrb	r2, [r7, #3]
 800883e:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3710      	adds	r7, #16
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800884a:	b580      	push	{r7, lr}
 800884c:	b084      	sub	sp, #16
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
 8008852:	460b      	mov	r3, r1
 8008854:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800885c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008864:	2b00      	cmp	r3, #0
 8008866:	d101      	bne.n	800886c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008868:	2303      	movs	r3, #3
 800886a:	e015      	b.n	8008898 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800886c:	78fb      	ldrb	r3, [r7, #3]
 800886e:	4619      	mov	r1, r3
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f001 fef4 	bl	800a65e <USBD_LL_GetRxDataSize>
 8008876:	4602      	mov	r2, r0
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008884:	68db      	ldr	r3, [r3, #12]
 8008886:	68fa      	ldr	r2, [r7, #12]
 8008888:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008892:	4611      	mov	r1, r2
 8008894:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008896:	2300      	movs	r3, #0
}
 8008898:	4618      	mov	r0, r3
 800889a:	3710      	adds	r7, #16
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}

080088a0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80088ae:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d015      	beq.n	80088e6 <USBD_CDC_EP0_RxReady+0x46>
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80088c0:	2bff      	cmp	r3, #255	; 0xff
 80088c2:	d010      	beq.n	80088e6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	68fa      	ldr	r2, [r7, #12]
 80088ce:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80088d2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80088d4:	68fa      	ldr	r2, [r7, #12]
 80088d6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80088da:	b292      	uxth	r2, r2
 80088dc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	22ff      	movs	r2, #255	; 0xff
 80088e2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 80088e6:	2300      	movs	r3, #0
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	3710      	adds	r7, #16
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2243      	movs	r2, #67	; 0x43
 80088fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80088fe:	4b03      	ldr	r3, [pc, #12]	; (800890c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008900:	4618      	mov	r0, r3
 8008902:	370c      	adds	r7, #12
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr
 800890c:	200000bc 	.word	0x200000bc

08008910 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008910:	b480      	push	{r7}
 8008912:	b083      	sub	sp, #12
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2243      	movs	r2, #67	; 0x43
 800891c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800891e:	4b03      	ldr	r3, [pc, #12]	; (800892c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008920:	4618      	mov	r0, r3
 8008922:	370c      	adds	r7, #12
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr
 800892c:	20000078 	.word	0x20000078

08008930 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008930:	b480      	push	{r7}
 8008932:	b083      	sub	sp, #12
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2243      	movs	r2, #67	; 0x43
 800893c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800893e:	4b03      	ldr	r3, [pc, #12]	; (800894c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008940:	4618      	mov	r0, r3
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr
 800894c:	20000100 	.word	0x20000100

08008950 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008950:	b480      	push	{r7}
 8008952:	b083      	sub	sp, #12
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	220a      	movs	r2, #10
 800895c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800895e:	4b03      	ldr	r3, [pc, #12]	; (800896c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008960:	4618      	mov	r0, r3
 8008962:	370c      	adds	r7, #12
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr
 800896c:	20000034 	.word	0x20000034

08008970 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008970:	b480      	push	{r7}
 8008972:	b083      	sub	sp, #12
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d101      	bne.n	8008984 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008980:	2303      	movs	r3, #3
 8008982:	e004      	b.n	800898e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	683a      	ldr	r2, [r7, #0]
 8008988:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800898c:	2300      	movs	r3, #0
}
 800898e:	4618      	mov	r0, r3
 8008990:	370c      	adds	r7, #12
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr

0800899a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800899a:	b480      	push	{r7}
 800899c:	b087      	sub	sp, #28
 800899e:	af00      	add	r7, sp, #0
 80089a0:	60f8      	str	r0, [r7, #12]
 80089a2:	60b9      	str	r1, [r7, #8]
 80089a4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80089ac:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80089be:	2300      	movs	r3, #0
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	371c      	adds	r7, #28
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr

080089cc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80089dc:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	683a      	ldr	r2, [r7, #0]
 80089e2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80089e6:	2300      	movs	r3, #0
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3714      	adds	r7, #20
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr

080089f4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b084      	sub	sp, #16
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008a02:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008a04:	2301      	movs	r3, #1
 8008a06:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d101      	bne.n	8008a16 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008a12:	2303      	movs	r3, #3
 8008a14:	e01a      	b.n	8008a4c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d114      	bne.n	8008a4a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	2201      	movs	r2, #1
 8008a24:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008a3e:	2181      	movs	r1, #129	; 0x81
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f001 fdca 	bl	800a5da <USBD_LL_Transmit>

    ret = USBD_OK;
 8008a46:	2300      	movs	r3, #0
 8008a48:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3710      	adds	r7, #16
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b084      	sub	sp, #16
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008a62:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d101      	bne.n	8008a72 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008a6e:	2303      	movs	r3, #3
 8008a70:	e016      	b.n	8008aa0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	7c1b      	ldrb	r3, [r3, #16]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d109      	bne.n	8008a8e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008a80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008a84:	2101      	movs	r1, #1
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f001 fdc8 	bl	800a61c <USBD_LL_PrepareReceive>
 8008a8c:	e007      	b.n	8008a9e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008a94:	2340      	movs	r3, #64	; 0x40
 8008a96:	2101      	movs	r1, #1
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f001 fdbf 	bl	800a61c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008a9e:	2300      	movs	r3, #0
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3710      	adds	r7, #16
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	4613      	mov	r3, r2
 8008ab4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d101      	bne.n	8008ac0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008abc:	2303      	movs	r3, #3
 8008abe:	e025      	b.n	8008b0c <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d003      	beq.n	8008ad2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2200      	movs	r2, #0
 8008ace:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d003      	beq.n	8008ae4 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d003      	beq.n	8008af2 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	68ba      	ldr	r2, [r7, #8]
 8008aee:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2201      	movs	r2, #1
 8008af6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	79fa      	ldrb	r2, [r7, #7]
 8008afe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f001 fc35 	bl	800a370 <USBD_LL_Init>
 8008b06:	4603      	mov	r3, r0
 8008b08:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008b0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3718      	adds	r7, #24
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
 8008b1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d101      	bne.n	8008b2c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008b28:	2303      	movs	r3, #3
 8008b2a:	e010      	b.n	8008b4e <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	683a      	ldr	r2, [r7, #0]
 8008b30:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b3c:	f107 020e 	add.w	r2, r7, #14
 8008b40:	4610      	mov	r0, r2
 8008b42:	4798      	blx	r3
 8008b44:	4602      	mov	r2, r0
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8008b4c:	2300      	movs	r3, #0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008b56:	b580      	push	{r7, lr}
 8008b58:	b082      	sub	sp, #8
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f001 fc52 	bl	800a408 <USBD_LL_Start>
 8008b64:	4603      	mov	r3, r0
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3708      	adds	r7, #8
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bd80      	pop	{r7, pc}

08008b6e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008b6e:	b480      	push	{r7}
 8008b70:	b083      	sub	sp, #12
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008b76:	2300      	movs	r3, #0
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b084      	sub	sp, #16
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	460b      	mov	r3, r1
 8008b8e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008b90:	2303      	movs	r3, #3
 8008b92:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d009      	beq.n	8008bb2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	78fa      	ldrb	r2, [r7, #3]
 8008ba8:	4611      	mov	r1, r2
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	4798      	blx	r3
 8008bae:	4603      	mov	r3, r0
 8008bb0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3710      	adds	r7, #16
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b082      	sub	sp, #8
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d007      	beq.n	8008be2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	78fa      	ldrb	r2, [r7, #3]
 8008bdc:	4611      	mov	r1, r2
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	4798      	blx	r3
  }

  return USBD_OK;
 8008be2:	2300      	movs	r3, #0
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3708      	adds	r7, #8
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008bfc:	6839      	ldr	r1, [r7, #0]
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f000 ff2c 	bl	8009a5c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008c12:	461a      	mov	r2, r3
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008c20:	f003 031f 	and.w	r3, r3, #31
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	d00e      	beq.n	8008c46 <USBD_LL_SetupStage+0x5a>
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d302      	bcc.n	8008c32 <USBD_LL_SetupStage+0x46>
 8008c2c:	2b02      	cmp	r3, #2
 8008c2e:	d014      	beq.n	8008c5a <USBD_LL_SetupStage+0x6e>
 8008c30:	e01d      	b.n	8008c6e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008c38:	4619      	mov	r1, r3
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f000 fa18 	bl	8009070 <USBD_StdDevReq>
 8008c40:	4603      	mov	r3, r0
 8008c42:	73fb      	strb	r3, [r7, #15]
      break;
 8008c44:	e020      	b.n	8008c88 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 fa7c 	bl	800914c <USBD_StdItfReq>
 8008c54:	4603      	mov	r3, r0
 8008c56:	73fb      	strb	r3, [r7, #15]
      break;
 8008c58:	e016      	b.n	8008c88 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008c60:	4619      	mov	r1, r3
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 fab8 	bl	80091d8 <USBD_StdEPReq>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	73fb      	strb	r3, [r7, #15]
      break;
 8008c6c:	e00c      	b.n	8008c88 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008c74:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f001 fc23 	bl	800a4c8 <USBD_LL_StallEP>
 8008c82:	4603      	mov	r3, r0
 8008c84:	73fb      	strb	r3, [r7, #15]
      break;
 8008c86:	bf00      	nop
  }

  return ret;
 8008c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3710      	adds	r7, #16
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}

08008c92 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008c92:	b580      	push	{r7, lr}
 8008c94:	b086      	sub	sp, #24
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	60f8      	str	r0, [r7, #12]
 8008c9a:	460b      	mov	r3, r1
 8008c9c:	607a      	str	r2, [r7, #4]
 8008c9e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008ca0:	7afb      	ldrb	r3, [r7, #11]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d137      	bne.n	8008d16 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008cac:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008cb4:	2b03      	cmp	r3, #3
 8008cb6:	d14a      	bne.n	8008d4e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	689a      	ldr	r2, [r3, #8]
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d913      	bls.n	8008cec <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	689a      	ldr	r2, [r3, #8]
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	68db      	ldr	r3, [r3, #12]
 8008ccc:	1ad2      	subs	r2, r2, r3
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	68da      	ldr	r2, [r3, #12]
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	bf28      	it	cs
 8008cde:	4613      	movcs	r3, r2
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	6879      	ldr	r1, [r7, #4]
 8008ce4:	68f8      	ldr	r0, [r7, #12]
 8008ce6:	f000 ffad 	bl	8009c44 <USBD_CtlContinueRx>
 8008cea:	e030      	b.n	8008d4e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cf2:	691b      	ldr	r3, [r3, #16]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d00a      	beq.n	8008d0e <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008cfe:	2b03      	cmp	r3, #3
 8008d00:	d105      	bne.n	8008d0e <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d08:	691b      	ldr	r3, [r3, #16]
 8008d0a:	68f8      	ldr	r0, [r7, #12]
 8008d0c:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8008d0e:	68f8      	ldr	r0, [r7, #12]
 8008d10:	f000 ffa9 	bl	8009c66 <USBD_CtlSendStatus>
 8008d14:	e01b      	b.n	8008d4e <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d1c:	699b      	ldr	r3, [r3, #24]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d013      	beq.n	8008d4a <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008d28:	2b03      	cmp	r3, #3
 8008d2a:	d10e      	bne.n	8008d4a <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d32:	699b      	ldr	r3, [r3, #24]
 8008d34:	7afa      	ldrb	r2, [r7, #11]
 8008d36:	4611      	mov	r1, r2
 8008d38:	68f8      	ldr	r0, [r7, #12]
 8008d3a:	4798      	blx	r3
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8008d40:	7dfb      	ldrb	r3, [r7, #23]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d003      	beq.n	8008d4e <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8008d46:	7dfb      	ldrb	r3, [r7, #23]
 8008d48:	e002      	b.n	8008d50 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008d4a:	2303      	movs	r3, #3
 8008d4c:	e000      	b.n	8008d50 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8008d4e:	2300      	movs	r3, #0
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	3718      	adds	r7, #24
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}

08008d58 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b086      	sub	sp, #24
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	60f8      	str	r0, [r7, #12]
 8008d60:	460b      	mov	r3, r1
 8008d62:	607a      	str	r2, [r7, #4]
 8008d64:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008d66:	7afb      	ldrb	r3, [r7, #11]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d16a      	bne.n	8008e42 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	3314      	adds	r3, #20
 8008d70:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008d78:	2b02      	cmp	r3, #2
 8008d7a:	d155      	bne.n	8008e28 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	689a      	ldr	r2, [r3, #8]
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	68db      	ldr	r3, [r3, #12]
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d914      	bls.n	8008db2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	689a      	ldr	r2, [r3, #8]
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	68db      	ldr	r3, [r3, #12]
 8008d90:	1ad2      	subs	r2, r2, r3
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	689b      	ldr	r3, [r3, #8]
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	6879      	ldr	r1, [r7, #4]
 8008d9e:	68f8      	ldr	r0, [r7, #12]
 8008da0:	f000 ff22 	bl	8009be8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008da4:	2300      	movs	r3, #0
 8008da6:	2200      	movs	r2, #0
 8008da8:	2100      	movs	r1, #0
 8008daa:	68f8      	ldr	r0, [r7, #12]
 8008dac:	f001 fc36 	bl	800a61c <USBD_LL_PrepareReceive>
 8008db0:	e03a      	b.n	8008e28 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	68da      	ldr	r2, [r3, #12]
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	689b      	ldr	r3, [r3, #8]
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d11c      	bne.n	8008df8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	685a      	ldr	r2, [r3, #4]
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d316      	bcc.n	8008df8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	685a      	ldr	r2, [r3, #4]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d20f      	bcs.n	8008df8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008dd8:	2200      	movs	r2, #0
 8008dda:	2100      	movs	r1, #0
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f000 ff03 	bl	8009be8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2200      	movs	r2, #0
 8008de6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008dea:	2300      	movs	r3, #0
 8008dec:	2200      	movs	r2, #0
 8008dee:	2100      	movs	r1, #0
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	f001 fc13 	bl	800a61c <USBD_LL_PrepareReceive>
 8008df6:	e017      	b.n	8008e28 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d00a      	beq.n	8008e1a <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008e0a:	2b03      	cmp	r3, #3
 8008e0c:	d105      	bne.n	8008e1a <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e14:	68db      	ldr	r3, [r3, #12]
 8008e16:	68f8      	ldr	r0, [r7, #12]
 8008e18:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e1a:	2180      	movs	r1, #128	; 0x80
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f001 fb53 	bl	800a4c8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008e22:	68f8      	ldr	r0, [r7, #12]
 8008e24:	f000 ff32 	bl	8009c8c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d123      	bne.n	8008e7a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008e32:	68f8      	ldr	r0, [r7, #12]
 8008e34:	f7ff fe9b 	bl	8008b6e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008e40:	e01b      	b.n	8008e7a <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e48:	695b      	ldr	r3, [r3, #20]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d013      	beq.n	8008e76 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008e54:	2b03      	cmp	r3, #3
 8008e56:	d10e      	bne.n	8008e76 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e5e:	695b      	ldr	r3, [r3, #20]
 8008e60:	7afa      	ldrb	r2, [r7, #11]
 8008e62:	4611      	mov	r1, r2
 8008e64:	68f8      	ldr	r0, [r7, #12]
 8008e66:	4798      	blx	r3
 8008e68:	4603      	mov	r3, r0
 8008e6a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8008e6c:	7dfb      	ldrb	r3, [r7, #23]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d003      	beq.n	8008e7a <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8008e72:	7dfb      	ldrb	r3, [r7, #23]
 8008e74:	e002      	b.n	8008e7c <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008e76:	2303      	movs	r3, #3
 8008e78:	e000      	b.n	8008e7c <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8008e7a:	2300      	movs	r3, #0
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	3718      	adds	r7, #24
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b082      	sub	sp, #8
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2201      	movs	r2, #1
 8008e90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2200      	movs	r2, #0
 8008e98:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d009      	beq.n	8008ec8 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	6852      	ldr	r2, [r2, #4]
 8008ec0:	b2d2      	uxtb	r2, r2
 8008ec2:	4611      	mov	r1, r2
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ec8:	2340      	movs	r3, #64	; 0x40
 8008eca:	2200      	movs	r2, #0
 8008ecc:	2100      	movs	r1, #0
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f001 fab5 	bl	800a43e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2240      	movs	r2, #64	; 0x40
 8008ee0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ee4:	2340      	movs	r3, #64	; 0x40
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	2180      	movs	r1, #128	; 0x80
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f001 faa7 	bl	800a43e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2240      	movs	r2, #64	; 0x40
 8008efa:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008efc:	2300      	movs	r3, #0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3708      	adds	r7, #8
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}

08008f06 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008f06:	b480      	push	{r7}
 8008f08:	b083      	sub	sp, #12
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
 8008f0e:	460b      	mov	r3, r1
 8008f10:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	78fa      	ldrb	r2, [r7, #3]
 8008f16:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	370c      	adds	r7, #12
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr

08008f26 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008f26:	b480      	push	{r7}
 8008f28:	b083      	sub	sp, #12
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2204      	movs	r2, #4
 8008f3e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008f42:	2300      	movs	r3, #0
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f5e:	2b04      	cmp	r3, #4
 8008f60:	d105      	bne.n	8008f6e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008f6e:	2300      	movs	r3, #0
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	370c      	adds	r7, #12
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr

08008f7c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b082      	sub	sp, #8
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f8a:	2b03      	cmp	r3, #3
 8008f8c:	d10b      	bne.n	8008fa6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f94:	69db      	ldr	r3, [r3, #28]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d005      	beq.n	8008fa6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fa0:	69db      	ldr	r3, [r3, #28]
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008fa6:	2300      	movs	r3, #0
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3708      	adds	r7, #8
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}

08008fb0 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	460b      	mov	r3, r1
 8008fba:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008fbc:	2300      	movs	r3, #0
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	370c      	adds	r7, #12
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc8:	4770      	bx	lr

08008fca <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008fca:	b480      	push	{r7}
 8008fcc:	b083      	sub	sp, #12
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
 8008fd2:	460b      	mov	r3, r1
 8008fd4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008fd6:	2300      	movs	r3, #0
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b083      	sub	sp, #12
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008fec:	2300      	movs	r3, #0
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	370c      	adds	r7, #12
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff8:	4770      	bx	lr

08008ffa <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b082      	sub	sp, #8
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2201      	movs	r2, #1
 8009006:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009010:	2b00      	cmp	r3, #0
 8009012:	d009      	beq.n	8009028 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	687a      	ldr	r2, [r7, #4]
 800901e:	6852      	ldr	r2, [r2, #4]
 8009020:	b2d2      	uxtb	r2, r2
 8009022:	4611      	mov	r1, r2
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	4798      	blx	r3
  }

  return USBD_OK;
 8009028:	2300      	movs	r3, #0
}
 800902a:	4618      	mov	r0, r3
 800902c:	3708      	adds	r7, #8
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}

08009032 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009032:	b480      	push	{r7}
 8009034:	b087      	sub	sp, #28
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	781b      	ldrb	r3, [r3, #0]
 8009042:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	3301      	adds	r3, #1
 8009048:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	781b      	ldrb	r3, [r3, #0]
 800904e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009050:	8a3b      	ldrh	r3, [r7, #16]
 8009052:	021b      	lsls	r3, r3, #8
 8009054:	b21a      	sxth	r2, r3
 8009056:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800905a:	4313      	orrs	r3, r2
 800905c:	b21b      	sxth	r3, r3
 800905e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009060:	89fb      	ldrh	r3, [r7, #14]
}
 8009062:	4618      	mov	r0, r3
 8009064:	371c      	adds	r7, #28
 8009066:	46bd      	mov	sp, r7
 8009068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906c:	4770      	bx	lr
	...

08009070 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b084      	sub	sp, #16
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800907a:	2300      	movs	r3, #0
 800907c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009086:	2b20      	cmp	r3, #32
 8009088:	d004      	beq.n	8009094 <USBD_StdDevReq+0x24>
 800908a:	2b40      	cmp	r3, #64	; 0x40
 800908c:	d002      	beq.n	8009094 <USBD_StdDevReq+0x24>
 800908e:	2b00      	cmp	r3, #0
 8009090:	d00a      	beq.n	80090a8 <USBD_StdDevReq+0x38>
 8009092:	e050      	b.n	8009136 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	6839      	ldr	r1, [r7, #0]
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	4798      	blx	r3
 80090a2:	4603      	mov	r3, r0
 80090a4:	73fb      	strb	r3, [r7, #15]
    break;
 80090a6:	e04b      	b.n	8009140 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	785b      	ldrb	r3, [r3, #1]
 80090ac:	2b09      	cmp	r3, #9
 80090ae:	d83c      	bhi.n	800912a <USBD_StdDevReq+0xba>
 80090b0:	a201      	add	r2, pc, #4	; (adr r2, 80090b8 <USBD_StdDevReq+0x48>)
 80090b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090b6:	bf00      	nop
 80090b8:	0800910d 	.word	0x0800910d
 80090bc:	08009121 	.word	0x08009121
 80090c0:	0800912b 	.word	0x0800912b
 80090c4:	08009117 	.word	0x08009117
 80090c8:	0800912b 	.word	0x0800912b
 80090cc:	080090eb 	.word	0x080090eb
 80090d0:	080090e1 	.word	0x080090e1
 80090d4:	0800912b 	.word	0x0800912b
 80090d8:	08009103 	.word	0x08009103
 80090dc:	080090f5 	.word	0x080090f5
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 80090e0:	6839      	ldr	r1, [r7, #0]
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f000 f9ce 	bl	8009484 <USBD_GetDescriptor>
      break;
 80090e8:	e024      	b.n	8009134 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 80090ea:	6839      	ldr	r1, [r7, #0]
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 fb33 	bl	8009758 <USBD_SetAddress>
      break;
 80090f2:	e01f      	b.n	8009134 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 80090f4:	6839      	ldr	r1, [r7, #0]
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 fb70 	bl	80097dc <USBD_SetConfig>
 80090fc:	4603      	mov	r3, r0
 80090fe:	73fb      	strb	r3, [r7, #15]
      break;
 8009100:	e018      	b.n	8009134 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8009102:	6839      	ldr	r1, [r7, #0]
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 fc0d 	bl	8009924 <USBD_GetConfig>
      break;
 800910a:	e013      	b.n	8009134 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800910c:	6839      	ldr	r1, [r7, #0]
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f000 fc3c 	bl	800998c <USBD_GetStatus>
      break;
 8009114:	e00e      	b.n	8009134 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8009116:	6839      	ldr	r1, [r7, #0]
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 fc6a 	bl	80099f2 <USBD_SetFeature>
      break;
 800911e:	e009      	b.n	8009134 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8009120:	6839      	ldr	r1, [r7, #0]
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f000 fc79 	bl	8009a1a <USBD_ClrFeature>
      break;
 8009128:	e004      	b.n	8009134 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800912a:	6839      	ldr	r1, [r7, #0]
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 fccf 	bl	8009ad0 <USBD_CtlError>
      break;
 8009132:	bf00      	nop
    }
    break;
 8009134:	e004      	b.n	8009140 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8009136:	6839      	ldr	r1, [r7, #0]
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 fcc9 	bl	8009ad0 <USBD_CtlError>
    break;
 800913e:	bf00      	nop
  }

  return ret;
 8009140:	7bfb      	ldrb	r3, [r7, #15]
}
 8009142:	4618      	mov	r0, r3
 8009144:	3710      	adds	r7, #16
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop

0800914c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b084      	sub	sp, #16
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009156:	2300      	movs	r3, #0
 8009158:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009162:	2b20      	cmp	r3, #32
 8009164:	d003      	beq.n	800916e <USBD_StdItfReq+0x22>
 8009166:	2b40      	cmp	r3, #64	; 0x40
 8009168:	d001      	beq.n	800916e <USBD_StdItfReq+0x22>
 800916a:	2b00      	cmp	r3, #0
 800916c:	d12a      	bne.n	80091c4 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009174:	3b01      	subs	r3, #1
 8009176:	2b02      	cmp	r3, #2
 8009178:	d81d      	bhi.n	80091b6 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	889b      	ldrh	r3, [r3, #4]
 800917e:	b2db      	uxtb	r3, r3
 8009180:	2b01      	cmp	r3, #1
 8009182:	d813      	bhi.n	80091ac <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800918a:	689b      	ldr	r3, [r3, #8]
 800918c:	6839      	ldr	r1, [r7, #0]
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	4798      	blx	r3
 8009192:	4603      	mov	r3, r0
 8009194:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	88db      	ldrh	r3, [r3, #6]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d110      	bne.n	80091c0 <USBD_StdItfReq+0x74>
 800919e:	7bfb      	ldrb	r3, [r7, #15]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d10d      	bne.n	80091c0 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 fd5e 	bl	8009c66 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 80091aa:	e009      	b.n	80091c0 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 80091ac:	6839      	ldr	r1, [r7, #0]
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f000 fc8e 	bl	8009ad0 <USBD_CtlError>
      break;
 80091b4:	e004      	b.n	80091c0 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 80091b6:	6839      	ldr	r1, [r7, #0]
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f000 fc89 	bl	8009ad0 <USBD_CtlError>
      break;
 80091be:	e000      	b.n	80091c2 <USBD_StdItfReq+0x76>
      break;
 80091c0:	bf00      	nop
    }
    break;
 80091c2:	e004      	b.n	80091ce <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 80091c4:	6839      	ldr	r1, [r7, #0]
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f000 fc82 	bl	8009ad0 <USBD_CtlError>
    break;
 80091cc:	bf00      	nop
  }

  return ret;
 80091ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3710      	adds	r7, #16
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80091e2:	2300      	movs	r3, #0
 80091e4:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	889b      	ldrh	r3, [r3, #4]
 80091ea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091f4:	2b20      	cmp	r3, #32
 80091f6:	d004      	beq.n	8009202 <USBD_StdEPReq+0x2a>
 80091f8:	2b40      	cmp	r3, #64	; 0x40
 80091fa:	d002      	beq.n	8009202 <USBD_StdEPReq+0x2a>
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d00a      	beq.n	8009216 <USBD_StdEPReq+0x3e>
 8009200:	e135      	b.n	800946e <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	6839      	ldr	r1, [r7, #0]
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	4798      	blx	r3
 8009210:	4603      	mov	r3, r0
 8009212:	73fb      	strb	r3, [r7, #15]
    break;
 8009214:	e130      	b.n	8009478 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	785b      	ldrb	r3, [r3, #1]
 800921a:	2b01      	cmp	r3, #1
 800921c:	d03e      	beq.n	800929c <USBD_StdEPReq+0xc4>
 800921e:	2b03      	cmp	r3, #3
 8009220:	d002      	beq.n	8009228 <USBD_StdEPReq+0x50>
 8009222:	2b00      	cmp	r3, #0
 8009224:	d077      	beq.n	8009316 <USBD_StdEPReq+0x13e>
 8009226:	e11c      	b.n	8009462 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800922e:	2b02      	cmp	r3, #2
 8009230:	d002      	beq.n	8009238 <USBD_StdEPReq+0x60>
 8009232:	2b03      	cmp	r3, #3
 8009234:	d015      	beq.n	8009262 <USBD_StdEPReq+0x8a>
 8009236:	e02b      	b.n	8009290 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009238:	7bbb      	ldrb	r3, [r7, #14]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00c      	beq.n	8009258 <USBD_StdEPReq+0x80>
 800923e:	7bbb      	ldrb	r3, [r7, #14]
 8009240:	2b80      	cmp	r3, #128	; 0x80
 8009242:	d009      	beq.n	8009258 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8009244:	7bbb      	ldrb	r3, [r7, #14]
 8009246:	4619      	mov	r1, r3
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f001 f93d 	bl	800a4c8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800924e:	2180      	movs	r1, #128	; 0x80
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f001 f939 	bl	800a4c8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8009256:	e020      	b.n	800929a <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8009258:	6839      	ldr	r1, [r7, #0]
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f000 fc38 	bl	8009ad0 <USBD_CtlError>
        break;
 8009260:	e01b      	b.n	800929a <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	885b      	ldrh	r3, [r3, #2]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d10e      	bne.n	8009288 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800926a:	7bbb      	ldrb	r3, [r7, #14]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d00b      	beq.n	8009288 <USBD_StdEPReq+0xb0>
 8009270:	7bbb      	ldrb	r3, [r7, #14]
 8009272:	2b80      	cmp	r3, #128	; 0x80
 8009274:	d008      	beq.n	8009288 <USBD_StdEPReq+0xb0>
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	88db      	ldrh	r3, [r3, #6]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d104      	bne.n	8009288 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800927e:	7bbb      	ldrb	r3, [r7, #14]
 8009280:	4619      	mov	r1, r3
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f001 f920 	bl	800a4c8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f000 fcec 	bl	8009c66 <USBD_CtlSendStatus>

        break;
 800928e:	e004      	b.n	800929a <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8009290:	6839      	ldr	r1, [r7, #0]
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f000 fc1c 	bl	8009ad0 <USBD_CtlError>
        break;
 8009298:	bf00      	nop
      }
      break;
 800929a:	e0e7      	b.n	800946c <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092a2:	2b02      	cmp	r3, #2
 80092a4:	d002      	beq.n	80092ac <USBD_StdEPReq+0xd4>
 80092a6:	2b03      	cmp	r3, #3
 80092a8:	d015      	beq.n	80092d6 <USBD_StdEPReq+0xfe>
 80092aa:	e02d      	b.n	8009308 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80092ac:	7bbb      	ldrb	r3, [r7, #14]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d00c      	beq.n	80092cc <USBD_StdEPReq+0xf4>
 80092b2:	7bbb      	ldrb	r3, [r7, #14]
 80092b4:	2b80      	cmp	r3, #128	; 0x80
 80092b6:	d009      	beq.n	80092cc <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80092b8:	7bbb      	ldrb	r3, [r7, #14]
 80092ba:	4619      	mov	r1, r3
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f001 f903 	bl	800a4c8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80092c2:	2180      	movs	r1, #128	; 0x80
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f001 f8ff 	bl	800a4c8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80092ca:	e023      	b.n	8009314 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 80092cc:	6839      	ldr	r1, [r7, #0]
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 fbfe 	bl	8009ad0 <USBD_CtlError>
        break;
 80092d4:	e01e      	b.n	8009314 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	885b      	ldrh	r3, [r3, #2]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d119      	bne.n	8009312 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 80092de:	7bbb      	ldrb	r3, [r7, #14]
 80092e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d004      	beq.n	80092f2 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80092e8:	7bbb      	ldrb	r3, [r7, #14]
 80092ea:	4619      	mov	r1, r3
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f001 f90a 	bl	800a506 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f000 fcb7 	bl	8009c66 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	6839      	ldr	r1, [r7, #0]
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	4798      	blx	r3
        }
        break;
 8009306:	e004      	b.n	8009312 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8009308:	6839      	ldr	r1, [r7, #0]
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f000 fbe0 	bl	8009ad0 <USBD_CtlError>
        break;
 8009310:	e000      	b.n	8009314 <USBD_StdEPReq+0x13c>
        break;
 8009312:	bf00      	nop
      }
      break;
 8009314:	e0aa      	b.n	800946c <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800931c:	2b02      	cmp	r3, #2
 800931e:	d002      	beq.n	8009326 <USBD_StdEPReq+0x14e>
 8009320:	2b03      	cmp	r3, #3
 8009322:	d032      	beq.n	800938a <USBD_StdEPReq+0x1b2>
 8009324:	e097      	b.n	8009456 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009326:	7bbb      	ldrb	r3, [r7, #14]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d007      	beq.n	800933c <USBD_StdEPReq+0x164>
 800932c:	7bbb      	ldrb	r3, [r7, #14]
 800932e:	2b80      	cmp	r3, #128	; 0x80
 8009330:	d004      	beq.n	800933c <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8009332:	6839      	ldr	r1, [r7, #0]
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f000 fbcb 	bl	8009ad0 <USBD_CtlError>
          break;
 800933a:	e091      	b.n	8009460 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800933c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009340:	2b00      	cmp	r3, #0
 8009342:	da0b      	bge.n	800935c <USBD_StdEPReq+0x184>
 8009344:	7bbb      	ldrb	r3, [r7, #14]
 8009346:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800934a:	4613      	mov	r3, r2
 800934c:	009b      	lsls	r3, r3, #2
 800934e:	4413      	add	r3, r2
 8009350:	009b      	lsls	r3, r3, #2
 8009352:	3310      	adds	r3, #16
 8009354:	687a      	ldr	r2, [r7, #4]
 8009356:	4413      	add	r3, r2
 8009358:	3304      	adds	r3, #4
 800935a:	e00b      	b.n	8009374 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800935c:	7bbb      	ldrb	r3, [r7, #14]
 800935e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009362:	4613      	mov	r3, r2
 8009364:	009b      	lsls	r3, r3, #2
 8009366:	4413      	add	r3, r2
 8009368:	009b      	lsls	r3, r3, #2
 800936a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	4413      	add	r3, r2
 8009372:	3304      	adds	r3, #4
 8009374:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	2200      	movs	r2, #0
 800937a:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	2202      	movs	r2, #2
 8009380:	4619      	mov	r1, r3
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 fc15 	bl	8009bb2 <USBD_CtlSendData>
        break;
 8009388:	e06a      	b.n	8009460 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800938a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800938e:	2b00      	cmp	r3, #0
 8009390:	da11      	bge.n	80093b6 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009392:	7bbb      	ldrb	r3, [r7, #14]
 8009394:	f003 020f 	and.w	r2, r3, #15
 8009398:	6879      	ldr	r1, [r7, #4]
 800939a:	4613      	mov	r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	4413      	add	r3, r2
 80093a0:	009b      	lsls	r3, r3, #2
 80093a2:	440b      	add	r3, r1
 80093a4:	3324      	adds	r3, #36	; 0x24
 80093a6:	881b      	ldrh	r3, [r3, #0]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d117      	bne.n	80093dc <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 80093ac:	6839      	ldr	r1, [r7, #0]
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f000 fb8e 	bl	8009ad0 <USBD_CtlError>
            break;
 80093b4:	e054      	b.n	8009460 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80093b6:	7bbb      	ldrb	r3, [r7, #14]
 80093b8:	f003 020f 	and.w	r2, r3, #15
 80093bc:	6879      	ldr	r1, [r7, #4]
 80093be:	4613      	mov	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	4413      	add	r3, r2
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	440b      	add	r3, r1
 80093c8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80093cc:	881b      	ldrh	r3, [r3, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d104      	bne.n	80093dc <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 80093d2:	6839      	ldr	r1, [r7, #0]
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 fb7b 	bl	8009ad0 <USBD_CtlError>
            break;
 80093da:	e041      	b.n	8009460 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	da0b      	bge.n	80093fc <USBD_StdEPReq+0x224>
 80093e4:	7bbb      	ldrb	r3, [r7, #14]
 80093e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80093ea:	4613      	mov	r3, r2
 80093ec:	009b      	lsls	r3, r3, #2
 80093ee:	4413      	add	r3, r2
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	3310      	adds	r3, #16
 80093f4:	687a      	ldr	r2, [r7, #4]
 80093f6:	4413      	add	r3, r2
 80093f8:	3304      	adds	r3, #4
 80093fa:	e00b      	b.n	8009414 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 80093fc:	7bbb      	ldrb	r3, [r7, #14]
 80093fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009402:	4613      	mov	r3, r2
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	4413      	add	r3, r2
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	4413      	add	r3, r2
 8009412:	3304      	adds	r3, #4
 8009414:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009416:	7bbb      	ldrb	r3, [r7, #14]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d002      	beq.n	8009422 <USBD_StdEPReq+0x24a>
 800941c:	7bbb      	ldrb	r3, [r7, #14]
 800941e:	2b80      	cmp	r3, #128	; 0x80
 8009420:	d103      	bne.n	800942a <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	2200      	movs	r2, #0
 8009426:	601a      	str	r2, [r3, #0]
 8009428:	e00e      	b.n	8009448 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800942a:	7bbb      	ldrb	r3, [r7, #14]
 800942c:	4619      	mov	r1, r3
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f001 f888 	bl	800a544 <USBD_LL_IsStallEP>
 8009434:	4603      	mov	r3, r0
 8009436:	2b00      	cmp	r3, #0
 8009438:	d003      	beq.n	8009442 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	2201      	movs	r2, #1
 800943e:	601a      	str	r2, [r3, #0]
 8009440:	e002      	b.n	8009448 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	2200      	movs	r2, #0
 8009446:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	2202      	movs	r2, #2
 800944c:	4619      	mov	r1, r3
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 fbaf 	bl	8009bb2 <USBD_CtlSendData>
          break;
 8009454:	e004      	b.n	8009460 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8009456:	6839      	ldr	r1, [r7, #0]
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 fb39 	bl	8009ad0 <USBD_CtlError>
        break;
 800945e:	bf00      	nop
      }
      break;
 8009460:	e004      	b.n	800946c <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8009462:	6839      	ldr	r1, [r7, #0]
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 fb33 	bl	8009ad0 <USBD_CtlError>
      break;
 800946a:	bf00      	nop
    }
    break;
 800946c:	e004      	b.n	8009478 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800946e:	6839      	ldr	r1, [r7, #0]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 fb2d 	bl	8009ad0 <USBD_CtlError>
    break;
 8009476:	bf00      	nop
  }

  return ret;
 8009478:	7bfb      	ldrb	r3, [r7, #15]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3710      	adds	r7, #16
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
	...

08009484 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800948e:	2300      	movs	r3, #0
 8009490:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009492:	2300      	movs	r3, #0
 8009494:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009496:	2300      	movs	r3, #0
 8009498:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	885b      	ldrh	r3, [r3, #2]
 800949e:	0a1b      	lsrs	r3, r3, #8
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	3b01      	subs	r3, #1
 80094a4:	2b06      	cmp	r3, #6
 80094a6:	f200 8128 	bhi.w	80096fa <USBD_GetDescriptor+0x276>
 80094aa:	a201      	add	r2, pc, #4	; (adr r2, 80094b0 <USBD_GetDescriptor+0x2c>)
 80094ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b0:	080094cd 	.word	0x080094cd
 80094b4:	080094e5 	.word	0x080094e5
 80094b8:	08009525 	.word	0x08009525
 80094bc:	080096fb 	.word	0x080096fb
 80094c0:	080096fb 	.word	0x080096fb
 80094c4:	0800969b 	.word	0x0800969b
 80094c8:	080096c7 	.word	0x080096c7
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	687a      	ldr	r2, [r7, #4]
 80094d6:	7c12      	ldrb	r2, [r2, #16]
 80094d8:	f107 0108 	add.w	r1, r7, #8
 80094dc:	4610      	mov	r0, r2
 80094de:	4798      	blx	r3
 80094e0:	60f8      	str	r0, [r7, #12]
    break;
 80094e2:	e112      	b.n	800970a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	7c1b      	ldrb	r3, [r3, #16]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d10d      	bne.n	8009508 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80094f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094f4:	f107 0208 	add.w	r2, r7, #8
 80094f8:	4610      	mov	r0, r2
 80094fa:	4798      	blx	r3
 80094fc:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	3301      	adds	r3, #1
 8009502:	2202      	movs	r2, #2
 8009504:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8009506:	e100      	b.n	800970a <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800950e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009510:	f107 0208 	add.w	r2, r7, #8
 8009514:	4610      	mov	r0, r2
 8009516:	4798      	blx	r3
 8009518:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3301      	adds	r3, #1
 800951e:	2202      	movs	r2, #2
 8009520:	701a      	strb	r2, [r3, #0]
    break;
 8009522:	e0f2      	b.n	800970a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	885b      	ldrh	r3, [r3, #2]
 8009528:	b2db      	uxtb	r3, r3
 800952a:	2b05      	cmp	r3, #5
 800952c:	f200 80ac 	bhi.w	8009688 <USBD_GetDescriptor+0x204>
 8009530:	a201      	add	r2, pc, #4	; (adr r2, 8009538 <USBD_GetDescriptor+0xb4>)
 8009532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009536:	bf00      	nop
 8009538:	08009551 	.word	0x08009551
 800953c:	08009585 	.word	0x08009585
 8009540:	080095b9 	.word	0x080095b9
 8009544:	080095ed 	.word	0x080095ed
 8009548:	08009621 	.word	0x08009621
 800954c:	08009655 	.word	0x08009655
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d00b      	beq.n	8009574 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	7c12      	ldrb	r2, [r2, #16]
 8009568:	f107 0108 	add.w	r1, r7, #8
 800956c:	4610      	mov	r0, r2
 800956e:	4798      	blx	r3
 8009570:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009572:	e091      	b.n	8009698 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009574:	6839      	ldr	r1, [r7, #0]
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 faaa 	bl	8009ad0 <USBD_CtlError>
        err++;
 800957c:	7afb      	ldrb	r3, [r7, #11]
 800957e:	3301      	adds	r3, #1
 8009580:	72fb      	strb	r3, [r7, #11]
      break;
 8009582:	e089      	b.n	8009698 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d00b      	beq.n	80095a8 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	7c12      	ldrb	r2, [r2, #16]
 800959c:	f107 0108 	add.w	r1, r7, #8
 80095a0:	4610      	mov	r0, r2
 80095a2:	4798      	blx	r3
 80095a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80095a6:	e077      	b.n	8009698 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80095a8:	6839      	ldr	r1, [r7, #0]
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f000 fa90 	bl	8009ad0 <USBD_CtlError>
        err++;
 80095b0:	7afb      	ldrb	r3, [r7, #11]
 80095b2:	3301      	adds	r3, #1
 80095b4:	72fb      	strb	r3, [r7, #11]
      break;
 80095b6:	e06f      	b.n	8009698 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095be:	68db      	ldr	r3, [r3, #12]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d00b      	beq.n	80095dc <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095ca:	68db      	ldr	r3, [r3, #12]
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	7c12      	ldrb	r2, [r2, #16]
 80095d0:	f107 0108 	add.w	r1, r7, #8
 80095d4:	4610      	mov	r0, r2
 80095d6:	4798      	blx	r3
 80095d8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80095da:	e05d      	b.n	8009698 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80095dc:	6839      	ldr	r1, [r7, #0]
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 fa76 	bl	8009ad0 <USBD_CtlError>
        err++;
 80095e4:	7afb      	ldrb	r3, [r7, #11]
 80095e6:	3301      	adds	r3, #1
 80095e8:	72fb      	strb	r3, [r7, #11]
      break;
 80095ea:	e055      	b.n	8009698 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095f2:	691b      	ldr	r3, [r3, #16]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d00b      	beq.n	8009610 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095fe:	691b      	ldr	r3, [r3, #16]
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	7c12      	ldrb	r2, [r2, #16]
 8009604:	f107 0108 	add.w	r1, r7, #8
 8009608:	4610      	mov	r0, r2
 800960a:	4798      	blx	r3
 800960c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800960e:	e043      	b.n	8009698 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009610:	6839      	ldr	r1, [r7, #0]
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fa5c 	bl	8009ad0 <USBD_CtlError>
        err++;
 8009618:	7afb      	ldrb	r3, [r7, #11]
 800961a:	3301      	adds	r3, #1
 800961c:	72fb      	strb	r3, [r7, #11]
      break;
 800961e:	e03b      	b.n	8009698 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009626:	695b      	ldr	r3, [r3, #20]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d00b      	beq.n	8009644 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009632:	695b      	ldr	r3, [r3, #20]
 8009634:	687a      	ldr	r2, [r7, #4]
 8009636:	7c12      	ldrb	r2, [r2, #16]
 8009638:	f107 0108 	add.w	r1, r7, #8
 800963c:	4610      	mov	r0, r2
 800963e:	4798      	blx	r3
 8009640:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009642:	e029      	b.n	8009698 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009644:	6839      	ldr	r1, [r7, #0]
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 fa42 	bl	8009ad0 <USBD_CtlError>
        err++;
 800964c:	7afb      	ldrb	r3, [r7, #11]
 800964e:	3301      	adds	r3, #1
 8009650:	72fb      	strb	r3, [r7, #11]
      break;
 8009652:	e021      	b.n	8009698 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800965a:	699b      	ldr	r3, [r3, #24]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00b      	beq.n	8009678 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009666:	699b      	ldr	r3, [r3, #24]
 8009668:	687a      	ldr	r2, [r7, #4]
 800966a:	7c12      	ldrb	r2, [r2, #16]
 800966c:	f107 0108 	add.w	r1, r7, #8
 8009670:	4610      	mov	r0, r2
 8009672:	4798      	blx	r3
 8009674:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009676:	e00f      	b.n	8009698 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009678:	6839      	ldr	r1, [r7, #0]
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 fa28 	bl	8009ad0 <USBD_CtlError>
        err++;
 8009680:	7afb      	ldrb	r3, [r7, #11]
 8009682:	3301      	adds	r3, #1
 8009684:	72fb      	strb	r3, [r7, #11]
      break;
 8009686:	e007      	b.n	8009698 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8009688:	6839      	ldr	r1, [r7, #0]
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 fa20 	bl	8009ad0 <USBD_CtlError>
      err++;
 8009690:	7afb      	ldrb	r3, [r7, #11]
 8009692:	3301      	adds	r3, #1
 8009694:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8009696:	bf00      	nop
    }
    break;
 8009698:	e037      	b.n	800970a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	7c1b      	ldrb	r3, [r3, #16]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d109      	bne.n	80096b6 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096aa:	f107 0208 	add.w	r2, r7, #8
 80096ae:	4610      	mov	r0, r2
 80096b0:	4798      	blx	r3
 80096b2:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80096b4:	e029      	b.n	800970a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80096b6:	6839      	ldr	r1, [r7, #0]
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 fa09 	bl	8009ad0 <USBD_CtlError>
      err++;
 80096be:	7afb      	ldrb	r3, [r7, #11]
 80096c0:	3301      	adds	r3, #1
 80096c2:	72fb      	strb	r3, [r7, #11]
    break;
 80096c4:	e021      	b.n	800970a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	7c1b      	ldrb	r3, [r3, #16]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d10d      	bne.n	80096ea <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096d6:	f107 0208 	add.w	r2, r7, #8
 80096da:	4610      	mov	r0, r2
 80096dc:	4798      	blx	r3
 80096de:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	3301      	adds	r3, #1
 80096e4:	2207      	movs	r2, #7
 80096e6:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80096e8:	e00f      	b.n	800970a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80096ea:	6839      	ldr	r1, [r7, #0]
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f000 f9ef 	bl	8009ad0 <USBD_CtlError>
      err++;
 80096f2:	7afb      	ldrb	r3, [r7, #11]
 80096f4:	3301      	adds	r3, #1
 80096f6:	72fb      	strb	r3, [r7, #11]
    break;
 80096f8:	e007      	b.n	800970a <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 80096fa:	6839      	ldr	r1, [r7, #0]
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f000 f9e7 	bl	8009ad0 <USBD_CtlError>
    err++;
 8009702:	7afb      	ldrb	r3, [r7, #11]
 8009704:	3301      	adds	r3, #1
 8009706:	72fb      	strb	r3, [r7, #11]
    break;
 8009708:	bf00      	nop
  }

  if (err != 0U)
 800970a:	7afb      	ldrb	r3, [r7, #11]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d11e      	bne.n	800974e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	88db      	ldrh	r3, [r3, #6]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d016      	beq.n	8009746 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8009718:	893b      	ldrh	r3, [r7, #8]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00e      	beq.n	800973c <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	88da      	ldrh	r2, [r3, #6]
 8009722:	893b      	ldrh	r3, [r7, #8]
 8009724:	4293      	cmp	r3, r2
 8009726:	bf28      	it	cs
 8009728:	4613      	movcs	r3, r2
 800972a:	b29b      	uxth	r3, r3
 800972c:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800972e:	893b      	ldrh	r3, [r7, #8]
 8009730:	461a      	mov	r2, r3
 8009732:	68f9      	ldr	r1, [r7, #12]
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 fa3c 	bl	8009bb2 <USBD_CtlSendData>
 800973a:	e009      	b.n	8009750 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800973c:	6839      	ldr	r1, [r7, #0]
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f000 f9c6 	bl	8009ad0 <USBD_CtlError>
 8009744:	e004      	b.n	8009750 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f000 fa8d 	bl	8009c66 <USBD_CtlSendStatus>
 800974c:	e000      	b.n	8009750 <USBD_GetDescriptor+0x2cc>
    return;
 800974e:	bf00      	nop
    }
  }
}
 8009750:	3710      	adds	r7, #16
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop

08009758 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b084      	sub	sp, #16
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	889b      	ldrh	r3, [r3, #4]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d130      	bne.n	80097cc <USBD_SetAddress+0x74>
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	88db      	ldrh	r3, [r3, #6]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d12c      	bne.n	80097cc <USBD_SetAddress+0x74>
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	885b      	ldrh	r3, [r3, #2]
 8009776:	2b7f      	cmp	r3, #127	; 0x7f
 8009778:	d828      	bhi.n	80097cc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	885b      	ldrh	r3, [r3, #2]
 800977e:	b2db      	uxtb	r3, r3
 8009780:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009784:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800978c:	2b03      	cmp	r3, #3
 800978e:	d104      	bne.n	800979a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009790:	6839      	ldr	r1, [r7, #0]
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 f99c 	bl	8009ad0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009798:	e01c      	b.n	80097d4 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	7bfa      	ldrb	r2, [r7, #15]
 800979e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80097a2:	7bfb      	ldrb	r3, [r7, #15]
 80097a4:	4619      	mov	r1, r3
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 fef8 	bl	800a59c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 fa5a 	bl	8009c66 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80097b2:	7bfb      	ldrb	r3, [r7, #15]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d004      	beq.n	80097c2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2202      	movs	r2, #2
 80097bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097c0:	e008      	b.n	80097d4 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2201      	movs	r2, #1
 80097c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097ca:	e003      	b.n	80097d4 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80097cc:	6839      	ldr	r1, [r7, #0]
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 f97e 	bl	8009ad0 <USBD_CtlError>
  }
}
 80097d4:	bf00      	nop
 80097d6:	3710      	adds	r7, #16
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80097e6:	2300      	movs	r3, #0
 80097e8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	885b      	ldrh	r3, [r3, #2]
 80097ee:	b2da      	uxtb	r2, r3
 80097f0:	4b4b      	ldr	r3, [pc, #300]	; (8009920 <USBD_SetConfig+0x144>)
 80097f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80097f4:	4b4a      	ldr	r3, [pc, #296]	; (8009920 <USBD_SetConfig+0x144>)
 80097f6:	781b      	ldrb	r3, [r3, #0]
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d905      	bls.n	8009808 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80097fc:	6839      	ldr	r1, [r7, #0]
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 f966 	bl	8009ad0 <USBD_CtlError>
    return USBD_FAIL;
 8009804:	2303      	movs	r3, #3
 8009806:	e087      	b.n	8009918 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800980e:	2b02      	cmp	r3, #2
 8009810:	d002      	beq.n	8009818 <USBD_SetConfig+0x3c>
 8009812:	2b03      	cmp	r3, #3
 8009814:	d025      	beq.n	8009862 <USBD_SetConfig+0x86>
 8009816:	e071      	b.n	80098fc <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8009818:	4b41      	ldr	r3, [pc, #260]	; (8009920 <USBD_SetConfig+0x144>)
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d01c      	beq.n	800985a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8009820:	4b3f      	ldr	r3, [pc, #252]	; (8009920 <USBD_SetConfig+0x144>)
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	461a      	mov	r2, r3
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800982a:	4b3d      	ldr	r3, [pc, #244]	; (8009920 <USBD_SetConfig+0x144>)
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	4619      	mov	r1, r3
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f7ff f9a7 	bl	8008b84 <USBD_SetClassConfig>
 8009836:	4603      	mov	r3, r0
 8009838:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800983a:	7bfb      	ldrb	r3, [r7, #15]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d004      	beq.n	800984a <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8009840:	6839      	ldr	r1, [r7, #0]
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 f944 	bl	8009ad0 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8009848:	e065      	b.n	8009916 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f000 fa0b 	bl	8009c66 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2203      	movs	r2, #3
 8009854:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8009858:	e05d      	b.n	8009916 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 fa03 	bl	8009c66 <USBD_CtlSendStatus>
    break;
 8009860:	e059      	b.n	8009916 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8009862:	4b2f      	ldr	r3, [pc, #188]	; (8009920 <USBD_SetConfig+0x144>)
 8009864:	781b      	ldrb	r3, [r3, #0]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d112      	bne.n	8009890 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2202      	movs	r2, #2
 800986e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8009872:	4b2b      	ldr	r3, [pc, #172]	; (8009920 <USBD_SetConfig+0x144>)
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	461a      	mov	r2, r3
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800987c:	4b28      	ldr	r3, [pc, #160]	; (8009920 <USBD_SetConfig+0x144>)
 800987e:	781b      	ldrb	r3, [r3, #0]
 8009880:	4619      	mov	r1, r3
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f7ff f99a 	bl	8008bbc <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 f9ec 	bl	8009c66 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800988e:	e042      	b.n	8009916 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8009890:	4b23      	ldr	r3, [pc, #140]	; (8009920 <USBD_SetConfig+0x144>)
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	461a      	mov	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	429a      	cmp	r2, r3
 800989c:	d02a      	beq.n	80098f4 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	4619      	mov	r1, r3
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f7ff f988 	bl	8008bbc <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 80098ac:	4b1c      	ldr	r3, [pc, #112]	; (8009920 <USBD_SetConfig+0x144>)
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	461a      	mov	r2, r3
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80098b6:	4b1a      	ldr	r3, [pc, #104]	; (8009920 <USBD_SetConfig+0x144>)
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	4619      	mov	r1, r3
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f7ff f961 	bl	8008b84 <USBD_SetClassConfig>
 80098c2:	4603      	mov	r3, r0
 80098c4:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 80098c6:	7bfb      	ldrb	r3, [r7, #15]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d00f      	beq.n	80098ec <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 80098cc:	6839      	ldr	r1, [r7, #0]
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 f8fe 	bl	8009ad0 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	685b      	ldr	r3, [r3, #4]
 80098d8:	b2db      	uxtb	r3, r3
 80098da:	4619      	mov	r1, r3
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f7ff f96d 	bl	8008bbc <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2202      	movs	r2, #2
 80098e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80098ea:	e014      	b.n	8009916 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f000 f9ba 	bl	8009c66 <USBD_CtlSendStatus>
    break;
 80098f2:	e010      	b.n	8009916 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 f9b6 	bl	8009c66 <USBD_CtlSendStatus>
    break;
 80098fa:	e00c      	b.n	8009916 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 80098fc:	6839      	ldr	r1, [r7, #0]
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 f8e6 	bl	8009ad0 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009904:	4b06      	ldr	r3, [pc, #24]	; (8009920 <USBD_SetConfig+0x144>)
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	4619      	mov	r1, r3
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f7ff f956 	bl	8008bbc <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8009910:	2303      	movs	r3, #3
 8009912:	73fb      	strb	r3, [r7, #15]
    break;
 8009914:	bf00      	nop
  }

  return ret;
 8009916:	7bfb      	ldrb	r3, [r7, #15]
}
 8009918:	4618      	mov	r0, r3
 800991a:	3710      	adds	r7, #16
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}
 8009920:	200003a0 	.word	0x200003a0

08009924 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b082      	sub	sp, #8
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	88db      	ldrh	r3, [r3, #6]
 8009932:	2b01      	cmp	r3, #1
 8009934:	d004      	beq.n	8009940 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009936:	6839      	ldr	r1, [r7, #0]
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 f8c9 	bl	8009ad0 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800993e:	e021      	b.n	8009984 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009946:	2b01      	cmp	r3, #1
 8009948:	db17      	blt.n	800997a <USBD_GetConfig+0x56>
 800994a:	2b02      	cmp	r3, #2
 800994c:	dd02      	ble.n	8009954 <USBD_GetConfig+0x30>
 800994e:	2b03      	cmp	r3, #3
 8009950:	d00b      	beq.n	800996a <USBD_GetConfig+0x46>
 8009952:	e012      	b.n	800997a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	3308      	adds	r3, #8
 800995e:	2201      	movs	r2, #1
 8009960:	4619      	mov	r1, r3
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 f925 	bl	8009bb2 <USBD_CtlSendData>
      break;
 8009968:	e00c      	b.n	8009984 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	3304      	adds	r3, #4
 800996e:	2201      	movs	r2, #1
 8009970:	4619      	mov	r1, r3
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f000 f91d 	bl	8009bb2 <USBD_CtlSendData>
      break;
 8009978:	e004      	b.n	8009984 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800997a:	6839      	ldr	r1, [r7, #0]
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 f8a7 	bl	8009ad0 <USBD_CtlError>
      break;
 8009982:	bf00      	nop
}
 8009984:	bf00      	nop
 8009986:	3708      	adds	r7, #8
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}

0800998c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b082      	sub	sp, #8
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
 8009994:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800999c:	3b01      	subs	r3, #1
 800999e:	2b02      	cmp	r3, #2
 80099a0:	d81e      	bhi.n	80099e0 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	88db      	ldrh	r3, [r3, #6]
 80099a6:	2b02      	cmp	r3, #2
 80099a8:	d004      	beq.n	80099b4 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80099aa:	6839      	ldr	r1, [r7, #0]
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f000 f88f 	bl	8009ad0 <USBD_CtlError>
      break;
 80099b2:	e01a      	b.n	80099ea <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2201      	movs	r2, #1
 80099b8:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d005      	beq.n	80099d0 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	f043 0202 	orr.w	r2, r3, #2
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	330c      	adds	r3, #12
 80099d4:	2202      	movs	r2, #2
 80099d6:	4619      	mov	r1, r3
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 f8ea 	bl	8009bb2 <USBD_CtlSendData>
    break;
 80099de:	e004      	b.n	80099ea <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 80099e0:	6839      	ldr	r1, [r7, #0]
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f000 f874 	bl	8009ad0 <USBD_CtlError>
    break;
 80099e8:	bf00      	nop
  }
}
 80099ea:	bf00      	nop
 80099ec:	3708      	adds	r7, #8
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b082      	sub	sp, #8
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	6078      	str	r0, [r7, #4]
 80099fa:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	885b      	ldrh	r3, [r3, #2]
 8009a00:	2b01      	cmp	r3, #1
 8009a02:	d106      	bne.n	8009a12 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2201      	movs	r2, #1
 8009a08:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f000 f92a 	bl	8009c66 <USBD_CtlSendStatus>
  }
}
 8009a12:	bf00      	nop
 8009a14:	3708      	adds	r7, #8
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}

08009a1a <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a1a:	b580      	push	{r7, lr}
 8009a1c:	b082      	sub	sp, #8
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]
 8009a22:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a2a:	3b01      	subs	r3, #1
 8009a2c:	2b02      	cmp	r3, #2
 8009a2e:	d80b      	bhi.n	8009a48 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	885b      	ldrh	r3, [r3, #2]
 8009a34:	2b01      	cmp	r3, #1
 8009a36:	d10c      	bne.n	8009a52 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f000 f910 	bl	8009c66 <USBD_CtlSendStatus>
      }
      break;
 8009a46:	e004      	b.n	8009a52 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009a48:	6839      	ldr	r1, [r7, #0]
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 f840 	bl	8009ad0 <USBD_CtlError>
      break;
 8009a50:	e000      	b.n	8009a54 <USBD_ClrFeature+0x3a>
      break;
 8009a52:	bf00      	nop
  }
}
 8009a54:	bf00      	nop
 8009a56:	3708      	adds	r7, #8
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b084      	sub	sp, #16
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	781a      	ldrb	r2, [r3, #0]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	3301      	adds	r3, #1
 8009a76:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	781a      	ldrb	r2, [r3, #0]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	3301      	adds	r3, #1
 8009a84:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009a86:	68f8      	ldr	r0, [r7, #12]
 8009a88:	f7ff fad3 	bl	8009032 <SWAPBYTE>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	461a      	mov	r2, r3
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	3301      	adds	r3, #1
 8009a98:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	3301      	adds	r3, #1
 8009a9e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009aa0:	68f8      	ldr	r0, [r7, #12]
 8009aa2:	f7ff fac6 	bl	8009032 <SWAPBYTE>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	3301      	adds	r3, #1
 8009ab2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009aba:	68f8      	ldr	r0, [r7, #12]
 8009abc:	f7ff fab9 	bl	8009032 <SWAPBYTE>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	80da      	strh	r2, [r3, #6]
}
 8009ac8:	bf00      	nop
 8009aca:	3710      	adds	r7, #16
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bd80      	pop	{r7, pc}

08009ad0 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b082      	sub	sp, #8
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
 8009ad8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ada:	2180      	movs	r1, #128	; 0x80
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f000 fcf3 	bl	800a4c8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009ae2:	2100      	movs	r1, #0
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f000 fcef 	bl	800a4c8 <USBD_LL_StallEP>
}
 8009aea:	bf00      	nop
 8009aec:	3708      	adds	r7, #8
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009af2:	b580      	push	{r7, lr}
 8009af4:	b086      	sub	sp, #24
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	60f8      	str	r0, [r7, #12]
 8009afa:	60b9      	str	r1, [r7, #8]
 8009afc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009afe:	2300      	movs	r3, #0
 8009b00:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d036      	beq.n	8009b76 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009b0c:	6938      	ldr	r0, [r7, #16]
 8009b0e:	f000 f836 	bl	8009b7e <USBD_GetLen>
 8009b12:	4603      	mov	r3, r0
 8009b14:	3301      	adds	r3, #1
 8009b16:	b29b      	uxth	r3, r3
 8009b18:	005b      	lsls	r3, r3, #1
 8009b1a:	b29a      	uxth	r2, r3
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009b20:	7dfb      	ldrb	r3, [r7, #23]
 8009b22:	68ba      	ldr	r2, [r7, #8]
 8009b24:	4413      	add	r3, r2
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	7812      	ldrb	r2, [r2, #0]
 8009b2a:	701a      	strb	r2, [r3, #0]
  idx++;
 8009b2c:	7dfb      	ldrb	r3, [r7, #23]
 8009b2e:	3301      	adds	r3, #1
 8009b30:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009b32:	7dfb      	ldrb	r3, [r7, #23]
 8009b34:	68ba      	ldr	r2, [r7, #8]
 8009b36:	4413      	add	r3, r2
 8009b38:	2203      	movs	r2, #3
 8009b3a:	701a      	strb	r2, [r3, #0]
  idx++;
 8009b3c:	7dfb      	ldrb	r3, [r7, #23]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009b42:	e013      	b.n	8009b6c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009b44:	7dfb      	ldrb	r3, [r7, #23]
 8009b46:	68ba      	ldr	r2, [r7, #8]
 8009b48:	4413      	add	r3, r2
 8009b4a:	693a      	ldr	r2, [r7, #16]
 8009b4c:	7812      	ldrb	r2, [r2, #0]
 8009b4e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	3301      	adds	r3, #1
 8009b54:	613b      	str	r3, [r7, #16]
    idx++;
 8009b56:	7dfb      	ldrb	r3, [r7, #23]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009b5c:	7dfb      	ldrb	r3, [r7, #23]
 8009b5e:	68ba      	ldr	r2, [r7, #8]
 8009b60:	4413      	add	r3, r2
 8009b62:	2200      	movs	r2, #0
 8009b64:	701a      	strb	r2, [r3, #0]
    idx++;
 8009b66:	7dfb      	ldrb	r3, [r7, #23]
 8009b68:	3301      	adds	r3, #1
 8009b6a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	781b      	ldrb	r3, [r3, #0]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d1e7      	bne.n	8009b44 <USBD_GetString+0x52>
 8009b74:	e000      	b.n	8009b78 <USBD_GetString+0x86>
    return;
 8009b76:	bf00      	nop
  }
}
 8009b78:	3718      	adds	r7, #24
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009b7e:	b480      	push	{r7}
 8009b80:	b085      	sub	sp, #20
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009b86:	2300      	movs	r3, #0
 8009b88:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009b8e:	e005      	b.n	8009b9c <USBD_GetLen+0x1e>
  {
    len++;
 8009b90:	7bfb      	ldrb	r3, [r7, #15]
 8009b92:	3301      	adds	r3, #1
 8009b94:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	3301      	adds	r3, #1
 8009b9a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	781b      	ldrb	r3, [r3, #0]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d1f5      	bne.n	8009b90 <USBD_GetLen+0x12>
  }

  return len;
 8009ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3714      	adds	r7, #20
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr

08009bb2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009bb2:	b580      	push	{r7, lr}
 8009bb4:	b084      	sub	sp, #16
 8009bb6:	af00      	add	r7, sp, #0
 8009bb8:	60f8      	str	r0, [r7, #12]
 8009bba:	60b9      	str	r1, [r7, #8]
 8009bbc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2202      	movs	r2, #2
 8009bc2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	687a      	ldr	r2, [r7, #4]
 8009bca:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	687a      	ldr	r2, [r7, #4]
 8009bd0:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	68ba      	ldr	r2, [r7, #8]
 8009bd6:	2100      	movs	r1, #0
 8009bd8:	68f8      	ldr	r0, [r7, #12]
 8009bda:	f000 fcfe 	bl	800a5da <USBD_LL_Transmit>

  return USBD_OK;
 8009bde:	2300      	movs	r3, #0
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3710      	adds	r7, #16
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b084      	sub	sp, #16
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	60f8      	str	r0, [r7, #12]
 8009bf0:	60b9      	str	r1, [r7, #8]
 8009bf2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	68f8      	ldr	r0, [r7, #12]
 8009bfc:	f000 fced 	bl	800a5da <USBD_LL_Transmit>

  return USBD_OK;
 8009c00:	2300      	movs	r3, #0
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3710      	adds	r7, #16
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}

08009c0a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009c0a:	b580      	push	{r7, lr}
 8009c0c:	b084      	sub	sp, #16
 8009c0e:	af00      	add	r7, sp, #0
 8009c10:	60f8      	str	r0, [r7, #12]
 8009c12:	60b9      	str	r1, [r7, #8]
 8009c14:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	2203      	movs	r2, #3
 8009c1a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	687a      	ldr	r2, [r7, #4]
 8009c2a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	68ba      	ldr	r2, [r7, #8]
 8009c32:	2100      	movs	r1, #0
 8009c34:	68f8      	ldr	r0, [r7, #12]
 8009c36:	f000 fcf1 	bl	800a61c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c3a:	2300      	movs	r3, #0
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3710      	adds	r7, #16
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}

08009c44 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b084      	sub	sp, #16
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	60f8      	str	r0, [r7, #12]
 8009c4c:	60b9      	str	r1, [r7, #8]
 8009c4e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	68ba      	ldr	r2, [r7, #8]
 8009c54:	2100      	movs	r1, #0
 8009c56:	68f8      	ldr	r0, [r7, #12]
 8009c58:	f000 fce0 	bl	800a61c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c5c:	2300      	movs	r3, #0
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3710      	adds	r7, #16
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}

08009c66 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009c66:	b580      	push	{r7, lr}
 8009c68:	b082      	sub	sp, #8
 8009c6a:	af00      	add	r7, sp, #0
 8009c6c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2204      	movs	r2, #4
 8009c72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009c76:	2300      	movs	r3, #0
 8009c78:	2200      	movs	r2, #0
 8009c7a:	2100      	movs	r1, #0
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 fcac 	bl	800a5da <USBD_LL_Transmit>

  return USBD_OK;
 8009c82:	2300      	movs	r3, #0
}
 8009c84:	4618      	mov	r0, r3
 8009c86:	3708      	adds	r7, #8
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	bd80      	pop	{r7, pc}

08009c8c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b082      	sub	sp, #8
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2205      	movs	r2, #5
 8009c98:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	2100      	movs	r1, #0
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 fcba 	bl	800a61c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009ca8:	2300      	movs	r3, #0
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3708      	adds	r7, #8
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
	...

08009cb4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009cb8:	2200      	movs	r2, #0
 8009cba:	4912      	ldr	r1, [pc, #72]	; (8009d04 <MX_USB_DEVICE_Init+0x50>)
 8009cbc:	4812      	ldr	r0, [pc, #72]	; (8009d08 <MX_USB_DEVICE_Init+0x54>)
 8009cbe:	f7fe fef3 	bl	8008aa8 <USBD_Init>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d001      	beq.n	8009ccc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009cc8:	f7f8 fbee 	bl	80024a8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009ccc:	490f      	ldr	r1, [pc, #60]	; (8009d0c <MX_USB_DEVICE_Init+0x58>)
 8009cce:	480e      	ldr	r0, [pc, #56]	; (8009d08 <MX_USB_DEVICE_Init+0x54>)
 8009cd0:	f7fe ff20 	bl	8008b14 <USBD_RegisterClass>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d001      	beq.n	8009cde <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009cda:	f7f8 fbe5 	bl	80024a8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009cde:	490c      	ldr	r1, [pc, #48]	; (8009d10 <MX_USB_DEVICE_Init+0x5c>)
 8009ce0:	4809      	ldr	r0, [pc, #36]	; (8009d08 <MX_USB_DEVICE_Init+0x54>)
 8009ce2:	f7fe fe45 	bl	8008970 <USBD_CDC_RegisterInterface>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d001      	beq.n	8009cf0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009cec:	f7f8 fbdc 	bl	80024a8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009cf0:	4805      	ldr	r0, [pc, #20]	; (8009d08 <MX_USB_DEVICE_Init+0x54>)
 8009cf2:	f7fe ff30 	bl	8008b56 <USBD_Start>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d001      	beq.n	8009d00 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009cfc:	f7f8 fbd4 	bl	80024a8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009d00:	bf00      	nop
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	20000160 	.word	0x20000160
 8009d08:	2000077c 	.word	0x2000077c
 8009d0c:	20000040 	.word	0x20000040
 8009d10:	2000014c 	.word	0x2000014c

08009d14 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009d18:	2200      	movs	r2, #0
 8009d1a:	4905      	ldr	r1, [pc, #20]	; (8009d30 <CDC_Init_FS+0x1c>)
 8009d1c:	4805      	ldr	r0, [pc, #20]	; (8009d34 <CDC_Init_FS+0x20>)
 8009d1e:	f7fe fe3c 	bl	800899a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009d22:	4905      	ldr	r1, [pc, #20]	; (8009d38 <CDC_Init_FS+0x24>)
 8009d24:	4803      	ldr	r0, [pc, #12]	; (8009d34 <CDC_Init_FS+0x20>)
 8009d26:	f7fe fe51 	bl	80089cc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009d2a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	bd80      	pop	{r7, pc}
 8009d30:	2000124c 	.word	0x2000124c
 8009d34:	2000077c 	.word	0x2000077c
 8009d38:	20000a4c 	.word	0x20000a4c

08009d3c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009d40:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	46bd      	mov	sp, r7
 8009d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4a:	4770      	bx	lr

08009d4c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b083      	sub	sp, #12
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	4603      	mov	r3, r0
 8009d54:	6039      	str	r1, [r7, #0]
 8009d56:	71fb      	strb	r3, [r7, #7]
 8009d58:	4613      	mov	r3, r2
 8009d5a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009d5c:	79fb      	ldrb	r3, [r7, #7]
 8009d5e:	2b23      	cmp	r3, #35	; 0x23
 8009d60:	d85c      	bhi.n	8009e1c <CDC_Control_FS+0xd0>
 8009d62:	a201      	add	r2, pc, #4	; (adr r2, 8009d68 <CDC_Control_FS+0x1c>)
 8009d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d68:	08009e1d 	.word	0x08009e1d
 8009d6c:	08009e1d 	.word	0x08009e1d
 8009d70:	08009e1d 	.word	0x08009e1d
 8009d74:	08009e1d 	.word	0x08009e1d
 8009d78:	08009e1d 	.word	0x08009e1d
 8009d7c:	08009e1d 	.word	0x08009e1d
 8009d80:	08009e1d 	.word	0x08009e1d
 8009d84:	08009e1d 	.word	0x08009e1d
 8009d88:	08009e1d 	.word	0x08009e1d
 8009d8c:	08009e1d 	.word	0x08009e1d
 8009d90:	08009e1d 	.word	0x08009e1d
 8009d94:	08009e1d 	.word	0x08009e1d
 8009d98:	08009e1d 	.word	0x08009e1d
 8009d9c:	08009e1d 	.word	0x08009e1d
 8009da0:	08009e1d 	.word	0x08009e1d
 8009da4:	08009e1d 	.word	0x08009e1d
 8009da8:	08009e1d 	.word	0x08009e1d
 8009dac:	08009e1d 	.word	0x08009e1d
 8009db0:	08009e1d 	.word	0x08009e1d
 8009db4:	08009e1d 	.word	0x08009e1d
 8009db8:	08009e1d 	.word	0x08009e1d
 8009dbc:	08009e1d 	.word	0x08009e1d
 8009dc0:	08009e1d 	.word	0x08009e1d
 8009dc4:	08009e1d 	.word	0x08009e1d
 8009dc8:	08009e1d 	.word	0x08009e1d
 8009dcc:	08009e1d 	.word	0x08009e1d
 8009dd0:	08009e1d 	.word	0x08009e1d
 8009dd4:	08009e1d 	.word	0x08009e1d
 8009dd8:	08009e1d 	.word	0x08009e1d
 8009ddc:	08009e1d 	.word	0x08009e1d
 8009de0:	08009e1d 	.word	0x08009e1d
 8009de4:	08009e1d 	.word	0x08009e1d
 8009de8:	08009df9 	.word	0x08009df9
 8009dec:	08009e0b 	.word	0x08009e0b
 8009df0:	08009e1d 	.word	0x08009e1d
 8009df4:	08009e1d 	.word	0x08009e1d
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 8009df8:	4b0c      	ldr	r3, [pc, #48]	; (8009e2c <CDC_Control_FS+0xe0>)
 8009dfa:	683a      	ldr	r2, [r7, #0]
 8009dfc:	6810      	ldr	r0, [r2, #0]
 8009dfe:	6018      	str	r0, [r3, #0]
 8009e00:	8891      	ldrh	r1, [r2, #4]
 8009e02:	7992      	ldrb	r2, [r2, #6]
 8009e04:	8099      	strh	r1, [r3, #4]
 8009e06:	719a      	strb	r2, [r3, #6]
    break;
 8009e08:	e009      	b.n	8009e1e <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
    	memcpy(pbuf, lineCoding, sizeof(lineCoding));
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	4a07      	ldr	r2, [pc, #28]	; (8009e2c <CDC_Control_FS+0xe0>)
 8009e0e:	6810      	ldr	r0, [r2, #0]
 8009e10:	6018      	str	r0, [r3, #0]
 8009e12:	8891      	ldrh	r1, [r2, #4]
 8009e14:	7992      	ldrb	r2, [r2, #6]
 8009e16:	8099      	strh	r1, [r3, #4]
 8009e18:	719a      	strb	r2, [r3, #6]
    break;
 8009e1a:	e000      	b.n	8009e1e <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009e1c:	bf00      	nop
  }

  return (USBD_OK);
 8009e1e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	370c      	adds	r7, #12
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr
 8009e2c:	20000144 	.word	0x20000144

08009e30 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b082      	sub	sp, #8
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009e3a:	6879      	ldr	r1, [r7, #4]
 8009e3c:	4805      	ldr	r0, [pc, #20]	; (8009e54 <CDC_Receive_FS+0x24>)
 8009e3e:	f7fe fdc5 	bl	80089cc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009e42:	4804      	ldr	r0, [pc, #16]	; (8009e54 <CDC_Receive_FS+0x24>)
 8009e44:	f7fe fe06 	bl	8008a54 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009e48:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	3708      	adds	r7, #8
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	2000077c 	.word	0x2000077c

08009e58 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b084      	sub	sp, #16
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
 8009e60:	460b      	mov	r3, r1
 8009e62:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009e64:	2300      	movs	r3, #0
 8009e66:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009e68:	4b0d      	ldr	r3, [pc, #52]	; (8009ea0 <CDC_Transmit_FS+0x48>)
 8009e6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009e6e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d001      	beq.n	8009e7e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	e00b      	b.n	8009e96 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009e7e:	887b      	ldrh	r3, [r7, #2]
 8009e80:	461a      	mov	r2, r3
 8009e82:	6879      	ldr	r1, [r7, #4]
 8009e84:	4806      	ldr	r0, [pc, #24]	; (8009ea0 <CDC_Transmit_FS+0x48>)
 8009e86:	f7fe fd88 	bl	800899a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009e8a:	4805      	ldr	r0, [pc, #20]	; (8009ea0 <CDC_Transmit_FS+0x48>)
 8009e8c:	f7fe fdb2 	bl	80089f4 <USBD_CDC_TransmitPacket>
 8009e90:	4603      	mov	r3, r0
 8009e92:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3710      	adds	r7, #16
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}
 8009e9e:	bf00      	nop
 8009ea0:	2000077c 	.word	0x2000077c

08009ea4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b087      	sub	sp, #28
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	4613      	mov	r3, r2
 8009eb0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009eb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	371c      	adds	r7, #28
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec4:	4770      	bx	lr
	...

08009ec8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b083      	sub	sp, #12
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	4603      	mov	r3, r0
 8009ed0:	6039      	str	r1, [r7, #0]
 8009ed2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	2212      	movs	r2, #18
 8009ed8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009eda:	4b03      	ldr	r3, [pc, #12]	; (8009ee8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	370c      	adds	r7, #12
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr
 8009ee8:	2000017c 	.word	0x2000017c

08009eec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b083      	sub	sp, #12
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	6039      	str	r1, [r7, #0]
 8009ef6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	2204      	movs	r2, #4
 8009efc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009efe:	4b03      	ldr	r3, [pc, #12]	; (8009f0c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr
 8009f0c:	20000190 	.word	0x20000190

08009f10 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	4603      	mov	r3, r0
 8009f18:	6039      	str	r1, [r7, #0]
 8009f1a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009f1c:	79fb      	ldrb	r3, [r7, #7]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d105      	bne.n	8009f2e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009f22:	683a      	ldr	r2, [r7, #0]
 8009f24:	4907      	ldr	r1, [pc, #28]	; (8009f44 <USBD_FS_ProductStrDescriptor+0x34>)
 8009f26:	4808      	ldr	r0, [pc, #32]	; (8009f48 <USBD_FS_ProductStrDescriptor+0x38>)
 8009f28:	f7ff fde3 	bl	8009af2 <USBD_GetString>
 8009f2c:	e004      	b.n	8009f38 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009f2e:	683a      	ldr	r2, [r7, #0]
 8009f30:	4904      	ldr	r1, [pc, #16]	; (8009f44 <USBD_FS_ProductStrDescriptor+0x34>)
 8009f32:	4805      	ldr	r0, [pc, #20]	; (8009f48 <USBD_FS_ProductStrDescriptor+0x38>)
 8009f34:	f7ff fddd 	bl	8009af2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f38:	4b02      	ldr	r3, [pc, #8]	; (8009f44 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3708      	adds	r7, #8
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	20001a4c 	.word	0x20001a4c
 8009f48:	0800c800 	.word	0x0800c800

08009f4c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b082      	sub	sp, #8
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	4603      	mov	r3, r0
 8009f54:	6039      	str	r1, [r7, #0]
 8009f56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009f58:	683a      	ldr	r2, [r7, #0]
 8009f5a:	4904      	ldr	r1, [pc, #16]	; (8009f6c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009f5c:	4804      	ldr	r0, [pc, #16]	; (8009f70 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009f5e:	f7ff fdc8 	bl	8009af2 <USBD_GetString>
  return USBD_StrDesc;
 8009f62:	4b02      	ldr	r3, [pc, #8]	; (8009f6c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3708      	adds	r7, #8
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}
 8009f6c:	20001a4c 	.word	0x20001a4c
 8009f70:	0800c818 	.word	0x0800c818

08009f74 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b082      	sub	sp, #8
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	6039      	str	r1, [r7, #0]
 8009f7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	221a      	movs	r2, #26
 8009f84:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009f86:	f000 f843 	bl	800a010 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009f8a:	4b02      	ldr	r3, [pc, #8]	; (8009f94 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3708      	adds	r7, #8
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}
 8009f94:	20000194 	.word	0x20000194

08009f98 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	6039      	str	r1, [r7, #0]
 8009fa2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009fa4:	79fb      	ldrb	r3, [r7, #7]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d105      	bne.n	8009fb6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009faa:	683a      	ldr	r2, [r7, #0]
 8009fac:	4907      	ldr	r1, [pc, #28]	; (8009fcc <USBD_FS_ConfigStrDescriptor+0x34>)
 8009fae:	4808      	ldr	r0, [pc, #32]	; (8009fd0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009fb0:	f7ff fd9f 	bl	8009af2 <USBD_GetString>
 8009fb4:	e004      	b.n	8009fc0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009fb6:	683a      	ldr	r2, [r7, #0]
 8009fb8:	4904      	ldr	r1, [pc, #16]	; (8009fcc <USBD_FS_ConfigStrDescriptor+0x34>)
 8009fba:	4805      	ldr	r0, [pc, #20]	; (8009fd0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009fbc:	f7ff fd99 	bl	8009af2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009fc0:	4b02      	ldr	r3, [pc, #8]	; (8009fcc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	3708      	adds	r7, #8
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bd80      	pop	{r7, pc}
 8009fca:	bf00      	nop
 8009fcc:	20001a4c 	.word	0x20001a4c
 8009fd0:	0800c82c 	.word	0x0800c82c

08009fd4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b082      	sub	sp, #8
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	4603      	mov	r3, r0
 8009fdc:	6039      	str	r1, [r7, #0]
 8009fde:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009fe0:	79fb      	ldrb	r3, [r7, #7]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d105      	bne.n	8009ff2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009fe6:	683a      	ldr	r2, [r7, #0]
 8009fe8:	4907      	ldr	r1, [pc, #28]	; (800a008 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009fea:	4808      	ldr	r0, [pc, #32]	; (800a00c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009fec:	f7ff fd81 	bl	8009af2 <USBD_GetString>
 8009ff0:	e004      	b.n	8009ffc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009ff2:	683a      	ldr	r2, [r7, #0]
 8009ff4:	4904      	ldr	r1, [pc, #16]	; (800a008 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009ff6:	4805      	ldr	r0, [pc, #20]	; (800a00c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009ff8:	f7ff fd7b 	bl	8009af2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009ffc:	4b02      	ldr	r3, [pc, #8]	; (800a008 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3708      	adds	r7, #8
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	20001a4c 	.word	0x20001a4c
 800a00c:	0800c838 	.word	0x0800c838

0800a010 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a016:	4b0f      	ldr	r3, [pc, #60]	; (800a054 <Get_SerialNum+0x44>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a01c:	4b0e      	ldr	r3, [pc, #56]	; (800a058 <Get_SerialNum+0x48>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a022:	4b0e      	ldr	r3, [pc, #56]	; (800a05c <Get_SerialNum+0x4c>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	4413      	add	r3, r2
 800a02e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d009      	beq.n	800a04a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a036:	2208      	movs	r2, #8
 800a038:	4909      	ldr	r1, [pc, #36]	; (800a060 <Get_SerialNum+0x50>)
 800a03a:	68f8      	ldr	r0, [r7, #12]
 800a03c:	f000 f814 	bl	800a068 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a040:	2204      	movs	r2, #4
 800a042:	4908      	ldr	r1, [pc, #32]	; (800a064 <Get_SerialNum+0x54>)
 800a044:	68b8      	ldr	r0, [r7, #8]
 800a046:	f000 f80f 	bl	800a068 <IntToUnicode>
  }
}
 800a04a:	bf00      	nop
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	1fff7a10 	.word	0x1fff7a10
 800a058:	1fff7a14 	.word	0x1fff7a14
 800a05c:	1fff7a18 	.word	0x1fff7a18
 800a060:	20000196 	.word	0x20000196
 800a064:	200001a6 	.word	0x200001a6

0800a068 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a068:	b480      	push	{r7}
 800a06a:	b087      	sub	sp, #28
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	60f8      	str	r0, [r7, #12]
 800a070:	60b9      	str	r1, [r7, #8]
 800a072:	4613      	mov	r3, r2
 800a074:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a076:	2300      	movs	r3, #0
 800a078:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a07a:	2300      	movs	r3, #0
 800a07c:	75fb      	strb	r3, [r7, #23]
 800a07e:	e027      	b.n	800a0d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	0f1b      	lsrs	r3, r3, #28
 800a084:	2b09      	cmp	r3, #9
 800a086:	d80b      	bhi.n	800a0a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	0f1b      	lsrs	r3, r3, #28
 800a08c:	b2da      	uxtb	r2, r3
 800a08e:	7dfb      	ldrb	r3, [r7, #23]
 800a090:	005b      	lsls	r3, r3, #1
 800a092:	4619      	mov	r1, r3
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	440b      	add	r3, r1
 800a098:	3230      	adds	r2, #48	; 0x30
 800a09a:	b2d2      	uxtb	r2, r2
 800a09c:	701a      	strb	r2, [r3, #0]
 800a09e:	e00a      	b.n	800a0b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	0f1b      	lsrs	r3, r3, #28
 800a0a4:	b2da      	uxtb	r2, r3
 800a0a6:	7dfb      	ldrb	r3, [r7, #23]
 800a0a8:	005b      	lsls	r3, r3, #1
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	440b      	add	r3, r1
 800a0b0:	3237      	adds	r2, #55	; 0x37
 800a0b2:	b2d2      	uxtb	r2, r2
 800a0b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	011b      	lsls	r3, r3, #4
 800a0ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a0bc:	7dfb      	ldrb	r3, [r7, #23]
 800a0be:	005b      	lsls	r3, r3, #1
 800a0c0:	3301      	adds	r3, #1
 800a0c2:	68ba      	ldr	r2, [r7, #8]
 800a0c4:	4413      	add	r3, r2
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a0ca:	7dfb      	ldrb	r3, [r7, #23]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	75fb      	strb	r3, [r7, #23]
 800a0d0:	7dfa      	ldrb	r2, [r7, #23]
 800a0d2:	79fb      	ldrb	r3, [r7, #7]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d3d3      	bcc.n	800a080 <IntToUnicode+0x18>
  }
}
 800a0d8:	bf00      	nop
 800a0da:	371c      	adds	r7, #28
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr

0800a0e4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b08a      	sub	sp, #40	; 0x28
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a0ec:	f107 0314 	add.w	r3, r7, #20
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	601a      	str	r2, [r3, #0]
 800a0f4:	605a      	str	r2, [r3, #4]
 800a0f6:	609a      	str	r2, [r3, #8]
 800a0f8:	60da      	str	r2, [r3, #12]
 800a0fa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a104:	d13a      	bne.n	800a17c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a106:	2300      	movs	r3, #0
 800a108:	613b      	str	r3, [r7, #16]
 800a10a:	4b1e      	ldr	r3, [pc, #120]	; (800a184 <HAL_PCD_MspInit+0xa0>)
 800a10c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a10e:	4a1d      	ldr	r2, [pc, #116]	; (800a184 <HAL_PCD_MspInit+0xa0>)
 800a110:	f043 0301 	orr.w	r3, r3, #1
 800a114:	6313      	str	r3, [r2, #48]	; 0x30
 800a116:	4b1b      	ldr	r3, [pc, #108]	; (800a184 <HAL_PCD_MspInit+0xa0>)
 800a118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a11a:	f003 0301 	and.w	r3, r3, #1
 800a11e:	613b      	str	r3, [r7, #16]
 800a120:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a122:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a126:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a128:	2302      	movs	r3, #2
 800a12a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a12c:	2300      	movs	r3, #0
 800a12e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a130:	2303      	movs	r3, #3
 800a132:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a134:	230a      	movs	r3, #10
 800a136:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a138:	f107 0314 	add.w	r3, r7, #20
 800a13c:	4619      	mov	r1, r3
 800a13e:	4812      	ldr	r0, [pc, #72]	; (800a188 <HAL_PCD_MspInit+0xa4>)
 800a140:	f7f9 f9e6 	bl	8003510 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a144:	4b0f      	ldr	r3, [pc, #60]	; (800a184 <HAL_PCD_MspInit+0xa0>)
 800a146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a148:	4a0e      	ldr	r2, [pc, #56]	; (800a184 <HAL_PCD_MspInit+0xa0>)
 800a14a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a14e:	6353      	str	r3, [r2, #52]	; 0x34
 800a150:	2300      	movs	r3, #0
 800a152:	60fb      	str	r3, [r7, #12]
 800a154:	4b0b      	ldr	r3, [pc, #44]	; (800a184 <HAL_PCD_MspInit+0xa0>)
 800a156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a158:	4a0a      	ldr	r2, [pc, #40]	; (800a184 <HAL_PCD_MspInit+0xa0>)
 800a15a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a15e:	6453      	str	r3, [r2, #68]	; 0x44
 800a160:	4b08      	ldr	r3, [pc, #32]	; (800a184 <HAL_PCD_MspInit+0xa0>)
 800a162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a164:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a168:	60fb      	str	r3, [r7, #12]
 800a16a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a16c:	2200      	movs	r2, #0
 800a16e:	2100      	movs	r1, #0
 800a170:	2043      	movs	r0, #67	; 0x43
 800a172:	f7f8 fe06 	bl	8002d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a176:	2043      	movs	r0, #67	; 0x43
 800a178:	f7f8 fe1f 	bl	8002dba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a17c:	bf00      	nop
 800a17e:	3728      	adds	r7, #40	; 0x28
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}
 800a184:	40023800 	.word	0x40023800
 800a188:	40020000 	.word	0x40020000

0800a18c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b082      	sub	sp, #8
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a1a0:	4619      	mov	r1, r3
 800a1a2:	4610      	mov	r0, r2
 800a1a4:	f7fe fd22 	bl	8008bec <USBD_LL_SetupStage>
}
 800a1a8:	bf00      	nop
 800a1aa:	3708      	adds	r7, #8
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}

0800a1b0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b082      	sub	sp, #8
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800a1c2:	78fa      	ldrb	r2, [r7, #3]
 800a1c4:	6879      	ldr	r1, [r7, #4]
 800a1c6:	4613      	mov	r3, r2
 800a1c8:	00db      	lsls	r3, r3, #3
 800a1ca:	1a9b      	subs	r3, r3, r2
 800a1cc:	009b      	lsls	r3, r3, #2
 800a1ce:	440b      	add	r3, r1
 800a1d0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a1d4:	681a      	ldr	r2, [r3, #0]
 800a1d6:	78fb      	ldrb	r3, [r7, #3]
 800a1d8:	4619      	mov	r1, r3
 800a1da:	f7fe fd5a 	bl	8008c92 <USBD_LL_DataOutStage>
}
 800a1de:	bf00      	nop
 800a1e0:	3708      	adds	r7, #8
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}

0800a1e6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1e6:	b580      	push	{r7, lr}
 800a1e8:	b082      	sub	sp, #8
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	6078      	str	r0, [r7, #4]
 800a1ee:	460b      	mov	r3, r1
 800a1f0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800a1f8:	78fa      	ldrb	r2, [r7, #3]
 800a1fa:	6879      	ldr	r1, [r7, #4]
 800a1fc:	4613      	mov	r3, r2
 800a1fe:	00db      	lsls	r3, r3, #3
 800a200:	1a9b      	subs	r3, r3, r2
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	440b      	add	r3, r1
 800a206:	3348      	adds	r3, #72	; 0x48
 800a208:	681a      	ldr	r2, [r3, #0]
 800a20a:	78fb      	ldrb	r3, [r7, #3]
 800a20c:	4619      	mov	r1, r3
 800a20e:	f7fe fda3 	bl	8008d58 <USBD_LL_DataInStage>
}
 800a212:	bf00      	nop
 800a214:	3708      	adds	r7, #8
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b082      	sub	sp, #8
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a228:	4618      	mov	r0, r3
 800a22a:	f7fe fea7 	bl	8008f7c <USBD_LL_SOF>
}
 800a22e:	bf00      	nop
 800a230:	3708      	adds	r7, #8
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}

0800a236 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800a236:	b580      	push	{r7, lr}
 800a238:	b084      	sub	sp, #16
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a23e:	2301      	movs	r3, #1
 800a240:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	68db      	ldr	r3, [r3, #12]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d102      	bne.n	800a250 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a24a:	2300      	movs	r3, #0
 800a24c:	73fb      	strb	r3, [r7, #15]
 800a24e:	e008      	b.n	800a262 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	2b02      	cmp	r3, #2
 800a256:	d102      	bne.n	800a25e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a258:	2301      	movs	r3, #1
 800a25a:	73fb      	strb	r3, [r7, #15]
 800a25c:	e001      	b.n	800a262 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a25e:	f7f8 f923 	bl	80024a8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a268:	7bfa      	ldrb	r2, [r7, #15]
 800a26a:	4611      	mov	r1, r2
 800a26c:	4618      	mov	r0, r3
 800a26e:	f7fe fe4a 	bl	8008f06 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a278:	4618      	mov	r0, r3
 800a27a:	f7fe fe03 	bl	8008e84 <USBD_LL_Reset>
}
 800a27e:	bf00      	nop
 800a280:	3710      	adds	r7, #16
 800a282:	46bd      	mov	sp, r7
 800a284:	bd80      	pop	{r7, pc}
	...

0800a288 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b082      	sub	sp, #8
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a296:	4618      	mov	r0, r3
 800a298:	f7fe fe45 	bl	8008f26 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	6812      	ldr	r2, [r2, #0]
 800a2aa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a2ae:	f043 0301 	orr.w	r3, r3, #1
 800a2b2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6a1b      	ldr	r3, [r3, #32]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d005      	beq.n	800a2c8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a2bc:	4b04      	ldr	r3, [pc, #16]	; (800a2d0 <HAL_PCD_SuspendCallback+0x48>)
 800a2be:	691b      	ldr	r3, [r3, #16]
 800a2c0:	4a03      	ldr	r2, [pc, #12]	; (800a2d0 <HAL_PCD_SuspendCallback+0x48>)
 800a2c2:	f043 0306 	orr.w	r3, r3, #6
 800a2c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a2c8:	bf00      	nop
 800a2ca:	3708      	adds	r7, #8
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}
 800a2d0:	e000ed00 	.word	0xe000ed00

0800a2d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f7fe fe34 	bl	8008f50 <USBD_LL_Resume>
}
 800a2e8:	bf00      	nop
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b082      	sub	sp, #8
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	460b      	mov	r3, r1
 800a2fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a302:	78fa      	ldrb	r2, [r7, #3]
 800a304:	4611      	mov	r1, r2
 800a306:	4618      	mov	r0, r3
 800a308:	f7fe fe5f 	bl	8008fca <USBD_LL_IsoOUTIncomplete>
}
 800a30c:	bf00      	nop
 800a30e:	3708      	adds	r7, #8
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}

0800a314 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b082      	sub	sp, #8
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
 800a31c:	460b      	mov	r3, r1
 800a31e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a326:	78fa      	ldrb	r2, [r7, #3]
 800a328:	4611      	mov	r1, r2
 800a32a:	4618      	mov	r0, r3
 800a32c:	f7fe fe40 	bl	8008fb0 <USBD_LL_IsoINIncomplete>
}
 800a330:	bf00      	nop
 800a332:	3708      	adds	r7, #8
 800a334:	46bd      	mov	sp, r7
 800a336:	bd80      	pop	{r7, pc}

0800a338 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b082      	sub	sp, #8
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a346:	4618      	mov	r0, r3
 800a348:	f7fe fe4c 	bl	8008fe4 <USBD_LL_DevConnected>
}
 800a34c:	bf00      	nop
 800a34e:	3708      	adds	r7, #8
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a362:	4618      	mov	r0, r3
 800a364:	f7fe fe49 	bl	8008ffa <USBD_LL_DevDisconnected>
}
 800a368:	bf00      	nop
 800a36a:	3708      	adds	r7, #8
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b082      	sub	sp, #8
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	781b      	ldrb	r3, [r3, #0]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d13c      	bne.n	800a3fa <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a380:	4a20      	ldr	r2, [pc, #128]	; (800a404 <USBD_LL_Init+0x94>)
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	4a1e      	ldr	r2, [pc, #120]	; (800a404 <USBD_LL_Init+0x94>)
 800a38c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a390:	4b1c      	ldr	r3, [pc, #112]	; (800a404 <USBD_LL_Init+0x94>)
 800a392:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a396:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a398:	4b1a      	ldr	r3, [pc, #104]	; (800a404 <USBD_LL_Init+0x94>)
 800a39a:	2204      	movs	r2, #4
 800a39c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a39e:	4b19      	ldr	r3, [pc, #100]	; (800a404 <USBD_LL_Init+0x94>)
 800a3a0:	2202      	movs	r2, #2
 800a3a2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a3a4:	4b17      	ldr	r3, [pc, #92]	; (800a404 <USBD_LL_Init+0x94>)
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a3aa:	4b16      	ldr	r3, [pc, #88]	; (800a404 <USBD_LL_Init+0x94>)
 800a3ac:	2202      	movs	r2, #2
 800a3ae:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a3b0:	4b14      	ldr	r3, [pc, #80]	; (800a404 <USBD_LL_Init+0x94>)
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a3b6:	4b13      	ldr	r3, [pc, #76]	; (800a404 <USBD_LL_Init+0x94>)
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a3bc:	4b11      	ldr	r3, [pc, #68]	; (800a404 <USBD_LL_Init+0x94>)
 800a3be:	2200      	movs	r2, #0
 800a3c0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a3c2:	4b10      	ldr	r3, [pc, #64]	; (800a404 <USBD_LL_Init+0x94>)
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a3c8:	4b0e      	ldr	r3, [pc, #56]	; (800a404 <USBD_LL_Init+0x94>)
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a3ce:	480d      	ldr	r0, [pc, #52]	; (800a404 <USBD_LL_Init+0x94>)
 800a3d0:	f7f9 fa6a 	bl	80038a8 <HAL_PCD_Init>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d001      	beq.n	800a3de <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a3da:	f7f8 f865 	bl	80024a8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a3de:	2180      	movs	r1, #128	; 0x80
 800a3e0:	4808      	ldr	r0, [pc, #32]	; (800a404 <USBD_LL_Init+0x94>)
 800a3e2:	f7fa fbc8 	bl	8004b76 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a3e6:	2240      	movs	r2, #64	; 0x40
 800a3e8:	2100      	movs	r1, #0
 800a3ea:	4806      	ldr	r0, [pc, #24]	; (800a404 <USBD_LL_Init+0x94>)
 800a3ec:	f7fa fb7c 	bl	8004ae8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a3f0:	2280      	movs	r2, #128	; 0x80
 800a3f2:	2101      	movs	r1, #1
 800a3f4:	4803      	ldr	r0, [pc, #12]	; (800a404 <USBD_LL_Init+0x94>)
 800a3f6:	f7fa fb77 	bl	8004ae8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a3fa:	2300      	movs	r3, #0
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3708      	adds	r7, #8
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}
 800a404:	20001c4c 	.word	0x20001c4c

0800a408 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b084      	sub	sp, #16
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a410:	2300      	movs	r3, #0
 800a412:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a414:	2300      	movs	r3, #0
 800a416:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a41e:	4618      	mov	r0, r3
 800a420:	f7f9 fb5f 	bl	8003ae2 <HAL_PCD_Start>
 800a424:	4603      	mov	r3, r0
 800a426:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 800a428:	7bfb      	ldrb	r3, [r7, #15]
 800a42a:	4618      	mov	r0, r3
 800a42c:	f000 f92a 	bl	800a684 <USBD_Get_USB_Status>
 800a430:	4603      	mov	r3, r0
 800a432:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a434:	7bbb      	ldrb	r3, [r7, #14]
}
 800a436:	4618      	mov	r0, r3
 800a438:	3710      	adds	r7, #16
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}

0800a43e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a43e:	b580      	push	{r7, lr}
 800a440:	b084      	sub	sp, #16
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]
 800a446:	4608      	mov	r0, r1
 800a448:	4611      	mov	r1, r2
 800a44a:	461a      	mov	r2, r3
 800a44c:	4603      	mov	r3, r0
 800a44e:	70fb      	strb	r3, [r7, #3]
 800a450:	460b      	mov	r3, r1
 800a452:	70bb      	strb	r3, [r7, #2]
 800a454:	4613      	mov	r3, r2
 800a456:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a458:	2300      	movs	r3, #0
 800a45a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a45c:	2300      	movs	r3, #0
 800a45e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800a466:	78bb      	ldrb	r3, [r7, #2]
 800a468:	883a      	ldrh	r2, [r7, #0]
 800a46a:	78f9      	ldrb	r1, [r7, #3]
 800a46c:	f7f9 ff43 	bl	80042f6 <HAL_PCD_EP_Open>
 800a470:	4603      	mov	r3, r0
 800a472:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a474:	7bfb      	ldrb	r3, [r7, #15]
 800a476:	4618      	mov	r0, r3
 800a478:	f000 f904 	bl	800a684 <USBD_Get_USB_Status>
 800a47c:	4603      	mov	r3, r0
 800a47e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a480:	7bbb      	ldrb	r3, [r7, #14]
}
 800a482:	4618      	mov	r0, r3
 800a484:	3710      	adds	r7, #16
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}

0800a48a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a48a:	b580      	push	{r7, lr}
 800a48c:	b084      	sub	sp, #16
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
 800a492:	460b      	mov	r3, r1
 800a494:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a496:	2300      	movs	r3, #0
 800a498:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a49a:	2300      	movs	r3, #0
 800a49c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a4a4:	78fa      	ldrb	r2, [r7, #3]
 800a4a6:	4611      	mov	r1, r2
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f7f9 ff8c 	bl	80043c6 <HAL_PCD_EP_Close>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 800a4b2:	7bfb      	ldrb	r3, [r7, #15]
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	f000 f8e5 	bl	800a684 <USBD_Get_USB_Status>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800a4be:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3710      	adds	r7, #16
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b084      	sub	sp, #16
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	460b      	mov	r3, r1
 800a4d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a4e2:	78fa      	ldrb	r2, [r7, #3]
 800a4e4:	4611      	mov	r1, r2
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f7fa f864 	bl	80045b4 <HAL_PCD_EP_SetStall>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4f0:	7bfb      	ldrb	r3, [r7, #15]
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 f8c6 	bl	800a684 <USBD_Get_USB_Status>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800a4fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3710      	adds	r7, #16
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}

0800a506 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a506:	b580      	push	{r7, lr}
 800a508:	b084      	sub	sp, #16
 800a50a:	af00      	add	r7, sp, #0
 800a50c:	6078      	str	r0, [r7, #4]
 800a50e:	460b      	mov	r3, r1
 800a510:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a512:	2300      	movs	r3, #0
 800a514:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a516:	2300      	movs	r3, #0
 800a518:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a520:	78fa      	ldrb	r2, [r7, #3]
 800a522:	4611      	mov	r1, r2
 800a524:	4618      	mov	r0, r3
 800a526:	f7fa f8a9 	bl	800467c <HAL_PCD_EP_ClrStall>
 800a52a:	4603      	mov	r3, r0
 800a52c:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 800a52e:	7bfb      	ldrb	r3, [r7, #15]
 800a530:	4618      	mov	r0, r3
 800a532:	f000 f8a7 	bl	800a684 <USBD_Get_USB_Status>
 800a536:	4603      	mov	r3, r0
 800a538:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 800a53a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3710      	adds	r7, #16
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}

0800a544 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a544:	b480      	push	{r7}
 800a546:	b085      	sub	sp, #20
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	460b      	mov	r3, r1
 800a54e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a556:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800a558:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	da0b      	bge.n	800a578 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800a560:	78fb      	ldrb	r3, [r7, #3]
 800a562:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a566:	68f9      	ldr	r1, [r7, #12]
 800a568:	4613      	mov	r3, r2
 800a56a:	00db      	lsls	r3, r3, #3
 800a56c:	1a9b      	subs	r3, r3, r2
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	440b      	add	r3, r1
 800a572:	333e      	adds	r3, #62	; 0x3e
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	e00b      	b.n	800a590 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800a578:	78fb      	ldrb	r3, [r7, #3]
 800a57a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a57e:	68f9      	ldr	r1, [r7, #12]
 800a580:	4613      	mov	r3, r2
 800a582:	00db      	lsls	r3, r3, #3
 800a584:	1a9b      	subs	r3, r3, r2
 800a586:	009b      	lsls	r3, r3, #2
 800a588:	440b      	add	r3, r1
 800a58a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a58e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a590:	4618      	mov	r0, r3
 800a592:	3714      	adds	r7, #20
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	460b      	mov	r3, r1
 800a5a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a5b6:	78fa      	ldrb	r2, [r7, #3]
 800a5b8:	4611      	mov	r1, r2
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f7f9 fe76 	bl	80042ac <HAL_PCD_SetAddress>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5c4:	7bfb      	ldrb	r3, [r7, #15]
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f000 f85c 	bl	800a684 <USBD_Get_USB_Status>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800a5d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3710      	adds	r7, #16
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}

0800a5da <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a5da:	b580      	push	{r7, lr}
 800a5dc:	b086      	sub	sp, #24
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	60f8      	str	r0, [r7, #12]
 800a5e2:	607a      	str	r2, [r7, #4]
 800a5e4:	603b      	str	r3, [r7, #0]
 800a5e6:	460b      	mov	r3, r1
 800a5e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800a5f8:	7af9      	ldrb	r1, [r7, #11]
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	f7f9 ff8f 	bl	8004520 <HAL_PCD_EP_Transmit>
 800a602:	4603      	mov	r3, r0
 800a604:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 800a606:	7dfb      	ldrb	r3, [r7, #23]
 800a608:	4618      	mov	r0, r3
 800a60a:	f000 f83b 	bl	800a684 <USBD_Get_USB_Status>
 800a60e:	4603      	mov	r3, r0
 800a610:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800a612:	7dbb      	ldrb	r3, [r7, #22]
}
 800a614:	4618      	mov	r0, r3
 800a616:	3718      	adds	r7, #24
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}

0800a61c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b086      	sub	sp, #24
 800a620:	af00      	add	r7, sp, #0
 800a622:	60f8      	str	r0, [r7, #12]
 800a624:	607a      	str	r2, [r7, #4]
 800a626:	603b      	str	r3, [r7, #0]
 800a628:	460b      	mov	r3, r1
 800a62a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a62c:	2300      	movs	r3, #0
 800a62e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a630:	2300      	movs	r3, #0
 800a632:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800a63a:	7af9      	ldrb	r1, [r7, #11]
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	687a      	ldr	r2, [r7, #4]
 800a640:	f7f9 ff0b 	bl	800445a <HAL_PCD_EP_Receive>
 800a644:	4603      	mov	r3, r0
 800a646:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 800a648:	7dfb      	ldrb	r3, [r7, #23]
 800a64a:	4618      	mov	r0, r3
 800a64c:	f000 f81a 	bl	800a684 <USBD_Get_USB_Status>
 800a650:	4603      	mov	r3, r0
 800a652:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 800a654:	7dbb      	ldrb	r3, [r7, #22]
}
 800a656:	4618      	mov	r0, r3
 800a658:	3718      	adds	r7, #24
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}

0800a65e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a65e:	b580      	push	{r7, lr}
 800a660:	b082      	sub	sp, #8
 800a662:	af00      	add	r7, sp, #0
 800a664:	6078      	str	r0, [r7, #4]
 800a666:	460b      	mov	r3, r1
 800a668:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a670:	78fa      	ldrb	r2, [r7, #3]
 800a672:	4611      	mov	r1, r2
 800a674:	4618      	mov	r0, r3
 800a676:	f7f9 ff3b 	bl	80044f0 <HAL_PCD_EP_GetRxCount>
 800a67a:	4603      	mov	r3, r0
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3708      	adds	r7, #8
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}

0800a684 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a684:	b480      	push	{r7}
 800a686:	b085      	sub	sp, #20
 800a688:	af00      	add	r7, sp, #0
 800a68a:	4603      	mov	r3, r0
 800a68c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a68e:	2300      	movs	r3, #0
 800a690:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a692:	79fb      	ldrb	r3, [r7, #7]
 800a694:	2b03      	cmp	r3, #3
 800a696:	d817      	bhi.n	800a6c8 <USBD_Get_USB_Status+0x44>
 800a698:	a201      	add	r2, pc, #4	; (adr r2, 800a6a0 <USBD_Get_USB_Status+0x1c>)
 800a69a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a69e:	bf00      	nop
 800a6a0:	0800a6b1 	.word	0x0800a6b1
 800a6a4:	0800a6b7 	.word	0x0800a6b7
 800a6a8:	0800a6bd 	.word	0x0800a6bd
 800a6ac:	0800a6c3 	.word	0x0800a6c3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	73fb      	strb	r3, [r7, #15]
    break;
 800a6b4:	e00b      	b.n	800a6ce <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a6b6:	2303      	movs	r3, #3
 800a6b8:	73fb      	strb	r3, [r7, #15]
    break;
 800a6ba:	e008      	b.n	800a6ce <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a6bc:	2301      	movs	r3, #1
 800a6be:	73fb      	strb	r3, [r7, #15]
    break;
 800a6c0:	e005      	b.n	800a6ce <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a6c2:	2303      	movs	r3, #3
 800a6c4:	73fb      	strb	r3, [r7, #15]
    break;
 800a6c6:	e002      	b.n	800a6ce <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a6c8:	2303      	movs	r3, #3
 800a6ca:	73fb      	strb	r3, [r7, #15]
    break;
 800a6cc:	bf00      	nop
  }
  return usb_status;
 800a6ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3714      	adds	r7, #20
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr

0800a6dc <__errno>:
 800a6dc:	4b01      	ldr	r3, [pc, #4]	; (800a6e4 <__errno+0x8>)
 800a6de:	6818      	ldr	r0, [r3, #0]
 800a6e0:	4770      	bx	lr
 800a6e2:	bf00      	nop
 800a6e4:	200001b0 	.word	0x200001b0

0800a6e8 <__libc_init_array>:
 800a6e8:	b570      	push	{r4, r5, r6, lr}
 800a6ea:	4e0d      	ldr	r6, [pc, #52]	; (800a720 <__libc_init_array+0x38>)
 800a6ec:	4c0d      	ldr	r4, [pc, #52]	; (800a724 <__libc_init_array+0x3c>)
 800a6ee:	1ba4      	subs	r4, r4, r6
 800a6f0:	10a4      	asrs	r4, r4, #2
 800a6f2:	2500      	movs	r5, #0
 800a6f4:	42a5      	cmp	r5, r4
 800a6f6:	d109      	bne.n	800a70c <__libc_init_array+0x24>
 800a6f8:	4e0b      	ldr	r6, [pc, #44]	; (800a728 <__libc_init_array+0x40>)
 800a6fa:	4c0c      	ldr	r4, [pc, #48]	; (800a72c <__libc_init_array+0x44>)
 800a6fc:	f002 f864 	bl	800c7c8 <_init>
 800a700:	1ba4      	subs	r4, r4, r6
 800a702:	10a4      	asrs	r4, r4, #2
 800a704:	2500      	movs	r5, #0
 800a706:	42a5      	cmp	r5, r4
 800a708:	d105      	bne.n	800a716 <__libc_init_array+0x2e>
 800a70a:	bd70      	pop	{r4, r5, r6, pc}
 800a70c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a710:	4798      	blx	r3
 800a712:	3501      	adds	r5, #1
 800a714:	e7ee      	b.n	800a6f4 <__libc_init_array+0xc>
 800a716:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a71a:	4798      	blx	r3
 800a71c:	3501      	adds	r5, #1
 800a71e:	e7f2      	b.n	800a706 <__libc_init_array+0x1e>
 800a720:	0800cac8 	.word	0x0800cac8
 800a724:	0800cac8 	.word	0x0800cac8
 800a728:	0800cac8 	.word	0x0800cac8
 800a72c:	0800cacc 	.word	0x0800cacc

0800a730 <malloc>:
 800a730:	4b02      	ldr	r3, [pc, #8]	; (800a73c <malloc+0xc>)
 800a732:	4601      	mov	r1, r0
 800a734:	6818      	ldr	r0, [r3, #0]
 800a736:	f000 b861 	b.w	800a7fc <_malloc_r>
 800a73a:	bf00      	nop
 800a73c:	200001b0 	.word	0x200001b0

0800a740 <free>:
 800a740:	4b02      	ldr	r3, [pc, #8]	; (800a74c <free+0xc>)
 800a742:	4601      	mov	r1, r0
 800a744:	6818      	ldr	r0, [r3, #0]
 800a746:	f000 b80b 	b.w	800a760 <_free_r>
 800a74a:	bf00      	nop
 800a74c:	200001b0 	.word	0x200001b0

0800a750 <memset>:
 800a750:	4402      	add	r2, r0
 800a752:	4603      	mov	r3, r0
 800a754:	4293      	cmp	r3, r2
 800a756:	d100      	bne.n	800a75a <memset+0xa>
 800a758:	4770      	bx	lr
 800a75a:	f803 1b01 	strb.w	r1, [r3], #1
 800a75e:	e7f9      	b.n	800a754 <memset+0x4>

0800a760 <_free_r>:
 800a760:	b538      	push	{r3, r4, r5, lr}
 800a762:	4605      	mov	r5, r0
 800a764:	2900      	cmp	r1, #0
 800a766:	d045      	beq.n	800a7f4 <_free_r+0x94>
 800a768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a76c:	1f0c      	subs	r4, r1, #4
 800a76e:	2b00      	cmp	r3, #0
 800a770:	bfb8      	it	lt
 800a772:	18e4      	addlt	r4, r4, r3
 800a774:	f001 fb85 	bl	800be82 <__malloc_lock>
 800a778:	4a1f      	ldr	r2, [pc, #124]	; (800a7f8 <_free_r+0x98>)
 800a77a:	6813      	ldr	r3, [r2, #0]
 800a77c:	4610      	mov	r0, r2
 800a77e:	b933      	cbnz	r3, 800a78e <_free_r+0x2e>
 800a780:	6063      	str	r3, [r4, #4]
 800a782:	6014      	str	r4, [r2, #0]
 800a784:	4628      	mov	r0, r5
 800a786:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a78a:	f001 bb7b 	b.w	800be84 <__malloc_unlock>
 800a78e:	42a3      	cmp	r3, r4
 800a790:	d90c      	bls.n	800a7ac <_free_r+0x4c>
 800a792:	6821      	ldr	r1, [r4, #0]
 800a794:	1862      	adds	r2, r4, r1
 800a796:	4293      	cmp	r3, r2
 800a798:	bf04      	itt	eq
 800a79a:	681a      	ldreq	r2, [r3, #0]
 800a79c:	685b      	ldreq	r3, [r3, #4]
 800a79e:	6063      	str	r3, [r4, #4]
 800a7a0:	bf04      	itt	eq
 800a7a2:	1852      	addeq	r2, r2, r1
 800a7a4:	6022      	streq	r2, [r4, #0]
 800a7a6:	6004      	str	r4, [r0, #0]
 800a7a8:	e7ec      	b.n	800a784 <_free_r+0x24>
 800a7aa:	4613      	mov	r3, r2
 800a7ac:	685a      	ldr	r2, [r3, #4]
 800a7ae:	b10a      	cbz	r2, 800a7b4 <_free_r+0x54>
 800a7b0:	42a2      	cmp	r2, r4
 800a7b2:	d9fa      	bls.n	800a7aa <_free_r+0x4a>
 800a7b4:	6819      	ldr	r1, [r3, #0]
 800a7b6:	1858      	adds	r0, r3, r1
 800a7b8:	42a0      	cmp	r0, r4
 800a7ba:	d10b      	bne.n	800a7d4 <_free_r+0x74>
 800a7bc:	6820      	ldr	r0, [r4, #0]
 800a7be:	4401      	add	r1, r0
 800a7c0:	1858      	adds	r0, r3, r1
 800a7c2:	4282      	cmp	r2, r0
 800a7c4:	6019      	str	r1, [r3, #0]
 800a7c6:	d1dd      	bne.n	800a784 <_free_r+0x24>
 800a7c8:	6810      	ldr	r0, [r2, #0]
 800a7ca:	6852      	ldr	r2, [r2, #4]
 800a7cc:	605a      	str	r2, [r3, #4]
 800a7ce:	4401      	add	r1, r0
 800a7d0:	6019      	str	r1, [r3, #0]
 800a7d2:	e7d7      	b.n	800a784 <_free_r+0x24>
 800a7d4:	d902      	bls.n	800a7dc <_free_r+0x7c>
 800a7d6:	230c      	movs	r3, #12
 800a7d8:	602b      	str	r3, [r5, #0]
 800a7da:	e7d3      	b.n	800a784 <_free_r+0x24>
 800a7dc:	6820      	ldr	r0, [r4, #0]
 800a7de:	1821      	adds	r1, r4, r0
 800a7e0:	428a      	cmp	r2, r1
 800a7e2:	bf04      	itt	eq
 800a7e4:	6811      	ldreq	r1, [r2, #0]
 800a7e6:	6852      	ldreq	r2, [r2, #4]
 800a7e8:	6062      	str	r2, [r4, #4]
 800a7ea:	bf04      	itt	eq
 800a7ec:	1809      	addeq	r1, r1, r0
 800a7ee:	6021      	streq	r1, [r4, #0]
 800a7f0:	605c      	str	r4, [r3, #4]
 800a7f2:	e7c7      	b.n	800a784 <_free_r+0x24>
 800a7f4:	bd38      	pop	{r3, r4, r5, pc}
 800a7f6:	bf00      	nop
 800a7f8:	200003a4 	.word	0x200003a4

0800a7fc <_malloc_r>:
 800a7fc:	b570      	push	{r4, r5, r6, lr}
 800a7fe:	1ccd      	adds	r5, r1, #3
 800a800:	f025 0503 	bic.w	r5, r5, #3
 800a804:	3508      	adds	r5, #8
 800a806:	2d0c      	cmp	r5, #12
 800a808:	bf38      	it	cc
 800a80a:	250c      	movcc	r5, #12
 800a80c:	2d00      	cmp	r5, #0
 800a80e:	4606      	mov	r6, r0
 800a810:	db01      	blt.n	800a816 <_malloc_r+0x1a>
 800a812:	42a9      	cmp	r1, r5
 800a814:	d903      	bls.n	800a81e <_malloc_r+0x22>
 800a816:	230c      	movs	r3, #12
 800a818:	6033      	str	r3, [r6, #0]
 800a81a:	2000      	movs	r0, #0
 800a81c:	bd70      	pop	{r4, r5, r6, pc}
 800a81e:	f001 fb30 	bl	800be82 <__malloc_lock>
 800a822:	4a21      	ldr	r2, [pc, #132]	; (800a8a8 <_malloc_r+0xac>)
 800a824:	6814      	ldr	r4, [r2, #0]
 800a826:	4621      	mov	r1, r4
 800a828:	b991      	cbnz	r1, 800a850 <_malloc_r+0x54>
 800a82a:	4c20      	ldr	r4, [pc, #128]	; (800a8ac <_malloc_r+0xb0>)
 800a82c:	6823      	ldr	r3, [r4, #0]
 800a82e:	b91b      	cbnz	r3, 800a838 <_malloc_r+0x3c>
 800a830:	4630      	mov	r0, r6
 800a832:	f000 fc99 	bl	800b168 <_sbrk_r>
 800a836:	6020      	str	r0, [r4, #0]
 800a838:	4629      	mov	r1, r5
 800a83a:	4630      	mov	r0, r6
 800a83c:	f000 fc94 	bl	800b168 <_sbrk_r>
 800a840:	1c43      	adds	r3, r0, #1
 800a842:	d124      	bne.n	800a88e <_malloc_r+0x92>
 800a844:	230c      	movs	r3, #12
 800a846:	6033      	str	r3, [r6, #0]
 800a848:	4630      	mov	r0, r6
 800a84a:	f001 fb1b 	bl	800be84 <__malloc_unlock>
 800a84e:	e7e4      	b.n	800a81a <_malloc_r+0x1e>
 800a850:	680b      	ldr	r3, [r1, #0]
 800a852:	1b5b      	subs	r3, r3, r5
 800a854:	d418      	bmi.n	800a888 <_malloc_r+0x8c>
 800a856:	2b0b      	cmp	r3, #11
 800a858:	d90f      	bls.n	800a87a <_malloc_r+0x7e>
 800a85a:	600b      	str	r3, [r1, #0]
 800a85c:	50cd      	str	r5, [r1, r3]
 800a85e:	18cc      	adds	r4, r1, r3
 800a860:	4630      	mov	r0, r6
 800a862:	f001 fb0f 	bl	800be84 <__malloc_unlock>
 800a866:	f104 000b 	add.w	r0, r4, #11
 800a86a:	1d23      	adds	r3, r4, #4
 800a86c:	f020 0007 	bic.w	r0, r0, #7
 800a870:	1ac3      	subs	r3, r0, r3
 800a872:	d0d3      	beq.n	800a81c <_malloc_r+0x20>
 800a874:	425a      	negs	r2, r3
 800a876:	50e2      	str	r2, [r4, r3]
 800a878:	e7d0      	b.n	800a81c <_malloc_r+0x20>
 800a87a:	428c      	cmp	r4, r1
 800a87c:	684b      	ldr	r3, [r1, #4]
 800a87e:	bf16      	itet	ne
 800a880:	6063      	strne	r3, [r4, #4]
 800a882:	6013      	streq	r3, [r2, #0]
 800a884:	460c      	movne	r4, r1
 800a886:	e7eb      	b.n	800a860 <_malloc_r+0x64>
 800a888:	460c      	mov	r4, r1
 800a88a:	6849      	ldr	r1, [r1, #4]
 800a88c:	e7cc      	b.n	800a828 <_malloc_r+0x2c>
 800a88e:	1cc4      	adds	r4, r0, #3
 800a890:	f024 0403 	bic.w	r4, r4, #3
 800a894:	42a0      	cmp	r0, r4
 800a896:	d005      	beq.n	800a8a4 <_malloc_r+0xa8>
 800a898:	1a21      	subs	r1, r4, r0
 800a89a:	4630      	mov	r0, r6
 800a89c:	f000 fc64 	bl	800b168 <_sbrk_r>
 800a8a0:	3001      	adds	r0, #1
 800a8a2:	d0cf      	beq.n	800a844 <_malloc_r+0x48>
 800a8a4:	6025      	str	r5, [r4, #0]
 800a8a6:	e7db      	b.n	800a860 <_malloc_r+0x64>
 800a8a8:	200003a4 	.word	0x200003a4
 800a8ac:	200003a8 	.word	0x200003a8

0800a8b0 <__cvt>:
 800a8b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8b4:	ec55 4b10 	vmov	r4, r5, d0
 800a8b8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800a8ba:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a8be:	2d00      	cmp	r5, #0
 800a8c0:	460e      	mov	r6, r1
 800a8c2:	4691      	mov	r9, r2
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	bfb8      	it	lt
 800a8c8:	4622      	movlt	r2, r4
 800a8ca:	462b      	mov	r3, r5
 800a8cc:	f027 0720 	bic.w	r7, r7, #32
 800a8d0:	bfbb      	ittet	lt
 800a8d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a8d6:	461d      	movlt	r5, r3
 800a8d8:	2300      	movge	r3, #0
 800a8da:	232d      	movlt	r3, #45	; 0x2d
 800a8dc:	bfb8      	it	lt
 800a8de:	4614      	movlt	r4, r2
 800a8e0:	2f46      	cmp	r7, #70	; 0x46
 800a8e2:	700b      	strb	r3, [r1, #0]
 800a8e4:	d004      	beq.n	800a8f0 <__cvt+0x40>
 800a8e6:	2f45      	cmp	r7, #69	; 0x45
 800a8e8:	d100      	bne.n	800a8ec <__cvt+0x3c>
 800a8ea:	3601      	adds	r6, #1
 800a8ec:	2102      	movs	r1, #2
 800a8ee:	e000      	b.n	800a8f2 <__cvt+0x42>
 800a8f0:	2103      	movs	r1, #3
 800a8f2:	ab03      	add	r3, sp, #12
 800a8f4:	9301      	str	r3, [sp, #4]
 800a8f6:	ab02      	add	r3, sp, #8
 800a8f8:	9300      	str	r3, [sp, #0]
 800a8fa:	4632      	mov	r2, r6
 800a8fc:	4653      	mov	r3, sl
 800a8fe:	ec45 4b10 	vmov	d0, r4, r5
 800a902:	f000 fced 	bl	800b2e0 <_dtoa_r>
 800a906:	2f47      	cmp	r7, #71	; 0x47
 800a908:	4680      	mov	r8, r0
 800a90a:	d102      	bne.n	800a912 <__cvt+0x62>
 800a90c:	f019 0f01 	tst.w	r9, #1
 800a910:	d026      	beq.n	800a960 <__cvt+0xb0>
 800a912:	2f46      	cmp	r7, #70	; 0x46
 800a914:	eb08 0906 	add.w	r9, r8, r6
 800a918:	d111      	bne.n	800a93e <__cvt+0x8e>
 800a91a:	f898 3000 	ldrb.w	r3, [r8]
 800a91e:	2b30      	cmp	r3, #48	; 0x30
 800a920:	d10a      	bne.n	800a938 <__cvt+0x88>
 800a922:	2200      	movs	r2, #0
 800a924:	2300      	movs	r3, #0
 800a926:	4620      	mov	r0, r4
 800a928:	4629      	mov	r1, r5
 800a92a:	f7f6 f8cd 	bl	8000ac8 <__aeabi_dcmpeq>
 800a92e:	b918      	cbnz	r0, 800a938 <__cvt+0x88>
 800a930:	f1c6 0601 	rsb	r6, r6, #1
 800a934:	f8ca 6000 	str.w	r6, [sl]
 800a938:	f8da 3000 	ldr.w	r3, [sl]
 800a93c:	4499      	add	r9, r3
 800a93e:	2200      	movs	r2, #0
 800a940:	2300      	movs	r3, #0
 800a942:	4620      	mov	r0, r4
 800a944:	4629      	mov	r1, r5
 800a946:	f7f6 f8bf 	bl	8000ac8 <__aeabi_dcmpeq>
 800a94a:	b938      	cbnz	r0, 800a95c <__cvt+0xac>
 800a94c:	2230      	movs	r2, #48	; 0x30
 800a94e:	9b03      	ldr	r3, [sp, #12]
 800a950:	454b      	cmp	r3, r9
 800a952:	d205      	bcs.n	800a960 <__cvt+0xb0>
 800a954:	1c59      	adds	r1, r3, #1
 800a956:	9103      	str	r1, [sp, #12]
 800a958:	701a      	strb	r2, [r3, #0]
 800a95a:	e7f8      	b.n	800a94e <__cvt+0x9e>
 800a95c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a960:	9b03      	ldr	r3, [sp, #12]
 800a962:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a964:	eba3 0308 	sub.w	r3, r3, r8
 800a968:	4640      	mov	r0, r8
 800a96a:	6013      	str	r3, [r2, #0]
 800a96c:	b004      	add	sp, #16
 800a96e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a972 <__exponent>:
 800a972:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a974:	2900      	cmp	r1, #0
 800a976:	4604      	mov	r4, r0
 800a978:	bfba      	itte	lt
 800a97a:	4249      	neglt	r1, r1
 800a97c:	232d      	movlt	r3, #45	; 0x2d
 800a97e:	232b      	movge	r3, #43	; 0x2b
 800a980:	2909      	cmp	r1, #9
 800a982:	f804 2b02 	strb.w	r2, [r4], #2
 800a986:	7043      	strb	r3, [r0, #1]
 800a988:	dd20      	ble.n	800a9cc <__exponent+0x5a>
 800a98a:	f10d 0307 	add.w	r3, sp, #7
 800a98e:	461f      	mov	r7, r3
 800a990:	260a      	movs	r6, #10
 800a992:	fb91 f5f6 	sdiv	r5, r1, r6
 800a996:	fb06 1115 	mls	r1, r6, r5, r1
 800a99a:	3130      	adds	r1, #48	; 0x30
 800a99c:	2d09      	cmp	r5, #9
 800a99e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a9a2:	f103 32ff 	add.w	r2, r3, #4294967295
 800a9a6:	4629      	mov	r1, r5
 800a9a8:	dc09      	bgt.n	800a9be <__exponent+0x4c>
 800a9aa:	3130      	adds	r1, #48	; 0x30
 800a9ac:	3b02      	subs	r3, #2
 800a9ae:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a9b2:	42bb      	cmp	r3, r7
 800a9b4:	4622      	mov	r2, r4
 800a9b6:	d304      	bcc.n	800a9c2 <__exponent+0x50>
 800a9b8:	1a10      	subs	r0, r2, r0
 800a9ba:	b003      	add	sp, #12
 800a9bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9be:	4613      	mov	r3, r2
 800a9c0:	e7e7      	b.n	800a992 <__exponent+0x20>
 800a9c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9c6:	f804 2b01 	strb.w	r2, [r4], #1
 800a9ca:	e7f2      	b.n	800a9b2 <__exponent+0x40>
 800a9cc:	2330      	movs	r3, #48	; 0x30
 800a9ce:	4419      	add	r1, r3
 800a9d0:	7083      	strb	r3, [r0, #2]
 800a9d2:	1d02      	adds	r2, r0, #4
 800a9d4:	70c1      	strb	r1, [r0, #3]
 800a9d6:	e7ef      	b.n	800a9b8 <__exponent+0x46>

0800a9d8 <_printf_float>:
 800a9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9dc:	b08d      	sub	sp, #52	; 0x34
 800a9de:	460c      	mov	r4, r1
 800a9e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a9e4:	4616      	mov	r6, r2
 800a9e6:	461f      	mov	r7, r3
 800a9e8:	4605      	mov	r5, r0
 800a9ea:	f001 fa31 	bl	800be50 <_localeconv_r>
 800a9ee:	6803      	ldr	r3, [r0, #0]
 800a9f0:	9304      	str	r3, [sp, #16]
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f7f5 fbec 	bl	80001d0 <strlen>
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	930a      	str	r3, [sp, #40]	; 0x28
 800a9fc:	f8d8 3000 	ldr.w	r3, [r8]
 800aa00:	9005      	str	r0, [sp, #20]
 800aa02:	3307      	adds	r3, #7
 800aa04:	f023 0307 	bic.w	r3, r3, #7
 800aa08:	f103 0208 	add.w	r2, r3, #8
 800aa0c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800aa10:	f8d4 b000 	ldr.w	fp, [r4]
 800aa14:	f8c8 2000 	str.w	r2, [r8]
 800aa18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa1c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800aa20:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800aa24:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aa28:	9307      	str	r3, [sp, #28]
 800aa2a:	f8cd 8018 	str.w	r8, [sp, #24]
 800aa2e:	f04f 32ff 	mov.w	r2, #4294967295
 800aa32:	4ba7      	ldr	r3, [pc, #668]	; (800acd0 <_printf_float+0x2f8>)
 800aa34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa38:	f7f6 f878 	bl	8000b2c <__aeabi_dcmpun>
 800aa3c:	bb70      	cbnz	r0, 800aa9c <_printf_float+0xc4>
 800aa3e:	f04f 32ff 	mov.w	r2, #4294967295
 800aa42:	4ba3      	ldr	r3, [pc, #652]	; (800acd0 <_printf_float+0x2f8>)
 800aa44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa48:	f7f6 f852 	bl	8000af0 <__aeabi_dcmple>
 800aa4c:	bb30      	cbnz	r0, 800aa9c <_printf_float+0xc4>
 800aa4e:	2200      	movs	r2, #0
 800aa50:	2300      	movs	r3, #0
 800aa52:	4640      	mov	r0, r8
 800aa54:	4649      	mov	r1, r9
 800aa56:	f7f6 f841 	bl	8000adc <__aeabi_dcmplt>
 800aa5a:	b110      	cbz	r0, 800aa62 <_printf_float+0x8a>
 800aa5c:	232d      	movs	r3, #45	; 0x2d
 800aa5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa62:	4a9c      	ldr	r2, [pc, #624]	; (800acd4 <_printf_float+0x2fc>)
 800aa64:	4b9c      	ldr	r3, [pc, #624]	; (800acd8 <_printf_float+0x300>)
 800aa66:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800aa6a:	bf8c      	ite	hi
 800aa6c:	4690      	movhi	r8, r2
 800aa6e:	4698      	movls	r8, r3
 800aa70:	2303      	movs	r3, #3
 800aa72:	f02b 0204 	bic.w	r2, fp, #4
 800aa76:	6123      	str	r3, [r4, #16]
 800aa78:	6022      	str	r2, [r4, #0]
 800aa7a:	f04f 0900 	mov.w	r9, #0
 800aa7e:	9700      	str	r7, [sp, #0]
 800aa80:	4633      	mov	r3, r6
 800aa82:	aa0b      	add	r2, sp, #44	; 0x2c
 800aa84:	4621      	mov	r1, r4
 800aa86:	4628      	mov	r0, r5
 800aa88:	f000 f9e6 	bl	800ae58 <_printf_common>
 800aa8c:	3001      	adds	r0, #1
 800aa8e:	f040 808d 	bne.w	800abac <_printf_float+0x1d4>
 800aa92:	f04f 30ff 	mov.w	r0, #4294967295
 800aa96:	b00d      	add	sp, #52	; 0x34
 800aa98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa9c:	4642      	mov	r2, r8
 800aa9e:	464b      	mov	r3, r9
 800aaa0:	4640      	mov	r0, r8
 800aaa2:	4649      	mov	r1, r9
 800aaa4:	f7f6 f842 	bl	8000b2c <__aeabi_dcmpun>
 800aaa8:	b110      	cbz	r0, 800aab0 <_printf_float+0xd8>
 800aaaa:	4a8c      	ldr	r2, [pc, #560]	; (800acdc <_printf_float+0x304>)
 800aaac:	4b8c      	ldr	r3, [pc, #560]	; (800ace0 <_printf_float+0x308>)
 800aaae:	e7da      	b.n	800aa66 <_printf_float+0x8e>
 800aab0:	6861      	ldr	r1, [r4, #4]
 800aab2:	1c4b      	adds	r3, r1, #1
 800aab4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800aab8:	a80a      	add	r0, sp, #40	; 0x28
 800aaba:	d13e      	bne.n	800ab3a <_printf_float+0x162>
 800aabc:	2306      	movs	r3, #6
 800aabe:	6063      	str	r3, [r4, #4]
 800aac0:	2300      	movs	r3, #0
 800aac2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800aac6:	ab09      	add	r3, sp, #36	; 0x24
 800aac8:	9300      	str	r3, [sp, #0]
 800aaca:	ec49 8b10 	vmov	d0, r8, r9
 800aace:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800aad2:	6022      	str	r2, [r4, #0]
 800aad4:	f8cd a004 	str.w	sl, [sp, #4]
 800aad8:	6861      	ldr	r1, [r4, #4]
 800aada:	4628      	mov	r0, r5
 800aadc:	f7ff fee8 	bl	800a8b0 <__cvt>
 800aae0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800aae4:	2b47      	cmp	r3, #71	; 0x47
 800aae6:	4680      	mov	r8, r0
 800aae8:	d109      	bne.n	800aafe <_printf_float+0x126>
 800aaea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaec:	1cd8      	adds	r0, r3, #3
 800aaee:	db02      	blt.n	800aaf6 <_printf_float+0x11e>
 800aaf0:	6862      	ldr	r2, [r4, #4]
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	dd47      	ble.n	800ab86 <_printf_float+0x1ae>
 800aaf6:	f1aa 0a02 	sub.w	sl, sl, #2
 800aafa:	fa5f fa8a 	uxtb.w	sl, sl
 800aafe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800ab02:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ab04:	d824      	bhi.n	800ab50 <_printf_float+0x178>
 800ab06:	3901      	subs	r1, #1
 800ab08:	4652      	mov	r2, sl
 800ab0a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ab0e:	9109      	str	r1, [sp, #36]	; 0x24
 800ab10:	f7ff ff2f 	bl	800a972 <__exponent>
 800ab14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab16:	1813      	adds	r3, r2, r0
 800ab18:	2a01      	cmp	r2, #1
 800ab1a:	4681      	mov	r9, r0
 800ab1c:	6123      	str	r3, [r4, #16]
 800ab1e:	dc02      	bgt.n	800ab26 <_printf_float+0x14e>
 800ab20:	6822      	ldr	r2, [r4, #0]
 800ab22:	07d1      	lsls	r1, r2, #31
 800ab24:	d501      	bpl.n	800ab2a <_printf_float+0x152>
 800ab26:	3301      	adds	r3, #1
 800ab28:	6123      	str	r3, [r4, #16]
 800ab2a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d0a5      	beq.n	800aa7e <_printf_float+0xa6>
 800ab32:	232d      	movs	r3, #45	; 0x2d
 800ab34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab38:	e7a1      	b.n	800aa7e <_printf_float+0xa6>
 800ab3a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800ab3e:	f000 8177 	beq.w	800ae30 <_printf_float+0x458>
 800ab42:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ab46:	d1bb      	bne.n	800aac0 <_printf_float+0xe8>
 800ab48:	2900      	cmp	r1, #0
 800ab4a:	d1b9      	bne.n	800aac0 <_printf_float+0xe8>
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	e7b6      	b.n	800aabe <_printf_float+0xe6>
 800ab50:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800ab54:	d119      	bne.n	800ab8a <_printf_float+0x1b2>
 800ab56:	2900      	cmp	r1, #0
 800ab58:	6863      	ldr	r3, [r4, #4]
 800ab5a:	dd0c      	ble.n	800ab76 <_printf_float+0x19e>
 800ab5c:	6121      	str	r1, [r4, #16]
 800ab5e:	b913      	cbnz	r3, 800ab66 <_printf_float+0x18e>
 800ab60:	6822      	ldr	r2, [r4, #0]
 800ab62:	07d2      	lsls	r2, r2, #31
 800ab64:	d502      	bpl.n	800ab6c <_printf_float+0x194>
 800ab66:	3301      	adds	r3, #1
 800ab68:	440b      	add	r3, r1
 800ab6a:	6123      	str	r3, [r4, #16]
 800ab6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab6e:	65a3      	str	r3, [r4, #88]	; 0x58
 800ab70:	f04f 0900 	mov.w	r9, #0
 800ab74:	e7d9      	b.n	800ab2a <_printf_float+0x152>
 800ab76:	b913      	cbnz	r3, 800ab7e <_printf_float+0x1a6>
 800ab78:	6822      	ldr	r2, [r4, #0]
 800ab7a:	07d0      	lsls	r0, r2, #31
 800ab7c:	d501      	bpl.n	800ab82 <_printf_float+0x1aa>
 800ab7e:	3302      	adds	r3, #2
 800ab80:	e7f3      	b.n	800ab6a <_printf_float+0x192>
 800ab82:	2301      	movs	r3, #1
 800ab84:	e7f1      	b.n	800ab6a <_printf_float+0x192>
 800ab86:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800ab8a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ab8e:	4293      	cmp	r3, r2
 800ab90:	db05      	blt.n	800ab9e <_printf_float+0x1c6>
 800ab92:	6822      	ldr	r2, [r4, #0]
 800ab94:	6123      	str	r3, [r4, #16]
 800ab96:	07d1      	lsls	r1, r2, #31
 800ab98:	d5e8      	bpl.n	800ab6c <_printf_float+0x194>
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	e7e5      	b.n	800ab6a <_printf_float+0x192>
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	bfd4      	ite	le
 800aba2:	f1c3 0302 	rsble	r3, r3, #2
 800aba6:	2301      	movgt	r3, #1
 800aba8:	4413      	add	r3, r2
 800abaa:	e7de      	b.n	800ab6a <_printf_float+0x192>
 800abac:	6823      	ldr	r3, [r4, #0]
 800abae:	055a      	lsls	r2, r3, #21
 800abb0:	d407      	bmi.n	800abc2 <_printf_float+0x1ea>
 800abb2:	6923      	ldr	r3, [r4, #16]
 800abb4:	4642      	mov	r2, r8
 800abb6:	4631      	mov	r1, r6
 800abb8:	4628      	mov	r0, r5
 800abba:	47b8      	blx	r7
 800abbc:	3001      	adds	r0, #1
 800abbe:	d12b      	bne.n	800ac18 <_printf_float+0x240>
 800abc0:	e767      	b.n	800aa92 <_printf_float+0xba>
 800abc2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800abc6:	f240 80dc 	bls.w	800ad82 <_printf_float+0x3aa>
 800abca:	2200      	movs	r2, #0
 800abcc:	2300      	movs	r3, #0
 800abce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800abd2:	f7f5 ff79 	bl	8000ac8 <__aeabi_dcmpeq>
 800abd6:	2800      	cmp	r0, #0
 800abd8:	d033      	beq.n	800ac42 <_printf_float+0x26a>
 800abda:	2301      	movs	r3, #1
 800abdc:	4a41      	ldr	r2, [pc, #260]	; (800ace4 <_printf_float+0x30c>)
 800abde:	4631      	mov	r1, r6
 800abe0:	4628      	mov	r0, r5
 800abe2:	47b8      	blx	r7
 800abe4:	3001      	adds	r0, #1
 800abe6:	f43f af54 	beq.w	800aa92 <_printf_float+0xba>
 800abea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800abee:	429a      	cmp	r2, r3
 800abf0:	db02      	blt.n	800abf8 <_printf_float+0x220>
 800abf2:	6823      	ldr	r3, [r4, #0]
 800abf4:	07d8      	lsls	r0, r3, #31
 800abf6:	d50f      	bpl.n	800ac18 <_printf_float+0x240>
 800abf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abfc:	4631      	mov	r1, r6
 800abfe:	4628      	mov	r0, r5
 800ac00:	47b8      	blx	r7
 800ac02:	3001      	adds	r0, #1
 800ac04:	f43f af45 	beq.w	800aa92 <_printf_float+0xba>
 800ac08:	f04f 0800 	mov.w	r8, #0
 800ac0c:	f104 091a 	add.w	r9, r4, #26
 800ac10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac12:	3b01      	subs	r3, #1
 800ac14:	4543      	cmp	r3, r8
 800ac16:	dc09      	bgt.n	800ac2c <_printf_float+0x254>
 800ac18:	6823      	ldr	r3, [r4, #0]
 800ac1a:	079b      	lsls	r3, r3, #30
 800ac1c:	f100 8103 	bmi.w	800ae26 <_printf_float+0x44e>
 800ac20:	68e0      	ldr	r0, [r4, #12]
 800ac22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac24:	4298      	cmp	r0, r3
 800ac26:	bfb8      	it	lt
 800ac28:	4618      	movlt	r0, r3
 800ac2a:	e734      	b.n	800aa96 <_printf_float+0xbe>
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	464a      	mov	r2, r9
 800ac30:	4631      	mov	r1, r6
 800ac32:	4628      	mov	r0, r5
 800ac34:	47b8      	blx	r7
 800ac36:	3001      	adds	r0, #1
 800ac38:	f43f af2b 	beq.w	800aa92 <_printf_float+0xba>
 800ac3c:	f108 0801 	add.w	r8, r8, #1
 800ac40:	e7e6      	b.n	800ac10 <_printf_float+0x238>
 800ac42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	dc2b      	bgt.n	800aca0 <_printf_float+0x2c8>
 800ac48:	2301      	movs	r3, #1
 800ac4a:	4a26      	ldr	r2, [pc, #152]	; (800ace4 <_printf_float+0x30c>)
 800ac4c:	4631      	mov	r1, r6
 800ac4e:	4628      	mov	r0, r5
 800ac50:	47b8      	blx	r7
 800ac52:	3001      	adds	r0, #1
 800ac54:	f43f af1d 	beq.w	800aa92 <_printf_float+0xba>
 800ac58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac5a:	b923      	cbnz	r3, 800ac66 <_printf_float+0x28e>
 800ac5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac5e:	b913      	cbnz	r3, 800ac66 <_printf_float+0x28e>
 800ac60:	6823      	ldr	r3, [r4, #0]
 800ac62:	07d9      	lsls	r1, r3, #31
 800ac64:	d5d8      	bpl.n	800ac18 <_printf_float+0x240>
 800ac66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac6a:	4631      	mov	r1, r6
 800ac6c:	4628      	mov	r0, r5
 800ac6e:	47b8      	blx	r7
 800ac70:	3001      	adds	r0, #1
 800ac72:	f43f af0e 	beq.w	800aa92 <_printf_float+0xba>
 800ac76:	f04f 0900 	mov.w	r9, #0
 800ac7a:	f104 0a1a 	add.w	sl, r4, #26
 800ac7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac80:	425b      	negs	r3, r3
 800ac82:	454b      	cmp	r3, r9
 800ac84:	dc01      	bgt.n	800ac8a <_printf_float+0x2b2>
 800ac86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac88:	e794      	b.n	800abb4 <_printf_float+0x1dc>
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	4652      	mov	r2, sl
 800ac8e:	4631      	mov	r1, r6
 800ac90:	4628      	mov	r0, r5
 800ac92:	47b8      	blx	r7
 800ac94:	3001      	adds	r0, #1
 800ac96:	f43f aefc 	beq.w	800aa92 <_printf_float+0xba>
 800ac9a:	f109 0901 	add.w	r9, r9, #1
 800ac9e:	e7ee      	b.n	800ac7e <_printf_float+0x2a6>
 800aca0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aca2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aca4:	429a      	cmp	r2, r3
 800aca6:	bfa8      	it	ge
 800aca8:	461a      	movge	r2, r3
 800acaa:	2a00      	cmp	r2, #0
 800acac:	4691      	mov	r9, r2
 800acae:	dd07      	ble.n	800acc0 <_printf_float+0x2e8>
 800acb0:	4613      	mov	r3, r2
 800acb2:	4631      	mov	r1, r6
 800acb4:	4642      	mov	r2, r8
 800acb6:	4628      	mov	r0, r5
 800acb8:	47b8      	blx	r7
 800acba:	3001      	adds	r0, #1
 800acbc:	f43f aee9 	beq.w	800aa92 <_printf_float+0xba>
 800acc0:	f104 031a 	add.w	r3, r4, #26
 800acc4:	f04f 0b00 	mov.w	fp, #0
 800acc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800accc:	9306      	str	r3, [sp, #24]
 800acce:	e015      	b.n	800acfc <_printf_float+0x324>
 800acd0:	7fefffff 	.word	0x7fefffff
 800acd4:	0800c864 	.word	0x0800c864
 800acd8:	0800c860 	.word	0x0800c860
 800acdc:	0800c86c 	.word	0x0800c86c
 800ace0:	0800c868 	.word	0x0800c868
 800ace4:	0800c870 	.word	0x0800c870
 800ace8:	2301      	movs	r3, #1
 800acea:	9a06      	ldr	r2, [sp, #24]
 800acec:	4631      	mov	r1, r6
 800acee:	4628      	mov	r0, r5
 800acf0:	47b8      	blx	r7
 800acf2:	3001      	adds	r0, #1
 800acf4:	f43f aecd 	beq.w	800aa92 <_printf_float+0xba>
 800acf8:	f10b 0b01 	add.w	fp, fp, #1
 800acfc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800ad00:	ebaa 0309 	sub.w	r3, sl, r9
 800ad04:	455b      	cmp	r3, fp
 800ad06:	dcef      	bgt.n	800ace8 <_printf_float+0x310>
 800ad08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	44d0      	add	r8, sl
 800ad10:	db15      	blt.n	800ad3e <_printf_float+0x366>
 800ad12:	6823      	ldr	r3, [r4, #0]
 800ad14:	07da      	lsls	r2, r3, #31
 800ad16:	d412      	bmi.n	800ad3e <_printf_float+0x366>
 800ad18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ad1c:	eba3 020a 	sub.w	r2, r3, sl
 800ad20:	eba3 0a01 	sub.w	sl, r3, r1
 800ad24:	4592      	cmp	sl, r2
 800ad26:	bfa8      	it	ge
 800ad28:	4692      	movge	sl, r2
 800ad2a:	f1ba 0f00 	cmp.w	sl, #0
 800ad2e:	dc0e      	bgt.n	800ad4e <_printf_float+0x376>
 800ad30:	f04f 0800 	mov.w	r8, #0
 800ad34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ad38:	f104 091a 	add.w	r9, r4, #26
 800ad3c:	e019      	b.n	800ad72 <_printf_float+0x39a>
 800ad3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad42:	4631      	mov	r1, r6
 800ad44:	4628      	mov	r0, r5
 800ad46:	47b8      	blx	r7
 800ad48:	3001      	adds	r0, #1
 800ad4a:	d1e5      	bne.n	800ad18 <_printf_float+0x340>
 800ad4c:	e6a1      	b.n	800aa92 <_printf_float+0xba>
 800ad4e:	4653      	mov	r3, sl
 800ad50:	4642      	mov	r2, r8
 800ad52:	4631      	mov	r1, r6
 800ad54:	4628      	mov	r0, r5
 800ad56:	47b8      	blx	r7
 800ad58:	3001      	adds	r0, #1
 800ad5a:	d1e9      	bne.n	800ad30 <_printf_float+0x358>
 800ad5c:	e699      	b.n	800aa92 <_printf_float+0xba>
 800ad5e:	2301      	movs	r3, #1
 800ad60:	464a      	mov	r2, r9
 800ad62:	4631      	mov	r1, r6
 800ad64:	4628      	mov	r0, r5
 800ad66:	47b8      	blx	r7
 800ad68:	3001      	adds	r0, #1
 800ad6a:	f43f ae92 	beq.w	800aa92 <_printf_float+0xba>
 800ad6e:	f108 0801 	add.w	r8, r8, #1
 800ad72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ad76:	1a9b      	subs	r3, r3, r2
 800ad78:	eba3 030a 	sub.w	r3, r3, sl
 800ad7c:	4543      	cmp	r3, r8
 800ad7e:	dcee      	bgt.n	800ad5e <_printf_float+0x386>
 800ad80:	e74a      	b.n	800ac18 <_printf_float+0x240>
 800ad82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad84:	2a01      	cmp	r2, #1
 800ad86:	dc01      	bgt.n	800ad8c <_printf_float+0x3b4>
 800ad88:	07db      	lsls	r3, r3, #31
 800ad8a:	d53a      	bpl.n	800ae02 <_printf_float+0x42a>
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	4642      	mov	r2, r8
 800ad90:	4631      	mov	r1, r6
 800ad92:	4628      	mov	r0, r5
 800ad94:	47b8      	blx	r7
 800ad96:	3001      	adds	r0, #1
 800ad98:	f43f ae7b 	beq.w	800aa92 <_printf_float+0xba>
 800ad9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ada0:	4631      	mov	r1, r6
 800ada2:	4628      	mov	r0, r5
 800ada4:	47b8      	blx	r7
 800ada6:	3001      	adds	r0, #1
 800ada8:	f108 0801 	add.w	r8, r8, #1
 800adac:	f43f ae71 	beq.w	800aa92 <_printf_float+0xba>
 800adb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adb2:	2200      	movs	r2, #0
 800adb4:	f103 3aff 	add.w	sl, r3, #4294967295
 800adb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800adbc:	2300      	movs	r3, #0
 800adbe:	f7f5 fe83 	bl	8000ac8 <__aeabi_dcmpeq>
 800adc2:	b9c8      	cbnz	r0, 800adf8 <_printf_float+0x420>
 800adc4:	4653      	mov	r3, sl
 800adc6:	4642      	mov	r2, r8
 800adc8:	4631      	mov	r1, r6
 800adca:	4628      	mov	r0, r5
 800adcc:	47b8      	blx	r7
 800adce:	3001      	adds	r0, #1
 800add0:	d10e      	bne.n	800adf0 <_printf_float+0x418>
 800add2:	e65e      	b.n	800aa92 <_printf_float+0xba>
 800add4:	2301      	movs	r3, #1
 800add6:	4652      	mov	r2, sl
 800add8:	4631      	mov	r1, r6
 800adda:	4628      	mov	r0, r5
 800addc:	47b8      	blx	r7
 800adde:	3001      	adds	r0, #1
 800ade0:	f43f ae57 	beq.w	800aa92 <_printf_float+0xba>
 800ade4:	f108 0801 	add.w	r8, r8, #1
 800ade8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adea:	3b01      	subs	r3, #1
 800adec:	4543      	cmp	r3, r8
 800adee:	dcf1      	bgt.n	800add4 <_printf_float+0x3fc>
 800adf0:	464b      	mov	r3, r9
 800adf2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800adf6:	e6de      	b.n	800abb6 <_printf_float+0x1de>
 800adf8:	f04f 0800 	mov.w	r8, #0
 800adfc:	f104 0a1a 	add.w	sl, r4, #26
 800ae00:	e7f2      	b.n	800ade8 <_printf_float+0x410>
 800ae02:	2301      	movs	r3, #1
 800ae04:	e7df      	b.n	800adc6 <_printf_float+0x3ee>
 800ae06:	2301      	movs	r3, #1
 800ae08:	464a      	mov	r2, r9
 800ae0a:	4631      	mov	r1, r6
 800ae0c:	4628      	mov	r0, r5
 800ae0e:	47b8      	blx	r7
 800ae10:	3001      	adds	r0, #1
 800ae12:	f43f ae3e 	beq.w	800aa92 <_printf_float+0xba>
 800ae16:	f108 0801 	add.w	r8, r8, #1
 800ae1a:	68e3      	ldr	r3, [r4, #12]
 800ae1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ae1e:	1a9b      	subs	r3, r3, r2
 800ae20:	4543      	cmp	r3, r8
 800ae22:	dcf0      	bgt.n	800ae06 <_printf_float+0x42e>
 800ae24:	e6fc      	b.n	800ac20 <_printf_float+0x248>
 800ae26:	f04f 0800 	mov.w	r8, #0
 800ae2a:	f104 0919 	add.w	r9, r4, #25
 800ae2e:	e7f4      	b.n	800ae1a <_printf_float+0x442>
 800ae30:	2900      	cmp	r1, #0
 800ae32:	f43f ae8b 	beq.w	800ab4c <_printf_float+0x174>
 800ae36:	2300      	movs	r3, #0
 800ae38:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ae3c:	ab09      	add	r3, sp, #36	; 0x24
 800ae3e:	9300      	str	r3, [sp, #0]
 800ae40:	ec49 8b10 	vmov	d0, r8, r9
 800ae44:	6022      	str	r2, [r4, #0]
 800ae46:	f8cd a004 	str.w	sl, [sp, #4]
 800ae4a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ae4e:	4628      	mov	r0, r5
 800ae50:	f7ff fd2e 	bl	800a8b0 <__cvt>
 800ae54:	4680      	mov	r8, r0
 800ae56:	e648      	b.n	800aaea <_printf_float+0x112>

0800ae58 <_printf_common>:
 800ae58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae5c:	4691      	mov	r9, r2
 800ae5e:	461f      	mov	r7, r3
 800ae60:	688a      	ldr	r2, [r1, #8]
 800ae62:	690b      	ldr	r3, [r1, #16]
 800ae64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ae68:	4293      	cmp	r3, r2
 800ae6a:	bfb8      	it	lt
 800ae6c:	4613      	movlt	r3, r2
 800ae6e:	f8c9 3000 	str.w	r3, [r9]
 800ae72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ae76:	4606      	mov	r6, r0
 800ae78:	460c      	mov	r4, r1
 800ae7a:	b112      	cbz	r2, 800ae82 <_printf_common+0x2a>
 800ae7c:	3301      	adds	r3, #1
 800ae7e:	f8c9 3000 	str.w	r3, [r9]
 800ae82:	6823      	ldr	r3, [r4, #0]
 800ae84:	0699      	lsls	r1, r3, #26
 800ae86:	bf42      	ittt	mi
 800ae88:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ae8c:	3302      	addmi	r3, #2
 800ae8e:	f8c9 3000 	strmi.w	r3, [r9]
 800ae92:	6825      	ldr	r5, [r4, #0]
 800ae94:	f015 0506 	ands.w	r5, r5, #6
 800ae98:	d107      	bne.n	800aeaa <_printf_common+0x52>
 800ae9a:	f104 0a19 	add.w	sl, r4, #25
 800ae9e:	68e3      	ldr	r3, [r4, #12]
 800aea0:	f8d9 2000 	ldr.w	r2, [r9]
 800aea4:	1a9b      	subs	r3, r3, r2
 800aea6:	42ab      	cmp	r3, r5
 800aea8:	dc28      	bgt.n	800aefc <_printf_common+0xa4>
 800aeaa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800aeae:	6822      	ldr	r2, [r4, #0]
 800aeb0:	3300      	adds	r3, #0
 800aeb2:	bf18      	it	ne
 800aeb4:	2301      	movne	r3, #1
 800aeb6:	0692      	lsls	r2, r2, #26
 800aeb8:	d42d      	bmi.n	800af16 <_printf_common+0xbe>
 800aeba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aebe:	4639      	mov	r1, r7
 800aec0:	4630      	mov	r0, r6
 800aec2:	47c0      	blx	r8
 800aec4:	3001      	adds	r0, #1
 800aec6:	d020      	beq.n	800af0a <_printf_common+0xb2>
 800aec8:	6823      	ldr	r3, [r4, #0]
 800aeca:	68e5      	ldr	r5, [r4, #12]
 800aecc:	f8d9 2000 	ldr.w	r2, [r9]
 800aed0:	f003 0306 	and.w	r3, r3, #6
 800aed4:	2b04      	cmp	r3, #4
 800aed6:	bf08      	it	eq
 800aed8:	1aad      	subeq	r5, r5, r2
 800aeda:	68a3      	ldr	r3, [r4, #8]
 800aedc:	6922      	ldr	r2, [r4, #16]
 800aede:	bf0c      	ite	eq
 800aee0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aee4:	2500      	movne	r5, #0
 800aee6:	4293      	cmp	r3, r2
 800aee8:	bfc4      	itt	gt
 800aeea:	1a9b      	subgt	r3, r3, r2
 800aeec:	18ed      	addgt	r5, r5, r3
 800aeee:	f04f 0900 	mov.w	r9, #0
 800aef2:	341a      	adds	r4, #26
 800aef4:	454d      	cmp	r5, r9
 800aef6:	d11a      	bne.n	800af2e <_printf_common+0xd6>
 800aef8:	2000      	movs	r0, #0
 800aefa:	e008      	b.n	800af0e <_printf_common+0xb6>
 800aefc:	2301      	movs	r3, #1
 800aefe:	4652      	mov	r2, sl
 800af00:	4639      	mov	r1, r7
 800af02:	4630      	mov	r0, r6
 800af04:	47c0      	blx	r8
 800af06:	3001      	adds	r0, #1
 800af08:	d103      	bne.n	800af12 <_printf_common+0xba>
 800af0a:	f04f 30ff 	mov.w	r0, #4294967295
 800af0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af12:	3501      	adds	r5, #1
 800af14:	e7c3      	b.n	800ae9e <_printf_common+0x46>
 800af16:	18e1      	adds	r1, r4, r3
 800af18:	1c5a      	adds	r2, r3, #1
 800af1a:	2030      	movs	r0, #48	; 0x30
 800af1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800af20:	4422      	add	r2, r4
 800af22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800af26:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800af2a:	3302      	adds	r3, #2
 800af2c:	e7c5      	b.n	800aeba <_printf_common+0x62>
 800af2e:	2301      	movs	r3, #1
 800af30:	4622      	mov	r2, r4
 800af32:	4639      	mov	r1, r7
 800af34:	4630      	mov	r0, r6
 800af36:	47c0      	blx	r8
 800af38:	3001      	adds	r0, #1
 800af3a:	d0e6      	beq.n	800af0a <_printf_common+0xb2>
 800af3c:	f109 0901 	add.w	r9, r9, #1
 800af40:	e7d8      	b.n	800aef4 <_printf_common+0x9c>
	...

0800af44 <_printf_i>:
 800af44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800af48:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800af4c:	460c      	mov	r4, r1
 800af4e:	7e09      	ldrb	r1, [r1, #24]
 800af50:	b085      	sub	sp, #20
 800af52:	296e      	cmp	r1, #110	; 0x6e
 800af54:	4617      	mov	r7, r2
 800af56:	4606      	mov	r6, r0
 800af58:	4698      	mov	r8, r3
 800af5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af5c:	f000 80b3 	beq.w	800b0c6 <_printf_i+0x182>
 800af60:	d822      	bhi.n	800afa8 <_printf_i+0x64>
 800af62:	2963      	cmp	r1, #99	; 0x63
 800af64:	d036      	beq.n	800afd4 <_printf_i+0x90>
 800af66:	d80a      	bhi.n	800af7e <_printf_i+0x3a>
 800af68:	2900      	cmp	r1, #0
 800af6a:	f000 80b9 	beq.w	800b0e0 <_printf_i+0x19c>
 800af6e:	2958      	cmp	r1, #88	; 0x58
 800af70:	f000 8083 	beq.w	800b07a <_printf_i+0x136>
 800af74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800af78:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800af7c:	e032      	b.n	800afe4 <_printf_i+0xa0>
 800af7e:	2964      	cmp	r1, #100	; 0x64
 800af80:	d001      	beq.n	800af86 <_printf_i+0x42>
 800af82:	2969      	cmp	r1, #105	; 0x69
 800af84:	d1f6      	bne.n	800af74 <_printf_i+0x30>
 800af86:	6820      	ldr	r0, [r4, #0]
 800af88:	6813      	ldr	r3, [r2, #0]
 800af8a:	0605      	lsls	r5, r0, #24
 800af8c:	f103 0104 	add.w	r1, r3, #4
 800af90:	d52a      	bpl.n	800afe8 <_printf_i+0xa4>
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	6011      	str	r1, [r2, #0]
 800af96:	2b00      	cmp	r3, #0
 800af98:	da03      	bge.n	800afa2 <_printf_i+0x5e>
 800af9a:	222d      	movs	r2, #45	; 0x2d
 800af9c:	425b      	negs	r3, r3
 800af9e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800afa2:	486f      	ldr	r0, [pc, #444]	; (800b160 <_printf_i+0x21c>)
 800afa4:	220a      	movs	r2, #10
 800afa6:	e039      	b.n	800b01c <_printf_i+0xd8>
 800afa8:	2973      	cmp	r1, #115	; 0x73
 800afaa:	f000 809d 	beq.w	800b0e8 <_printf_i+0x1a4>
 800afae:	d808      	bhi.n	800afc2 <_printf_i+0x7e>
 800afb0:	296f      	cmp	r1, #111	; 0x6f
 800afb2:	d020      	beq.n	800aff6 <_printf_i+0xb2>
 800afb4:	2970      	cmp	r1, #112	; 0x70
 800afb6:	d1dd      	bne.n	800af74 <_printf_i+0x30>
 800afb8:	6823      	ldr	r3, [r4, #0]
 800afba:	f043 0320 	orr.w	r3, r3, #32
 800afbe:	6023      	str	r3, [r4, #0]
 800afc0:	e003      	b.n	800afca <_printf_i+0x86>
 800afc2:	2975      	cmp	r1, #117	; 0x75
 800afc4:	d017      	beq.n	800aff6 <_printf_i+0xb2>
 800afc6:	2978      	cmp	r1, #120	; 0x78
 800afc8:	d1d4      	bne.n	800af74 <_printf_i+0x30>
 800afca:	2378      	movs	r3, #120	; 0x78
 800afcc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800afd0:	4864      	ldr	r0, [pc, #400]	; (800b164 <_printf_i+0x220>)
 800afd2:	e055      	b.n	800b080 <_printf_i+0x13c>
 800afd4:	6813      	ldr	r3, [r2, #0]
 800afd6:	1d19      	adds	r1, r3, #4
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	6011      	str	r1, [r2, #0]
 800afdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800afe0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800afe4:	2301      	movs	r3, #1
 800afe6:	e08c      	b.n	800b102 <_printf_i+0x1be>
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	6011      	str	r1, [r2, #0]
 800afec:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aff0:	bf18      	it	ne
 800aff2:	b21b      	sxthne	r3, r3
 800aff4:	e7cf      	b.n	800af96 <_printf_i+0x52>
 800aff6:	6813      	ldr	r3, [r2, #0]
 800aff8:	6825      	ldr	r5, [r4, #0]
 800affa:	1d18      	adds	r0, r3, #4
 800affc:	6010      	str	r0, [r2, #0]
 800affe:	0628      	lsls	r0, r5, #24
 800b000:	d501      	bpl.n	800b006 <_printf_i+0xc2>
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	e002      	b.n	800b00c <_printf_i+0xc8>
 800b006:	0668      	lsls	r0, r5, #25
 800b008:	d5fb      	bpl.n	800b002 <_printf_i+0xbe>
 800b00a:	881b      	ldrh	r3, [r3, #0]
 800b00c:	4854      	ldr	r0, [pc, #336]	; (800b160 <_printf_i+0x21c>)
 800b00e:	296f      	cmp	r1, #111	; 0x6f
 800b010:	bf14      	ite	ne
 800b012:	220a      	movne	r2, #10
 800b014:	2208      	moveq	r2, #8
 800b016:	2100      	movs	r1, #0
 800b018:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b01c:	6865      	ldr	r5, [r4, #4]
 800b01e:	60a5      	str	r5, [r4, #8]
 800b020:	2d00      	cmp	r5, #0
 800b022:	f2c0 8095 	blt.w	800b150 <_printf_i+0x20c>
 800b026:	6821      	ldr	r1, [r4, #0]
 800b028:	f021 0104 	bic.w	r1, r1, #4
 800b02c:	6021      	str	r1, [r4, #0]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d13d      	bne.n	800b0ae <_printf_i+0x16a>
 800b032:	2d00      	cmp	r5, #0
 800b034:	f040 808e 	bne.w	800b154 <_printf_i+0x210>
 800b038:	4665      	mov	r5, ip
 800b03a:	2a08      	cmp	r2, #8
 800b03c:	d10b      	bne.n	800b056 <_printf_i+0x112>
 800b03e:	6823      	ldr	r3, [r4, #0]
 800b040:	07db      	lsls	r3, r3, #31
 800b042:	d508      	bpl.n	800b056 <_printf_i+0x112>
 800b044:	6923      	ldr	r3, [r4, #16]
 800b046:	6862      	ldr	r2, [r4, #4]
 800b048:	429a      	cmp	r2, r3
 800b04a:	bfde      	ittt	le
 800b04c:	2330      	movle	r3, #48	; 0x30
 800b04e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b052:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b056:	ebac 0305 	sub.w	r3, ip, r5
 800b05a:	6123      	str	r3, [r4, #16]
 800b05c:	f8cd 8000 	str.w	r8, [sp]
 800b060:	463b      	mov	r3, r7
 800b062:	aa03      	add	r2, sp, #12
 800b064:	4621      	mov	r1, r4
 800b066:	4630      	mov	r0, r6
 800b068:	f7ff fef6 	bl	800ae58 <_printf_common>
 800b06c:	3001      	adds	r0, #1
 800b06e:	d14d      	bne.n	800b10c <_printf_i+0x1c8>
 800b070:	f04f 30ff 	mov.w	r0, #4294967295
 800b074:	b005      	add	sp, #20
 800b076:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b07a:	4839      	ldr	r0, [pc, #228]	; (800b160 <_printf_i+0x21c>)
 800b07c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b080:	6813      	ldr	r3, [r2, #0]
 800b082:	6821      	ldr	r1, [r4, #0]
 800b084:	1d1d      	adds	r5, r3, #4
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	6015      	str	r5, [r2, #0]
 800b08a:	060a      	lsls	r2, r1, #24
 800b08c:	d50b      	bpl.n	800b0a6 <_printf_i+0x162>
 800b08e:	07ca      	lsls	r2, r1, #31
 800b090:	bf44      	itt	mi
 800b092:	f041 0120 	orrmi.w	r1, r1, #32
 800b096:	6021      	strmi	r1, [r4, #0]
 800b098:	b91b      	cbnz	r3, 800b0a2 <_printf_i+0x15e>
 800b09a:	6822      	ldr	r2, [r4, #0]
 800b09c:	f022 0220 	bic.w	r2, r2, #32
 800b0a0:	6022      	str	r2, [r4, #0]
 800b0a2:	2210      	movs	r2, #16
 800b0a4:	e7b7      	b.n	800b016 <_printf_i+0xd2>
 800b0a6:	064d      	lsls	r5, r1, #25
 800b0a8:	bf48      	it	mi
 800b0aa:	b29b      	uxthmi	r3, r3
 800b0ac:	e7ef      	b.n	800b08e <_printf_i+0x14a>
 800b0ae:	4665      	mov	r5, ip
 800b0b0:	fbb3 f1f2 	udiv	r1, r3, r2
 800b0b4:	fb02 3311 	mls	r3, r2, r1, r3
 800b0b8:	5cc3      	ldrb	r3, [r0, r3]
 800b0ba:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b0be:	460b      	mov	r3, r1
 800b0c0:	2900      	cmp	r1, #0
 800b0c2:	d1f5      	bne.n	800b0b0 <_printf_i+0x16c>
 800b0c4:	e7b9      	b.n	800b03a <_printf_i+0xf6>
 800b0c6:	6813      	ldr	r3, [r2, #0]
 800b0c8:	6825      	ldr	r5, [r4, #0]
 800b0ca:	6961      	ldr	r1, [r4, #20]
 800b0cc:	1d18      	adds	r0, r3, #4
 800b0ce:	6010      	str	r0, [r2, #0]
 800b0d0:	0628      	lsls	r0, r5, #24
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	d501      	bpl.n	800b0da <_printf_i+0x196>
 800b0d6:	6019      	str	r1, [r3, #0]
 800b0d8:	e002      	b.n	800b0e0 <_printf_i+0x19c>
 800b0da:	066a      	lsls	r2, r5, #25
 800b0dc:	d5fb      	bpl.n	800b0d6 <_printf_i+0x192>
 800b0de:	8019      	strh	r1, [r3, #0]
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	6123      	str	r3, [r4, #16]
 800b0e4:	4665      	mov	r5, ip
 800b0e6:	e7b9      	b.n	800b05c <_printf_i+0x118>
 800b0e8:	6813      	ldr	r3, [r2, #0]
 800b0ea:	1d19      	adds	r1, r3, #4
 800b0ec:	6011      	str	r1, [r2, #0]
 800b0ee:	681d      	ldr	r5, [r3, #0]
 800b0f0:	6862      	ldr	r2, [r4, #4]
 800b0f2:	2100      	movs	r1, #0
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	f7f5 f873 	bl	80001e0 <memchr>
 800b0fa:	b108      	cbz	r0, 800b100 <_printf_i+0x1bc>
 800b0fc:	1b40      	subs	r0, r0, r5
 800b0fe:	6060      	str	r0, [r4, #4]
 800b100:	6863      	ldr	r3, [r4, #4]
 800b102:	6123      	str	r3, [r4, #16]
 800b104:	2300      	movs	r3, #0
 800b106:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b10a:	e7a7      	b.n	800b05c <_printf_i+0x118>
 800b10c:	6923      	ldr	r3, [r4, #16]
 800b10e:	462a      	mov	r2, r5
 800b110:	4639      	mov	r1, r7
 800b112:	4630      	mov	r0, r6
 800b114:	47c0      	blx	r8
 800b116:	3001      	adds	r0, #1
 800b118:	d0aa      	beq.n	800b070 <_printf_i+0x12c>
 800b11a:	6823      	ldr	r3, [r4, #0]
 800b11c:	079b      	lsls	r3, r3, #30
 800b11e:	d413      	bmi.n	800b148 <_printf_i+0x204>
 800b120:	68e0      	ldr	r0, [r4, #12]
 800b122:	9b03      	ldr	r3, [sp, #12]
 800b124:	4298      	cmp	r0, r3
 800b126:	bfb8      	it	lt
 800b128:	4618      	movlt	r0, r3
 800b12a:	e7a3      	b.n	800b074 <_printf_i+0x130>
 800b12c:	2301      	movs	r3, #1
 800b12e:	464a      	mov	r2, r9
 800b130:	4639      	mov	r1, r7
 800b132:	4630      	mov	r0, r6
 800b134:	47c0      	blx	r8
 800b136:	3001      	adds	r0, #1
 800b138:	d09a      	beq.n	800b070 <_printf_i+0x12c>
 800b13a:	3501      	adds	r5, #1
 800b13c:	68e3      	ldr	r3, [r4, #12]
 800b13e:	9a03      	ldr	r2, [sp, #12]
 800b140:	1a9b      	subs	r3, r3, r2
 800b142:	42ab      	cmp	r3, r5
 800b144:	dcf2      	bgt.n	800b12c <_printf_i+0x1e8>
 800b146:	e7eb      	b.n	800b120 <_printf_i+0x1dc>
 800b148:	2500      	movs	r5, #0
 800b14a:	f104 0919 	add.w	r9, r4, #25
 800b14e:	e7f5      	b.n	800b13c <_printf_i+0x1f8>
 800b150:	2b00      	cmp	r3, #0
 800b152:	d1ac      	bne.n	800b0ae <_printf_i+0x16a>
 800b154:	7803      	ldrb	r3, [r0, #0]
 800b156:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b15a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b15e:	e76c      	b.n	800b03a <_printf_i+0xf6>
 800b160:	0800c872 	.word	0x0800c872
 800b164:	0800c883 	.word	0x0800c883

0800b168 <_sbrk_r>:
 800b168:	b538      	push	{r3, r4, r5, lr}
 800b16a:	4c06      	ldr	r4, [pc, #24]	; (800b184 <_sbrk_r+0x1c>)
 800b16c:	2300      	movs	r3, #0
 800b16e:	4605      	mov	r5, r0
 800b170:	4608      	mov	r0, r1
 800b172:	6023      	str	r3, [r4, #0]
 800b174:	f7f7 fc2a 	bl	80029cc <_sbrk>
 800b178:	1c43      	adds	r3, r0, #1
 800b17a:	d102      	bne.n	800b182 <_sbrk_r+0x1a>
 800b17c:	6823      	ldr	r3, [r4, #0]
 800b17e:	b103      	cbz	r3, 800b182 <_sbrk_r+0x1a>
 800b180:	602b      	str	r3, [r5, #0]
 800b182:	bd38      	pop	{r3, r4, r5, pc}
 800b184:	20002054 	.word	0x20002054

0800b188 <siprintf>:
 800b188:	b40e      	push	{r1, r2, r3}
 800b18a:	b500      	push	{lr}
 800b18c:	b09c      	sub	sp, #112	; 0x70
 800b18e:	ab1d      	add	r3, sp, #116	; 0x74
 800b190:	9002      	str	r0, [sp, #8]
 800b192:	9006      	str	r0, [sp, #24]
 800b194:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b198:	4809      	ldr	r0, [pc, #36]	; (800b1c0 <siprintf+0x38>)
 800b19a:	9107      	str	r1, [sp, #28]
 800b19c:	9104      	str	r1, [sp, #16]
 800b19e:	4909      	ldr	r1, [pc, #36]	; (800b1c4 <siprintf+0x3c>)
 800b1a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1a4:	9105      	str	r1, [sp, #20]
 800b1a6:	6800      	ldr	r0, [r0, #0]
 800b1a8:	9301      	str	r3, [sp, #4]
 800b1aa:	a902      	add	r1, sp, #8
 800b1ac:	f001 f9ae 	bl	800c50c <_svfiprintf_r>
 800b1b0:	9b02      	ldr	r3, [sp, #8]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	701a      	strb	r2, [r3, #0]
 800b1b6:	b01c      	add	sp, #112	; 0x70
 800b1b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1bc:	b003      	add	sp, #12
 800b1be:	4770      	bx	lr
 800b1c0:	200001b0 	.word	0x200001b0
 800b1c4:	ffff0208 	.word	0xffff0208

0800b1c8 <quorem>:
 800b1c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1cc:	6903      	ldr	r3, [r0, #16]
 800b1ce:	690c      	ldr	r4, [r1, #16]
 800b1d0:	42a3      	cmp	r3, r4
 800b1d2:	4680      	mov	r8, r0
 800b1d4:	f2c0 8082 	blt.w	800b2dc <quorem+0x114>
 800b1d8:	3c01      	subs	r4, #1
 800b1da:	f101 0714 	add.w	r7, r1, #20
 800b1de:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800b1e2:	f100 0614 	add.w	r6, r0, #20
 800b1e6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800b1ea:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800b1ee:	eb06 030c 	add.w	r3, r6, ip
 800b1f2:	3501      	adds	r5, #1
 800b1f4:	eb07 090c 	add.w	r9, r7, ip
 800b1f8:	9301      	str	r3, [sp, #4]
 800b1fa:	fbb0 f5f5 	udiv	r5, r0, r5
 800b1fe:	b395      	cbz	r5, 800b266 <quorem+0x9e>
 800b200:	f04f 0a00 	mov.w	sl, #0
 800b204:	4638      	mov	r0, r7
 800b206:	46b6      	mov	lr, r6
 800b208:	46d3      	mov	fp, sl
 800b20a:	f850 2b04 	ldr.w	r2, [r0], #4
 800b20e:	b293      	uxth	r3, r2
 800b210:	fb05 a303 	mla	r3, r5, r3, sl
 800b214:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b218:	b29b      	uxth	r3, r3
 800b21a:	ebab 0303 	sub.w	r3, fp, r3
 800b21e:	0c12      	lsrs	r2, r2, #16
 800b220:	f8de b000 	ldr.w	fp, [lr]
 800b224:	fb05 a202 	mla	r2, r5, r2, sl
 800b228:	fa13 f38b 	uxtah	r3, r3, fp
 800b22c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800b230:	fa1f fb82 	uxth.w	fp, r2
 800b234:	f8de 2000 	ldr.w	r2, [lr]
 800b238:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800b23c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b240:	b29b      	uxth	r3, r3
 800b242:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b246:	4581      	cmp	r9, r0
 800b248:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800b24c:	f84e 3b04 	str.w	r3, [lr], #4
 800b250:	d2db      	bcs.n	800b20a <quorem+0x42>
 800b252:	f856 300c 	ldr.w	r3, [r6, ip]
 800b256:	b933      	cbnz	r3, 800b266 <quorem+0x9e>
 800b258:	9b01      	ldr	r3, [sp, #4]
 800b25a:	3b04      	subs	r3, #4
 800b25c:	429e      	cmp	r6, r3
 800b25e:	461a      	mov	r2, r3
 800b260:	d330      	bcc.n	800b2c4 <quorem+0xfc>
 800b262:	f8c8 4010 	str.w	r4, [r8, #16]
 800b266:	4640      	mov	r0, r8
 800b268:	f001 f822 	bl	800c2b0 <__mcmp>
 800b26c:	2800      	cmp	r0, #0
 800b26e:	db25      	blt.n	800b2bc <quorem+0xf4>
 800b270:	3501      	adds	r5, #1
 800b272:	4630      	mov	r0, r6
 800b274:	f04f 0c00 	mov.w	ip, #0
 800b278:	f857 2b04 	ldr.w	r2, [r7], #4
 800b27c:	f8d0 e000 	ldr.w	lr, [r0]
 800b280:	b293      	uxth	r3, r2
 800b282:	ebac 0303 	sub.w	r3, ip, r3
 800b286:	0c12      	lsrs	r2, r2, #16
 800b288:	fa13 f38e 	uxtah	r3, r3, lr
 800b28c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b290:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b294:	b29b      	uxth	r3, r3
 800b296:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b29a:	45b9      	cmp	r9, r7
 800b29c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b2a0:	f840 3b04 	str.w	r3, [r0], #4
 800b2a4:	d2e8      	bcs.n	800b278 <quorem+0xb0>
 800b2a6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800b2aa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800b2ae:	b92a      	cbnz	r2, 800b2bc <quorem+0xf4>
 800b2b0:	3b04      	subs	r3, #4
 800b2b2:	429e      	cmp	r6, r3
 800b2b4:	461a      	mov	r2, r3
 800b2b6:	d30b      	bcc.n	800b2d0 <quorem+0x108>
 800b2b8:	f8c8 4010 	str.w	r4, [r8, #16]
 800b2bc:	4628      	mov	r0, r5
 800b2be:	b003      	add	sp, #12
 800b2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2c4:	6812      	ldr	r2, [r2, #0]
 800b2c6:	3b04      	subs	r3, #4
 800b2c8:	2a00      	cmp	r2, #0
 800b2ca:	d1ca      	bne.n	800b262 <quorem+0x9a>
 800b2cc:	3c01      	subs	r4, #1
 800b2ce:	e7c5      	b.n	800b25c <quorem+0x94>
 800b2d0:	6812      	ldr	r2, [r2, #0]
 800b2d2:	3b04      	subs	r3, #4
 800b2d4:	2a00      	cmp	r2, #0
 800b2d6:	d1ef      	bne.n	800b2b8 <quorem+0xf0>
 800b2d8:	3c01      	subs	r4, #1
 800b2da:	e7ea      	b.n	800b2b2 <quorem+0xea>
 800b2dc:	2000      	movs	r0, #0
 800b2de:	e7ee      	b.n	800b2be <quorem+0xf6>

0800b2e0 <_dtoa_r>:
 800b2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e4:	ec57 6b10 	vmov	r6, r7, d0
 800b2e8:	b097      	sub	sp, #92	; 0x5c
 800b2ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b2ec:	9106      	str	r1, [sp, #24]
 800b2ee:	4604      	mov	r4, r0
 800b2f0:	920b      	str	r2, [sp, #44]	; 0x2c
 800b2f2:	9312      	str	r3, [sp, #72]	; 0x48
 800b2f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b2f8:	e9cd 6700 	strd	r6, r7, [sp]
 800b2fc:	b93d      	cbnz	r5, 800b30e <_dtoa_r+0x2e>
 800b2fe:	2010      	movs	r0, #16
 800b300:	f7ff fa16 	bl	800a730 <malloc>
 800b304:	6260      	str	r0, [r4, #36]	; 0x24
 800b306:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b30a:	6005      	str	r5, [r0, #0]
 800b30c:	60c5      	str	r5, [r0, #12]
 800b30e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b310:	6819      	ldr	r1, [r3, #0]
 800b312:	b151      	cbz	r1, 800b32a <_dtoa_r+0x4a>
 800b314:	685a      	ldr	r2, [r3, #4]
 800b316:	604a      	str	r2, [r1, #4]
 800b318:	2301      	movs	r3, #1
 800b31a:	4093      	lsls	r3, r2
 800b31c:	608b      	str	r3, [r1, #8]
 800b31e:	4620      	mov	r0, r4
 800b320:	f000 fde5 	bl	800beee <_Bfree>
 800b324:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b326:	2200      	movs	r2, #0
 800b328:	601a      	str	r2, [r3, #0]
 800b32a:	1e3b      	subs	r3, r7, #0
 800b32c:	bfbb      	ittet	lt
 800b32e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b332:	9301      	strlt	r3, [sp, #4]
 800b334:	2300      	movge	r3, #0
 800b336:	2201      	movlt	r2, #1
 800b338:	bfac      	ite	ge
 800b33a:	f8c8 3000 	strge.w	r3, [r8]
 800b33e:	f8c8 2000 	strlt.w	r2, [r8]
 800b342:	4baf      	ldr	r3, [pc, #700]	; (800b600 <_dtoa_r+0x320>)
 800b344:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b348:	ea33 0308 	bics.w	r3, r3, r8
 800b34c:	d114      	bne.n	800b378 <_dtoa_r+0x98>
 800b34e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b350:	f242 730f 	movw	r3, #9999	; 0x270f
 800b354:	6013      	str	r3, [r2, #0]
 800b356:	9b00      	ldr	r3, [sp, #0]
 800b358:	b923      	cbnz	r3, 800b364 <_dtoa_r+0x84>
 800b35a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800b35e:	2800      	cmp	r0, #0
 800b360:	f000 8542 	beq.w	800bde8 <_dtoa_r+0xb08>
 800b364:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b366:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800b614 <_dtoa_r+0x334>
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	f000 8544 	beq.w	800bdf8 <_dtoa_r+0xb18>
 800b370:	f10b 0303 	add.w	r3, fp, #3
 800b374:	f000 bd3e 	b.w	800bdf4 <_dtoa_r+0xb14>
 800b378:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b37c:	2200      	movs	r2, #0
 800b37e:	2300      	movs	r3, #0
 800b380:	4630      	mov	r0, r6
 800b382:	4639      	mov	r1, r7
 800b384:	f7f5 fba0 	bl	8000ac8 <__aeabi_dcmpeq>
 800b388:	4681      	mov	r9, r0
 800b38a:	b168      	cbz	r0, 800b3a8 <_dtoa_r+0xc8>
 800b38c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b38e:	2301      	movs	r3, #1
 800b390:	6013      	str	r3, [r2, #0]
 800b392:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b394:	2b00      	cmp	r3, #0
 800b396:	f000 8524 	beq.w	800bde2 <_dtoa_r+0xb02>
 800b39a:	4b9a      	ldr	r3, [pc, #616]	; (800b604 <_dtoa_r+0x324>)
 800b39c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b39e:	f103 3bff 	add.w	fp, r3, #4294967295
 800b3a2:	6013      	str	r3, [r2, #0]
 800b3a4:	f000 bd28 	b.w	800bdf8 <_dtoa_r+0xb18>
 800b3a8:	aa14      	add	r2, sp, #80	; 0x50
 800b3aa:	a915      	add	r1, sp, #84	; 0x54
 800b3ac:	ec47 6b10 	vmov	d0, r6, r7
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	f000 fff4 	bl	800c39e <__d2b>
 800b3b6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b3ba:	9004      	str	r0, [sp, #16]
 800b3bc:	2d00      	cmp	r5, #0
 800b3be:	d07c      	beq.n	800b4ba <_dtoa_r+0x1da>
 800b3c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b3c4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800b3c8:	46b2      	mov	sl, r6
 800b3ca:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800b3ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b3d2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	4b8b      	ldr	r3, [pc, #556]	; (800b608 <_dtoa_r+0x328>)
 800b3da:	4650      	mov	r0, sl
 800b3dc:	4659      	mov	r1, fp
 800b3de:	f7f4 ff53 	bl	8000288 <__aeabi_dsub>
 800b3e2:	a381      	add	r3, pc, #516	; (adr r3, 800b5e8 <_dtoa_r+0x308>)
 800b3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e8:	f7f5 f906 	bl	80005f8 <__aeabi_dmul>
 800b3ec:	a380      	add	r3, pc, #512	; (adr r3, 800b5f0 <_dtoa_r+0x310>)
 800b3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f2:	f7f4 ff4b 	bl	800028c <__adddf3>
 800b3f6:	4606      	mov	r6, r0
 800b3f8:	4628      	mov	r0, r5
 800b3fa:	460f      	mov	r7, r1
 800b3fc:	f7f5 f892 	bl	8000524 <__aeabi_i2d>
 800b400:	a37d      	add	r3, pc, #500	; (adr r3, 800b5f8 <_dtoa_r+0x318>)
 800b402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b406:	f7f5 f8f7 	bl	80005f8 <__aeabi_dmul>
 800b40a:	4602      	mov	r2, r0
 800b40c:	460b      	mov	r3, r1
 800b40e:	4630      	mov	r0, r6
 800b410:	4639      	mov	r1, r7
 800b412:	f7f4 ff3b 	bl	800028c <__adddf3>
 800b416:	4606      	mov	r6, r0
 800b418:	460f      	mov	r7, r1
 800b41a:	f7f5 fb9d 	bl	8000b58 <__aeabi_d2iz>
 800b41e:	2200      	movs	r2, #0
 800b420:	4682      	mov	sl, r0
 800b422:	2300      	movs	r3, #0
 800b424:	4630      	mov	r0, r6
 800b426:	4639      	mov	r1, r7
 800b428:	f7f5 fb58 	bl	8000adc <__aeabi_dcmplt>
 800b42c:	b148      	cbz	r0, 800b442 <_dtoa_r+0x162>
 800b42e:	4650      	mov	r0, sl
 800b430:	f7f5 f878 	bl	8000524 <__aeabi_i2d>
 800b434:	4632      	mov	r2, r6
 800b436:	463b      	mov	r3, r7
 800b438:	f7f5 fb46 	bl	8000ac8 <__aeabi_dcmpeq>
 800b43c:	b908      	cbnz	r0, 800b442 <_dtoa_r+0x162>
 800b43e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b442:	f1ba 0f16 	cmp.w	sl, #22
 800b446:	d859      	bhi.n	800b4fc <_dtoa_r+0x21c>
 800b448:	4970      	ldr	r1, [pc, #448]	; (800b60c <_dtoa_r+0x32c>)
 800b44a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b44e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b452:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b456:	f7f5 fb5f 	bl	8000b18 <__aeabi_dcmpgt>
 800b45a:	2800      	cmp	r0, #0
 800b45c:	d050      	beq.n	800b500 <_dtoa_r+0x220>
 800b45e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b462:	2300      	movs	r3, #0
 800b464:	930f      	str	r3, [sp, #60]	; 0x3c
 800b466:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b468:	1b5d      	subs	r5, r3, r5
 800b46a:	f1b5 0801 	subs.w	r8, r5, #1
 800b46e:	bf49      	itett	mi
 800b470:	f1c5 0301 	rsbmi	r3, r5, #1
 800b474:	2300      	movpl	r3, #0
 800b476:	9305      	strmi	r3, [sp, #20]
 800b478:	f04f 0800 	movmi.w	r8, #0
 800b47c:	bf58      	it	pl
 800b47e:	9305      	strpl	r3, [sp, #20]
 800b480:	f1ba 0f00 	cmp.w	sl, #0
 800b484:	db3e      	blt.n	800b504 <_dtoa_r+0x224>
 800b486:	2300      	movs	r3, #0
 800b488:	44d0      	add	r8, sl
 800b48a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800b48e:	9307      	str	r3, [sp, #28]
 800b490:	9b06      	ldr	r3, [sp, #24]
 800b492:	2b09      	cmp	r3, #9
 800b494:	f200 8090 	bhi.w	800b5b8 <_dtoa_r+0x2d8>
 800b498:	2b05      	cmp	r3, #5
 800b49a:	bfc4      	itt	gt
 800b49c:	3b04      	subgt	r3, #4
 800b49e:	9306      	strgt	r3, [sp, #24]
 800b4a0:	9b06      	ldr	r3, [sp, #24]
 800b4a2:	f1a3 0302 	sub.w	r3, r3, #2
 800b4a6:	bfcc      	ite	gt
 800b4a8:	2500      	movgt	r5, #0
 800b4aa:	2501      	movle	r5, #1
 800b4ac:	2b03      	cmp	r3, #3
 800b4ae:	f200 808f 	bhi.w	800b5d0 <_dtoa_r+0x2f0>
 800b4b2:	e8df f003 	tbb	[pc, r3]
 800b4b6:	7f7d      	.short	0x7f7d
 800b4b8:	7131      	.short	0x7131
 800b4ba:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800b4be:	441d      	add	r5, r3
 800b4c0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800b4c4:	2820      	cmp	r0, #32
 800b4c6:	dd13      	ble.n	800b4f0 <_dtoa_r+0x210>
 800b4c8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800b4cc:	9b00      	ldr	r3, [sp, #0]
 800b4ce:	fa08 f800 	lsl.w	r8, r8, r0
 800b4d2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800b4d6:	fa23 f000 	lsr.w	r0, r3, r0
 800b4da:	ea48 0000 	orr.w	r0, r8, r0
 800b4de:	f7f5 f811 	bl	8000504 <__aeabi_ui2d>
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	4682      	mov	sl, r0
 800b4e6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800b4ea:	3d01      	subs	r5, #1
 800b4ec:	9313      	str	r3, [sp, #76]	; 0x4c
 800b4ee:	e772      	b.n	800b3d6 <_dtoa_r+0xf6>
 800b4f0:	9b00      	ldr	r3, [sp, #0]
 800b4f2:	f1c0 0020 	rsb	r0, r0, #32
 800b4f6:	fa03 f000 	lsl.w	r0, r3, r0
 800b4fa:	e7f0      	b.n	800b4de <_dtoa_r+0x1fe>
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	e7b1      	b.n	800b464 <_dtoa_r+0x184>
 800b500:	900f      	str	r0, [sp, #60]	; 0x3c
 800b502:	e7b0      	b.n	800b466 <_dtoa_r+0x186>
 800b504:	9b05      	ldr	r3, [sp, #20]
 800b506:	eba3 030a 	sub.w	r3, r3, sl
 800b50a:	9305      	str	r3, [sp, #20]
 800b50c:	f1ca 0300 	rsb	r3, sl, #0
 800b510:	9307      	str	r3, [sp, #28]
 800b512:	2300      	movs	r3, #0
 800b514:	930e      	str	r3, [sp, #56]	; 0x38
 800b516:	e7bb      	b.n	800b490 <_dtoa_r+0x1b0>
 800b518:	2301      	movs	r3, #1
 800b51a:	930a      	str	r3, [sp, #40]	; 0x28
 800b51c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b51e:	2b00      	cmp	r3, #0
 800b520:	dd59      	ble.n	800b5d6 <_dtoa_r+0x2f6>
 800b522:	9302      	str	r3, [sp, #8]
 800b524:	4699      	mov	r9, r3
 800b526:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b528:	2200      	movs	r2, #0
 800b52a:	6072      	str	r2, [r6, #4]
 800b52c:	2204      	movs	r2, #4
 800b52e:	f102 0014 	add.w	r0, r2, #20
 800b532:	4298      	cmp	r0, r3
 800b534:	6871      	ldr	r1, [r6, #4]
 800b536:	d953      	bls.n	800b5e0 <_dtoa_r+0x300>
 800b538:	4620      	mov	r0, r4
 800b53a:	f000 fca4 	bl	800be86 <_Balloc>
 800b53e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b540:	6030      	str	r0, [r6, #0]
 800b542:	f1b9 0f0e 	cmp.w	r9, #14
 800b546:	f8d3 b000 	ldr.w	fp, [r3]
 800b54a:	f200 80e6 	bhi.w	800b71a <_dtoa_r+0x43a>
 800b54e:	2d00      	cmp	r5, #0
 800b550:	f000 80e3 	beq.w	800b71a <_dtoa_r+0x43a>
 800b554:	ed9d 7b00 	vldr	d7, [sp]
 800b558:	f1ba 0f00 	cmp.w	sl, #0
 800b55c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800b560:	dd74      	ble.n	800b64c <_dtoa_r+0x36c>
 800b562:	4a2a      	ldr	r2, [pc, #168]	; (800b60c <_dtoa_r+0x32c>)
 800b564:	f00a 030f 	and.w	r3, sl, #15
 800b568:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b56c:	ed93 7b00 	vldr	d7, [r3]
 800b570:	ea4f 162a 	mov.w	r6, sl, asr #4
 800b574:	06f0      	lsls	r0, r6, #27
 800b576:	ed8d 7b08 	vstr	d7, [sp, #32]
 800b57a:	d565      	bpl.n	800b648 <_dtoa_r+0x368>
 800b57c:	4b24      	ldr	r3, [pc, #144]	; (800b610 <_dtoa_r+0x330>)
 800b57e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b582:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b586:	f7f5 f961 	bl	800084c <__aeabi_ddiv>
 800b58a:	e9cd 0100 	strd	r0, r1, [sp]
 800b58e:	f006 060f 	and.w	r6, r6, #15
 800b592:	2503      	movs	r5, #3
 800b594:	4f1e      	ldr	r7, [pc, #120]	; (800b610 <_dtoa_r+0x330>)
 800b596:	e04c      	b.n	800b632 <_dtoa_r+0x352>
 800b598:	2301      	movs	r3, #1
 800b59a:	930a      	str	r3, [sp, #40]	; 0x28
 800b59c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b59e:	4453      	add	r3, sl
 800b5a0:	f103 0901 	add.w	r9, r3, #1
 800b5a4:	9302      	str	r3, [sp, #8]
 800b5a6:	464b      	mov	r3, r9
 800b5a8:	2b01      	cmp	r3, #1
 800b5aa:	bfb8      	it	lt
 800b5ac:	2301      	movlt	r3, #1
 800b5ae:	e7ba      	b.n	800b526 <_dtoa_r+0x246>
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	e7b2      	b.n	800b51a <_dtoa_r+0x23a>
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	e7f0      	b.n	800b59a <_dtoa_r+0x2ba>
 800b5b8:	2501      	movs	r5, #1
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	9306      	str	r3, [sp, #24]
 800b5be:	950a      	str	r5, [sp, #40]	; 0x28
 800b5c0:	f04f 33ff 	mov.w	r3, #4294967295
 800b5c4:	9302      	str	r3, [sp, #8]
 800b5c6:	4699      	mov	r9, r3
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	2312      	movs	r3, #18
 800b5cc:	920b      	str	r2, [sp, #44]	; 0x2c
 800b5ce:	e7aa      	b.n	800b526 <_dtoa_r+0x246>
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	930a      	str	r3, [sp, #40]	; 0x28
 800b5d4:	e7f4      	b.n	800b5c0 <_dtoa_r+0x2e0>
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	9302      	str	r3, [sp, #8]
 800b5da:	4699      	mov	r9, r3
 800b5dc:	461a      	mov	r2, r3
 800b5de:	e7f5      	b.n	800b5cc <_dtoa_r+0x2ec>
 800b5e0:	3101      	adds	r1, #1
 800b5e2:	6071      	str	r1, [r6, #4]
 800b5e4:	0052      	lsls	r2, r2, #1
 800b5e6:	e7a2      	b.n	800b52e <_dtoa_r+0x24e>
 800b5e8:	636f4361 	.word	0x636f4361
 800b5ec:	3fd287a7 	.word	0x3fd287a7
 800b5f0:	8b60c8b3 	.word	0x8b60c8b3
 800b5f4:	3fc68a28 	.word	0x3fc68a28
 800b5f8:	509f79fb 	.word	0x509f79fb
 800b5fc:	3fd34413 	.word	0x3fd34413
 800b600:	7ff00000 	.word	0x7ff00000
 800b604:	0800c871 	.word	0x0800c871
 800b608:	3ff80000 	.word	0x3ff80000
 800b60c:	0800c8d0 	.word	0x0800c8d0
 800b610:	0800c8a8 	.word	0x0800c8a8
 800b614:	0800c89d 	.word	0x0800c89d
 800b618:	07f1      	lsls	r1, r6, #31
 800b61a:	d508      	bpl.n	800b62e <_dtoa_r+0x34e>
 800b61c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b620:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b624:	f7f4 ffe8 	bl	80005f8 <__aeabi_dmul>
 800b628:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b62c:	3501      	adds	r5, #1
 800b62e:	1076      	asrs	r6, r6, #1
 800b630:	3708      	adds	r7, #8
 800b632:	2e00      	cmp	r6, #0
 800b634:	d1f0      	bne.n	800b618 <_dtoa_r+0x338>
 800b636:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b63a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b63e:	f7f5 f905 	bl	800084c <__aeabi_ddiv>
 800b642:	e9cd 0100 	strd	r0, r1, [sp]
 800b646:	e01a      	b.n	800b67e <_dtoa_r+0x39e>
 800b648:	2502      	movs	r5, #2
 800b64a:	e7a3      	b.n	800b594 <_dtoa_r+0x2b4>
 800b64c:	f000 80a0 	beq.w	800b790 <_dtoa_r+0x4b0>
 800b650:	f1ca 0600 	rsb	r6, sl, #0
 800b654:	4b9f      	ldr	r3, [pc, #636]	; (800b8d4 <_dtoa_r+0x5f4>)
 800b656:	4fa0      	ldr	r7, [pc, #640]	; (800b8d8 <_dtoa_r+0x5f8>)
 800b658:	f006 020f 	and.w	r2, r6, #15
 800b65c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b664:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b668:	f7f4 ffc6 	bl	80005f8 <__aeabi_dmul>
 800b66c:	e9cd 0100 	strd	r0, r1, [sp]
 800b670:	1136      	asrs	r6, r6, #4
 800b672:	2300      	movs	r3, #0
 800b674:	2502      	movs	r5, #2
 800b676:	2e00      	cmp	r6, #0
 800b678:	d17f      	bne.n	800b77a <_dtoa_r+0x49a>
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d1e1      	bne.n	800b642 <_dtoa_r+0x362>
 800b67e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b680:	2b00      	cmp	r3, #0
 800b682:	f000 8087 	beq.w	800b794 <_dtoa_r+0x4b4>
 800b686:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b68a:	2200      	movs	r2, #0
 800b68c:	4b93      	ldr	r3, [pc, #588]	; (800b8dc <_dtoa_r+0x5fc>)
 800b68e:	4630      	mov	r0, r6
 800b690:	4639      	mov	r1, r7
 800b692:	f7f5 fa23 	bl	8000adc <__aeabi_dcmplt>
 800b696:	2800      	cmp	r0, #0
 800b698:	d07c      	beq.n	800b794 <_dtoa_r+0x4b4>
 800b69a:	f1b9 0f00 	cmp.w	r9, #0
 800b69e:	d079      	beq.n	800b794 <_dtoa_r+0x4b4>
 800b6a0:	9b02      	ldr	r3, [sp, #8]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	dd35      	ble.n	800b712 <_dtoa_r+0x432>
 800b6a6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b6aa:	9308      	str	r3, [sp, #32]
 800b6ac:	4639      	mov	r1, r7
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	4b8b      	ldr	r3, [pc, #556]	; (800b8e0 <_dtoa_r+0x600>)
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	f7f4 ffa0 	bl	80005f8 <__aeabi_dmul>
 800b6b8:	e9cd 0100 	strd	r0, r1, [sp]
 800b6bc:	9f02      	ldr	r7, [sp, #8]
 800b6be:	3501      	adds	r5, #1
 800b6c0:	4628      	mov	r0, r5
 800b6c2:	f7f4 ff2f 	bl	8000524 <__aeabi_i2d>
 800b6c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6ca:	f7f4 ff95 	bl	80005f8 <__aeabi_dmul>
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	4b84      	ldr	r3, [pc, #528]	; (800b8e4 <_dtoa_r+0x604>)
 800b6d2:	f7f4 fddb 	bl	800028c <__adddf3>
 800b6d6:	4605      	mov	r5, r0
 800b6d8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b6dc:	2f00      	cmp	r7, #0
 800b6de:	d15d      	bne.n	800b79c <_dtoa_r+0x4bc>
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	4b81      	ldr	r3, [pc, #516]	; (800b8e8 <_dtoa_r+0x608>)
 800b6e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b6e8:	f7f4 fdce 	bl	8000288 <__aeabi_dsub>
 800b6ec:	462a      	mov	r2, r5
 800b6ee:	4633      	mov	r3, r6
 800b6f0:	e9cd 0100 	strd	r0, r1, [sp]
 800b6f4:	f7f5 fa10 	bl	8000b18 <__aeabi_dcmpgt>
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	f040 8288 	bne.w	800bc0e <_dtoa_r+0x92e>
 800b6fe:	462a      	mov	r2, r5
 800b700:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b704:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b708:	f7f5 f9e8 	bl	8000adc <__aeabi_dcmplt>
 800b70c:	2800      	cmp	r0, #0
 800b70e:	f040 827c 	bne.w	800bc0a <_dtoa_r+0x92a>
 800b712:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b716:	e9cd 2300 	strd	r2, r3, [sp]
 800b71a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	f2c0 8150 	blt.w	800b9c2 <_dtoa_r+0x6e2>
 800b722:	f1ba 0f0e 	cmp.w	sl, #14
 800b726:	f300 814c 	bgt.w	800b9c2 <_dtoa_r+0x6e2>
 800b72a:	4b6a      	ldr	r3, [pc, #424]	; (800b8d4 <_dtoa_r+0x5f4>)
 800b72c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b730:	ed93 7b00 	vldr	d7, [r3]
 800b734:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b736:	2b00      	cmp	r3, #0
 800b738:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b73c:	f280 80d8 	bge.w	800b8f0 <_dtoa_r+0x610>
 800b740:	f1b9 0f00 	cmp.w	r9, #0
 800b744:	f300 80d4 	bgt.w	800b8f0 <_dtoa_r+0x610>
 800b748:	f040 825e 	bne.w	800bc08 <_dtoa_r+0x928>
 800b74c:	2200      	movs	r2, #0
 800b74e:	4b66      	ldr	r3, [pc, #408]	; (800b8e8 <_dtoa_r+0x608>)
 800b750:	ec51 0b17 	vmov	r0, r1, d7
 800b754:	f7f4 ff50 	bl	80005f8 <__aeabi_dmul>
 800b758:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b75c:	f7f5 f9d2 	bl	8000b04 <__aeabi_dcmpge>
 800b760:	464f      	mov	r7, r9
 800b762:	464e      	mov	r6, r9
 800b764:	2800      	cmp	r0, #0
 800b766:	f040 8234 	bne.w	800bbd2 <_dtoa_r+0x8f2>
 800b76a:	2331      	movs	r3, #49	; 0x31
 800b76c:	f10b 0501 	add.w	r5, fp, #1
 800b770:	f88b 3000 	strb.w	r3, [fp]
 800b774:	f10a 0a01 	add.w	sl, sl, #1
 800b778:	e22f      	b.n	800bbda <_dtoa_r+0x8fa>
 800b77a:	07f2      	lsls	r2, r6, #31
 800b77c:	d505      	bpl.n	800b78a <_dtoa_r+0x4aa>
 800b77e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b782:	f7f4 ff39 	bl	80005f8 <__aeabi_dmul>
 800b786:	3501      	adds	r5, #1
 800b788:	2301      	movs	r3, #1
 800b78a:	1076      	asrs	r6, r6, #1
 800b78c:	3708      	adds	r7, #8
 800b78e:	e772      	b.n	800b676 <_dtoa_r+0x396>
 800b790:	2502      	movs	r5, #2
 800b792:	e774      	b.n	800b67e <_dtoa_r+0x39e>
 800b794:	f8cd a020 	str.w	sl, [sp, #32]
 800b798:	464f      	mov	r7, r9
 800b79a:	e791      	b.n	800b6c0 <_dtoa_r+0x3e0>
 800b79c:	4b4d      	ldr	r3, [pc, #308]	; (800b8d4 <_dtoa_r+0x5f4>)
 800b79e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b7a2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800b7a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d047      	beq.n	800b83c <_dtoa_r+0x55c>
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	460b      	mov	r3, r1
 800b7b0:	2000      	movs	r0, #0
 800b7b2:	494e      	ldr	r1, [pc, #312]	; (800b8ec <_dtoa_r+0x60c>)
 800b7b4:	f7f5 f84a 	bl	800084c <__aeabi_ddiv>
 800b7b8:	462a      	mov	r2, r5
 800b7ba:	4633      	mov	r3, r6
 800b7bc:	f7f4 fd64 	bl	8000288 <__aeabi_dsub>
 800b7c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b7c4:	465d      	mov	r5, fp
 800b7c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b7ca:	f7f5 f9c5 	bl	8000b58 <__aeabi_d2iz>
 800b7ce:	4606      	mov	r6, r0
 800b7d0:	f7f4 fea8 	bl	8000524 <__aeabi_i2d>
 800b7d4:	4602      	mov	r2, r0
 800b7d6:	460b      	mov	r3, r1
 800b7d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b7dc:	f7f4 fd54 	bl	8000288 <__aeabi_dsub>
 800b7e0:	3630      	adds	r6, #48	; 0x30
 800b7e2:	f805 6b01 	strb.w	r6, [r5], #1
 800b7e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b7ea:	e9cd 0100 	strd	r0, r1, [sp]
 800b7ee:	f7f5 f975 	bl	8000adc <__aeabi_dcmplt>
 800b7f2:	2800      	cmp	r0, #0
 800b7f4:	d163      	bne.n	800b8be <_dtoa_r+0x5de>
 800b7f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7fa:	2000      	movs	r0, #0
 800b7fc:	4937      	ldr	r1, [pc, #220]	; (800b8dc <_dtoa_r+0x5fc>)
 800b7fe:	f7f4 fd43 	bl	8000288 <__aeabi_dsub>
 800b802:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b806:	f7f5 f969 	bl	8000adc <__aeabi_dcmplt>
 800b80a:	2800      	cmp	r0, #0
 800b80c:	f040 80b7 	bne.w	800b97e <_dtoa_r+0x69e>
 800b810:	eba5 030b 	sub.w	r3, r5, fp
 800b814:	429f      	cmp	r7, r3
 800b816:	f77f af7c 	ble.w	800b712 <_dtoa_r+0x432>
 800b81a:	2200      	movs	r2, #0
 800b81c:	4b30      	ldr	r3, [pc, #192]	; (800b8e0 <_dtoa_r+0x600>)
 800b81e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b822:	f7f4 fee9 	bl	80005f8 <__aeabi_dmul>
 800b826:	2200      	movs	r2, #0
 800b828:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b82c:	4b2c      	ldr	r3, [pc, #176]	; (800b8e0 <_dtoa_r+0x600>)
 800b82e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b832:	f7f4 fee1 	bl	80005f8 <__aeabi_dmul>
 800b836:	e9cd 0100 	strd	r0, r1, [sp]
 800b83a:	e7c4      	b.n	800b7c6 <_dtoa_r+0x4e6>
 800b83c:	462a      	mov	r2, r5
 800b83e:	4633      	mov	r3, r6
 800b840:	f7f4 feda 	bl	80005f8 <__aeabi_dmul>
 800b844:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b848:	eb0b 0507 	add.w	r5, fp, r7
 800b84c:	465e      	mov	r6, fp
 800b84e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b852:	f7f5 f981 	bl	8000b58 <__aeabi_d2iz>
 800b856:	4607      	mov	r7, r0
 800b858:	f7f4 fe64 	bl	8000524 <__aeabi_i2d>
 800b85c:	3730      	adds	r7, #48	; 0x30
 800b85e:	4602      	mov	r2, r0
 800b860:	460b      	mov	r3, r1
 800b862:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b866:	f7f4 fd0f 	bl	8000288 <__aeabi_dsub>
 800b86a:	f806 7b01 	strb.w	r7, [r6], #1
 800b86e:	42ae      	cmp	r6, r5
 800b870:	e9cd 0100 	strd	r0, r1, [sp]
 800b874:	f04f 0200 	mov.w	r2, #0
 800b878:	d126      	bne.n	800b8c8 <_dtoa_r+0x5e8>
 800b87a:	4b1c      	ldr	r3, [pc, #112]	; (800b8ec <_dtoa_r+0x60c>)
 800b87c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b880:	f7f4 fd04 	bl	800028c <__adddf3>
 800b884:	4602      	mov	r2, r0
 800b886:	460b      	mov	r3, r1
 800b888:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b88c:	f7f5 f944 	bl	8000b18 <__aeabi_dcmpgt>
 800b890:	2800      	cmp	r0, #0
 800b892:	d174      	bne.n	800b97e <_dtoa_r+0x69e>
 800b894:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b898:	2000      	movs	r0, #0
 800b89a:	4914      	ldr	r1, [pc, #80]	; (800b8ec <_dtoa_r+0x60c>)
 800b89c:	f7f4 fcf4 	bl	8000288 <__aeabi_dsub>
 800b8a0:	4602      	mov	r2, r0
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8a8:	f7f5 f918 	bl	8000adc <__aeabi_dcmplt>
 800b8ac:	2800      	cmp	r0, #0
 800b8ae:	f43f af30 	beq.w	800b712 <_dtoa_r+0x432>
 800b8b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b8b6:	2b30      	cmp	r3, #48	; 0x30
 800b8b8:	f105 32ff 	add.w	r2, r5, #4294967295
 800b8bc:	d002      	beq.n	800b8c4 <_dtoa_r+0x5e4>
 800b8be:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b8c2:	e04a      	b.n	800b95a <_dtoa_r+0x67a>
 800b8c4:	4615      	mov	r5, r2
 800b8c6:	e7f4      	b.n	800b8b2 <_dtoa_r+0x5d2>
 800b8c8:	4b05      	ldr	r3, [pc, #20]	; (800b8e0 <_dtoa_r+0x600>)
 800b8ca:	f7f4 fe95 	bl	80005f8 <__aeabi_dmul>
 800b8ce:	e9cd 0100 	strd	r0, r1, [sp]
 800b8d2:	e7bc      	b.n	800b84e <_dtoa_r+0x56e>
 800b8d4:	0800c8d0 	.word	0x0800c8d0
 800b8d8:	0800c8a8 	.word	0x0800c8a8
 800b8dc:	3ff00000 	.word	0x3ff00000
 800b8e0:	40240000 	.word	0x40240000
 800b8e4:	401c0000 	.word	0x401c0000
 800b8e8:	40140000 	.word	0x40140000
 800b8ec:	3fe00000 	.word	0x3fe00000
 800b8f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b8f4:	465d      	mov	r5, fp
 800b8f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b8fa:	4630      	mov	r0, r6
 800b8fc:	4639      	mov	r1, r7
 800b8fe:	f7f4 ffa5 	bl	800084c <__aeabi_ddiv>
 800b902:	f7f5 f929 	bl	8000b58 <__aeabi_d2iz>
 800b906:	4680      	mov	r8, r0
 800b908:	f7f4 fe0c 	bl	8000524 <__aeabi_i2d>
 800b90c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b910:	f7f4 fe72 	bl	80005f8 <__aeabi_dmul>
 800b914:	4602      	mov	r2, r0
 800b916:	460b      	mov	r3, r1
 800b918:	4630      	mov	r0, r6
 800b91a:	4639      	mov	r1, r7
 800b91c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800b920:	f7f4 fcb2 	bl	8000288 <__aeabi_dsub>
 800b924:	f805 6b01 	strb.w	r6, [r5], #1
 800b928:	eba5 060b 	sub.w	r6, r5, fp
 800b92c:	45b1      	cmp	r9, r6
 800b92e:	4602      	mov	r2, r0
 800b930:	460b      	mov	r3, r1
 800b932:	d139      	bne.n	800b9a8 <_dtoa_r+0x6c8>
 800b934:	f7f4 fcaa 	bl	800028c <__adddf3>
 800b938:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b93c:	4606      	mov	r6, r0
 800b93e:	460f      	mov	r7, r1
 800b940:	f7f5 f8ea 	bl	8000b18 <__aeabi_dcmpgt>
 800b944:	b9c8      	cbnz	r0, 800b97a <_dtoa_r+0x69a>
 800b946:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b94a:	4630      	mov	r0, r6
 800b94c:	4639      	mov	r1, r7
 800b94e:	f7f5 f8bb 	bl	8000ac8 <__aeabi_dcmpeq>
 800b952:	b110      	cbz	r0, 800b95a <_dtoa_r+0x67a>
 800b954:	f018 0f01 	tst.w	r8, #1
 800b958:	d10f      	bne.n	800b97a <_dtoa_r+0x69a>
 800b95a:	9904      	ldr	r1, [sp, #16]
 800b95c:	4620      	mov	r0, r4
 800b95e:	f000 fac6 	bl	800beee <_Bfree>
 800b962:	2300      	movs	r3, #0
 800b964:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b966:	702b      	strb	r3, [r5, #0]
 800b968:	f10a 0301 	add.w	r3, sl, #1
 800b96c:	6013      	str	r3, [r2, #0]
 800b96e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b970:	2b00      	cmp	r3, #0
 800b972:	f000 8241 	beq.w	800bdf8 <_dtoa_r+0xb18>
 800b976:	601d      	str	r5, [r3, #0]
 800b978:	e23e      	b.n	800bdf8 <_dtoa_r+0xb18>
 800b97a:	f8cd a020 	str.w	sl, [sp, #32]
 800b97e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b982:	2a39      	cmp	r2, #57	; 0x39
 800b984:	f105 33ff 	add.w	r3, r5, #4294967295
 800b988:	d108      	bne.n	800b99c <_dtoa_r+0x6bc>
 800b98a:	459b      	cmp	fp, r3
 800b98c:	d10a      	bne.n	800b9a4 <_dtoa_r+0x6c4>
 800b98e:	9b08      	ldr	r3, [sp, #32]
 800b990:	3301      	adds	r3, #1
 800b992:	9308      	str	r3, [sp, #32]
 800b994:	2330      	movs	r3, #48	; 0x30
 800b996:	f88b 3000 	strb.w	r3, [fp]
 800b99a:	465b      	mov	r3, fp
 800b99c:	781a      	ldrb	r2, [r3, #0]
 800b99e:	3201      	adds	r2, #1
 800b9a0:	701a      	strb	r2, [r3, #0]
 800b9a2:	e78c      	b.n	800b8be <_dtoa_r+0x5de>
 800b9a4:	461d      	mov	r5, r3
 800b9a6:	e7ea      	b.n	800b97e <_dtoa_r+0x69e>
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	4b9b      	ldr	r3, [pc, #620]	; (800bc18 <_dtoa_r+0x938>)
 800b9ac:	f7f4 fe24 	bl	80005f8 <__aeabi_dmul>
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	4606      	mov	r6, r0
 800b9b6:	460f      	mov	r7, r1
 800b9b8:	f7f5 f886 	bl	8000ac8 <__aeabi_dcmpeq>
 800b9bc:	2800      	cmp	r0, #0
 800b9be:	d09a      	beq.n	800b8f6 <_dtoa_r+0x616>
 800b9c0:	e7cb      	b.n	800b95a <_dtoa_r+0x67a>
 800b9c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b9c4:	2a00      	cmp	r2, #0
 800b9c6:	f000 808b 	beq.w	800bae0 <_dtoa_r+0x800>
 800b9ca:	9a06      	ldr	r2, [sp, #24]
 800b9cc:	2a01      	cmp	r2, #1
 800b9ce:	dc6e      	bgt.n	800baae <_dtoa_r+0x7ce>
 800b9d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b9d2:	2a00      	cmp	r2, #0
 800b9d4:	d067      	beq.n	800baa6 <_dtoa_r+0x7c6>
 800b9d6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b9da:	9f07      	ldr	r7, [sp, #28]
 800b9dc:	9d05      	ldr	r5, [sp, #20]
 800b9de:	9a05      	ldr	r2, [sp, #20]
 800b9e0:	2101      	movs	r1, #1
 800b9e2:	441a      	add	r2, r3
 800b9e4:	4620      	mov	r0, r4
 800b9e6:	9205      	str	r2, [sp, #20]
 800b9e8:	4498      	add	r8, r3
 800b9ea:	f000 fb20 	bl	800c02e <__i2b>
 800b9ee:	4606      	mov	r6, r0
 800b9f0:	2d00      	cmp	r5, #0
 800b9f2:	dd0c      	ble.n	800ba0e <_dtoa_r+0x72e>
 800b9f4:	f1b8 0f00 	cmp.w	r8, #0
 800b9f8:	dd09      	ble.n	800ba0e <_dtoa_r+0x72e>
 800b9fa:	4545      	cmp	r5, r8
 800b9fc:	9a05      	ldr	r2, [sp, #20]
 800b9fe:	462b      	mov	r3, r5
 800ba00:	bfa8      	it	ge
 800ba02:	4643      	movge	r3, r8
 800ba04:	1ad2      	subs	r2, r2, r3
 800ba06:	9205      	str	r2, [sp, #20]
 800ba08:	1aed      	subs	r5, r5, r3
 800ba0a:	eba8 0803 	sub.w	r8, r8, r3
 800ba0e:	9b07      	ldr	r3, [sp, #28]
 800ba10:	b1eb      	cbz	r3, 800ba4e <_dtoa_r+0x76e>
 800ba12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d067      	beq.n	800bae8 <_dtoa_r+0x808>
 800ba18:	b18f      	cbz	r7, 800ba3e <_dtoa_r+0x75e>
 800ba1a:	4631      	mov	r1, r6
 800ba1c:	463a      	mov	r2, r7
 800ba1e:	4620      	mov	r0, r4
 800ba20:	f000 fba4 	bl	800c16c <__pow5mult>
 800ba24:	9a04      	ldr	r2, [sp, #16]
 800ba26:	4601      	mov	r1, r0
 800ba28:	4606      	mov	r6, r0
 800ba2a:	4620      	mov	r0, r4
 800ba2c:	f000 fb08 	bl	800c040 <__multiply>
 800ba30:	9904      	ldr	r1, [sp, #16]
 800ba32:	9008      	str	r0, [sp, #32]
 800ba34:	4620      	mov	r0, r4
 800ba36:	f000 fa5a 	bl	800beee <_Bfree>
 800ba3a:	9b08      	ldr	r3, [sp, #32]
 800ba3c:	9304      	str	r3, [sp, #16]
 800ba3e:	9b07      	ldr	r3, [sp, #28]
 800ba40:	1bda      	subs	r2, r3, r7
 800ba42:	d004      	beq.n	800ba4e <_dtoa_r+0x76e>
 800ba44:	9904      	ldr	r1, [sp, #16]
 800ba46:	4620      	mov	r0, r4
 800ba48:	f000 fb90 	bl	800c16c <__pow5mult>
 800ba4c:	9004      	str	r0, [sp, #16]
 800ba4e:	2101      	movs	r1, #1
 800ba50:	4620      	mov	r0, r4
 800ba52:	f000 faec 	bl	800c02e <__i2b>
 800ba56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba58:	4607      	mov	r7, r0
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	f000 81d0 	beq.w	800be00 <_dtoa_r+0xb20>
 800ba60:	461a      	mov	r2, r3
 800ba62:	4601      	mov	r1, r0
 800ba64:	4620      	mov	r0, r4
 800ba66:	f000 fb81 	bl	800c16c <__pow5mult>
 800ba6a:	9b06      	ldr	r3, [sp, #24]
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	4607      	mov	r7, r0
 800ba70:	dc40      	bgt.n	800baf4 <_dtoa_r+0x814>
 800ba72:	9b00      	ldr	r3, [sp, #0]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d139      	bne.n	800baec <_dtoa_r+0x80c>
 800ba78:	9b01      	ldr	r3, [sp, #4]
 800ba7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d136      	bne.n	800baf0 <_dtoa_r+0x810>
 800ba82:	9b01      	ldr	r3, [sp, #4]
 800ba84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ba88:	0d1b      	lsrs	r3, r3, #20
 800ba8a:	051b      	lsls	r3, r3, #20
 800ba8c:	b12b      	cbz	r3, 800ba9a <_dtoa_r+0x7ba>
 800ba8e:	9b05      	ldr	r3, [sp, #20]
 800ba90:	3301      	adds	r3, #1
 800ba92:	9305      	str	r3, [sp, #20]
 800ba94:	f108 0801 	add.w	r8, r8, #1
 800ba98:	2301      	movs	r3, #1
 800ba9a:	9307      	str	r3, [sp, #28]
 800ba9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d12a      	bne.n	800baf8 <_dtoa_r+0x818>
 800baa2:	2001      	movs	r0, #1
 800baa4:	e030      	b.n	800bb08 <_dtoa_r+0x828>
 800baa6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800baa8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800baac:	e795      	b.n	800b9da <_dtoa_r+0x6fa>
 800baae:	9b07      	ldr	r3, [sp, #28]
 800bab0:	f109 37ff 	add.w	r7, r9, #4294967295
 800bab4:	42bb      	cmp	r3, r7
 800bab6:	bfbf      	itttt	lt
 800bab8:	9b07      	ldrlt	r3, [sp, #28]
 800baba:	9707      	strlt	r7, [sp, #28]
 800babc:	1afa      	sublt	r2, r7, r3
 800babe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800bac0:	bfbb      	ittet	lt
 800bac2:	189b      	addlt	r3, r3, r2
 800bac4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800bac6:	1bdf      	subge	r7, r3, r7
 800bac8:	2700      	movlt	r7, #0
 800baca:	f1b9 0f00 	cmp.w	r9, #0
 800bace:	bfb5      	itete	lt
 800bad0:	9b05      	ldrlt	r3, [sp, #20]
 800bad2:	9d05      	ldrge	r5, [sp, #20]
 800bad4:	eba3 0509 	sublt.w	r5, r3, r9
 800bad8:	464b      	movge	r3, r9
 800bada:	bfb8      	it	lt
 800badc:	2300      	movlt	r3, #0
 800bade:	e77e      	b.n	800b9de <_dtoa_r+0x6fe>
 800bae0:	9f07      	ldr	r7, [sp, #28]
 800bae2:	9d05      	ldr	r5, [sp, #20]
 800bae4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800bae6:	e783      	b.n	800b9f0 <_dtoa_r+0x710>
 800bae8:	9a07      	ldr	r2, [sp, #28]
 800baea:	e7ab      	b.n	800ba44 <_dtoa_r+0x764>
 800baec:	2300      	movs	r3, #0
 800baee:	e7d4      	b.n	800ba9a <_dtoa_r+0x7ba>
 800baf0:	9b00      	ldr	r3, [sp, #0]
 800baf2:	e7d2      	b.n	800ba9a <_dtoa_r+0x7ba>
 800baf4:	2300      	movs	r3, #0
 800baf6:	9307      	str	r3, [sp, #28]
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800bafe:	6918      	ldr	r0, [r3, #16]
 800bb00:	f000 fa47 	bl	800bf92 <__hi0bits>
 800bb04:	f1c0 0020 	rsb	r0, r0, #32
 800bb08:	4440      	add	r0, r8
 800bb0a:	f010 001f 	ands.w	r0, r0, #31
 800bb0e:	d047      	beq.n	800bba0 <_dtoa_r+0x8c0>
 800bb10:	f1c0 0320 	rsb	r3, r0, #32
 800bb14:	2b04      	cmp	r3, #4
 800bb16:	dd3b      	ble.n	800bb90 <_dtoa_r+0x8b0>
 800bb18:	9b05      	ldr	r3, [sp, #20]
 800bb1a:	f1c0 001c 	rsb	r0, r0, #28
 800bb1e:	4403      	add	r3, r0
 800bb20:	9305      	str	r3, [sp, #20]
 800bb22:	4405      	add	r5, r0
 800bb24:	4480      	add	r8, r0
 800bb26:	9b05      	ldr	r3, [sp, #20]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	dd05      	ble.n	800bb38 <_dtoa_r+0x858>
 800bb2c:	461a      	mov	r2, r3
 800bb2e:	9904      	ldr	r1, [sp, #16]
 800bb30:	4620      	mov	r0, r4
 800bb32:	f000 fb69 	bl	800c208 <__lshift>
 800bb36:	9004      	str	r0, [sp, #16]
 800bb38:	f1b8 0f00 	cmp.w	r8, #0
 800bb3c:	dd05      	ble.n	800bb4a <_dtoa_r+0x86a>
 800bb3e:	4639      	mov	r1, r7
 800bb40:	4642      	mov	r2, r8
 800bb42:	4620      	mov	r0, r4
 800bb44:	f000 fb60 	bl	800c208 <__lshift>
 800bb48:	4607      	mov	r7, r0
 800bb4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb4c:	b353      	cbz	r3, 800bba4 <_dtoa_r+0x8c4>
 800bb4e:	4639      	mov	r1, r7
 800bb50:	9804      	ldr	r0, [sp, #16]
 800bb52:	f000 fbad 	bl	800c2b0 <__mcmp>
 800bb56:	2800      	cmp	r0, #0
 800bb58:	da24      	bge.n	800bba4 <_dtoa_r+0x8c4>
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	220a      	movs	r2, #10
 800bb5e:	9904      	ldr	r1, [sp, #16]
 800bb60:	4620      	mov	r0, r4
 800bb62:	f000 f9db 	bl	800bf1c <__multadd>
 800bb66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb68:	9004      	str	r0, [sp, #16]
 800bb6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	f000 814d 	beq.w	800be0e <_dtoa_r+0xb2e>
 800bb74:	2300      	movs	r3, #0
 800bb76:	4631      	mov	r1, r6
 800bb78:	220a      	movs	r2, #10
 800bb7a:	4620      	mov	r0, r4
 800bb7c:	f000 f9ce 	bl	800bf1c <__multadd>
 800bb80:	9b02      	ldr	r3, [sp, #8]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	4606      	mov	r6, r0
 800bb86:	dc4f      	bgt.n	800bc28 <_dtoa_r+0x948>
 800bb88:	9b06      	ldr	r3, [sp, #24]
 800bb8a:	2b02      	cmp	r3, #2
 800bb8c:	dd4c      	ble.n	800bc28 <_dtoa_r+0x948>
 800bb8e:	e011      	b.n	800bbb4 <_dtoa_r+0x8d4>
 800bb90:	d0c9      	beq.n	800bb26 <_dtoa_r+0x846>
 800bb92:	9a05      	ldr	r2, [sp, #20]
 800bb94:	331c      	adds	r3, #28
 800bb96:	441a      	add	r2, r3
 800bb98:	9205      	str	r2, [sp, #20]
 800bb9a:	441d      	add	r5, r3
 800bb9c:	4498      	add	r8, r3
 800bb9e:	e7c2      	b.n	800bb26 <_dtoa_r+0x846>
 800bba0:	4603      	mov	r3, r0
 800bba2:	e7f6      	b.n	800bb92 <_dtoa_r+0x8b2>
 800bba4:	f1b9 0f00 	cmp.w	r9, #0
 800bba8:	dc38      	bgt.n	800bc1c <_dtoa_r+0x93c>
 800bbaa:	9b06      	ldr	r3, [sp, #24]
 800bbac:	2b02      	cmp	r3, #2
 800bbae:	dd35      	ble.n	800bc1c <_dtoa_r+0x93c>
 800bbb0:	f8cd 9008 	str.w	r9, [sp, #8]
 800bbb4:	9b02      	ldr	r3, [sp, #8]
 800bbb6:	b963      	cbnz	r3, 800bbd2 <_dtoa_r+0x8f2>
 800bbb8:	4639      	mov	r1, r7
 800bbba:	2205      	movs	r2, #5
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	f000 f9ad 	bl	800bf1c <__multadd>
 800bbc2:	4601      	mov	r1, r0
 800bbc4:	4607      	mov	r7, r0
 800bbc6:	9804      	ldr	r0, [sp, #16]
 800bbc8:	f000 fb72 	bl	800c2b0 <__mcmp>
 800bbcc:	2800      	cmp	r0, #0
 800bbce:	f73f adcc 	bgt.w	800b76a <_dtoa_r+0x48a>
 800bbd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bbd4:	465d      	mov	r5, fp
 800bbd6:	ea6f 0a03 	mvn.w	sl, r3
 800bbda:	f04f 0900 	mov.w	r9, #0
 800bbde:	4639      	mov	r1, r7
 800bbe0:	4620      	mov	r0, r4
 800bbe2:	f000 f984 	bl	800beee <_Bfree>
 800bbe6:	2e00      	cmp	r6, #0
 800bbe8:	f43f aeb7 	beq.w	800b95a <_dtoa_r+0x67a>
 800bbec:	f1b9 0f00 	cmp.w	r9, #0
 800bbf0:	d005      	beq.n	800bbfe <_dtoa_r+0x91e>
 800bbf2:	45b1      	cmp	r9, r6
 800bbf4:	d003      	beq.n	800bbfe <_dtoa_r+0x91e>
 800bbf6:	4649      	mov	r1, r9
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	f000 f978 	bl	800beee <_Bfree>
 800bbfe:	4631      	mov	r1, r6
 800bc00:	4620      	mov	r0, r4
 800bc02:	f000 f974 	bl	800beee <_Bfree>
 800bc06:	e6a8      	b.n	800b95a <_dtoa_r+0x67a>
 800bc08:	2700      	movs	r7, #0
 800bc0a:	463e      	mov	r6, r7
 800bc0c:	e7e1      	b.n	800bbd2 <_dtoa_r+0x8f2>
 800bc0e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bc12:	463e      	mov	r6, r7
 800bc14:	e5a9      	b.n	800b76a <_dtoa_r+0x48a>
 800bc16:	bf00      	nop
 800bc18:	40240000 	.word	0x40240000
 800bc1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc1e:	f8cd 9008 	str.w	r9, [sp, #8]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	f000 80fa 	beq.w	800be1c <_dtoa_r+0xb3c>
 800bc28:	2d00      	cmp	r5, #0
 800bc2a:	dd05      	ble.n	800bc38 <_dtoa_r+0x958>
 800bc2c:	4631      	mov	r1, r6
 800bc2e:	462a      	mov	r2, r5
 800bc30:	4620      	mov	r0, r4
 800bc32:	f000 fae9 	bl	800c208 <__lshift>
 800bc36:	4606      	mov	r6, r0
 800bc38:	9b07      	ldr	r3, [sp, #28]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d04c      	beq.n	800bcd8 <_dtoa_r+0x9f8>
 800bc3e:	6871      	ldr	r1, [r6, #4]
 800bc40:	4620      	mov	r0, r4
 800bc42:	f000 f920 	bl	800be86 <_Balloc>
 800bc46:	6932      	ldr	r2, [r6, #16]
 800bc48:	3202      	adds	r2, #2
 800bc4a:	4605      	mov	r5, r0
 800bc4c:	0092      	lsls	r2, r2, #2
 800bc4e:	f106 010c 	add.w	r1, r6, #12
 800bc52:	300c      	adds	r0, #12
 800bc54:	f000 f90a 	bl	800be6c <memcpy>
 800bc58:	2201      	movs	r2, #1
 800bc5a:	4629      	mov	r1, r5
 800bc5c:	4620      	mov	r0, r4
 800bc5e:	f000 fad3 	bl	800c208 <__lshift>
 800bc62:	9b00      	ldr	r3, [sp, #0]
 800bc64:	f8cd b014 	str.w	fp, [sp, #20]
 800bc68:	f003 0301 	and.w	r3, r3, #1
 800bc6c:	46b1      	mov	r9, r6
 800bc6e:	9307      	str	r3, [sp, #28]
 800bc70:	4606      	mov	r6, r0
 800bc72:	4639      	mov	r1, r7
 800bc74:	9804      	ldr	r0, [sp, #16]
 800bc76:	f7ff faa7 	bl	800b1c8 <quorem>
 800bc7a:	4649      	mov	r1, r9
 800bc7c:	4605      	mov	r5, r0
 800bc7e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800bc82:	9804      	ldr	r0, [sp, #16]
 800bc84:	f000 fb14 	bl	800c2b0 <__mcmp>
 800bc88:	4632      	mov	r2, r6
 800bc8a:	9000      	str	r0, [sp, #0]
 800bc8c:	4639      	mov	r1, r7
 800bc8e:	4620      	mov	r0, r4
 800bc90:	f000 fb28 	bl	800c2e4 <__mdiff>
 800bc94:	68c3      	ldr	r3, [r0, #12]
 800bc96:	4602      	mov	r2, r0
 800bc98:	bb03      	cbnz	r3, 800bcdc <_dtoa_r+0x9fc>
 800bc9a:	4601      	mov	r1, r0
 800bc9c:	9008      	str	r0, [sp, #32]
 800bc9e:	9804      	ldr	r0, [sp, #16]
 800bca0:	f000 fb06 	bl	800c2b0 <__mcmp>
 800bca4:	9a08      	ldr	r2, [sp, #32]
 800bca6:	4603      	mov	r3, r0
 800bca8:	4611      	mov	r1, r2
 800bcaa:	4620      	mov	r0, r4
 800bcac:	9308      	str	r3, [sp, #32]
 800bcae:	f000 f91e 	bl	800beee <_Bfree>
 800bcb2:	9b08      	ldr	r3, [sp, #32]
 800bcb4:	b9a3      	cbnz	r3, 800bce0 <_dtoa_r+0xa00>
 800bcb6:	9a06      	ldr	r2, [sp, #24]
 800bcb8:	b992      	cbnz	r2, 800bce0 <_dtoa_r+0xa00>
 800bcba:	9a07      	ldr	r2, [sp, #28]
 800bcbc:	b982      	cbnz	r2, 800bce0 <_dtoa_r+0xa00>
 800bcbe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800bcc2:	d029      	beq.n	800bd18 <_dtoa_r+0xa38>
 800bcc4:	9b00      	ldr	r3, [sp, #0]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	dd01      	ble.n	800bcce <_dtoa_r+0x9ee>
 800bcca:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800bcce:	9b05      	ldr	r3, [sp, #20]
 800bcd0:	1c5d      	adds	r5, r3, #1
 800bcd2:	f883 8000 	strb.w	r8, [r3]
 800bcd6:	e782      	b.n	800bbde <_dtoa_r+0x8fe>
 800bcd8:	4630      	mov	r0, r6
 800bcda:	e7c2      	b.n	800bc62 <_dtoa_r+0x982>
 800bcdc:	2301      	movs	r3, #1
 800bcde:	e7e3      	b.n	800bca8 <_dtoa_r+0x9c8>
 800bce0:	9a00      	ldr	r2, [sp, #0]
 800bce2:	2a00      	cmp	r2, #0
 800bce4:	db04      	blt.n	800bcf0 <_dtoa_r+0xa10>
 800bce6:	d125      	bne.n	800bd34 <_dtoa_r+0xa54>
 800bce8:	9a06      	ldr	r2, [sp, #24]
 800bcea:	bb1a      	cbnz	r2, 800bd34 <_dtoa_r+0xa54>
 800bcec:	9a07      	ldr	r2, [sp, #28]
 800bcee:	bb0a      	cbnz	r2, 800bd34 <_dtoa_r+0xa54>
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	ddec      	ble.n	800bcce <_dtoa_r+0x9ee>
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	9904      	ldr	r1, [sp, #16]
 800bcf8:	4620      	mov	r0, r4
 800bcfa:	f000 fa85 	bl	800c208 <__lshift>
 800bcfe:	4639      	mov	r1, r7
 800bd00:	9004      	str	r0, [sp, #16]
 800bd02:	f000 fad5 	bl	800c2b0 <__mcmp>
 800bd06:	2800      	cmp	r0, #0
 800bd08:	dc03      	bgt.n	800bd12 <_dtoa_r+0xa32>
 800bd0a:	d1e0      	bne.n	800bcce <_dtoa_r+0x9ee>
 800bd0c:	f018 0f01 	tst.w	r8, #1
 800bd10:	d0dd      	beq.n	800bcce <_dtoa_r+0x9ee>
 800bd12:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800bd16:	d1d8      	bne.n	800bcca <_dtoa_r+0x9ea>
 800bd18:	9b05      	ldr	r3, [sp, #20]
 800bd1a:	9a05      	ldr	r2, [sp, #20]
 800bd1c:	1c5d      	adds	r5, r3, #1
 800bd1e:	2339      	movs	r3, #57	; 0x39
 800bd20:	7013      	strb	r3, [r2, #0]
 800bd22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bd26:	2b39      	cmp	r3, #57	; 0x39
 800bd28:	f105 32ff 	add.w	r2, r5, #4294967295
 800bd2c:	d04f      	beq.n	800bdce <_dtoa_r+0xaee>
 800bd2e:	3301      	adds	r3, #1
 800bd30:	7013      	strb	r3, [r2, #0]
 800bd32:	e754      	b.n	800bbde <_dtoa_r+0x8fe>
 800bd34:	9a05      	ldr	r2, [sp, #20]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	f102 0501 	add.w	r5, r2, #1
 800bd3c:	dd06      	ble.n	800bd4c <_dtoa_r+0xa6c>
 800bd3e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800bd42:	d0e9      	beq.n	800bd18 <_dtoa_r+0xa38>
 800bd44:	f108 0801 	add.w	r8, r8, #1
 800bd48:	9b05      	ldr	r3, [sp, #20]
 800bd4a:	e7c2      	b.n	800bcd2 <_dtoa_r+0x9f2>
 800bd4c:	9a02      	ldr	r2, [sp, #8]
 800bd4e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800bd52:	eba5 030b 	sub.w	r3, r5, fp
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d021      	beq.n	800bd9e <_dtoa_r+0xabe>
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	220a      	movs	r2, #10
 800bd5e:	9904      	ldr	r1, [sp, #16]
 800bd60:	4620      	mov	r0, r4
 800bd62:	f000 f8db 	bl	800bf1c <__multadd>
 800bd66:	45b1      	cmp	r9, r6
 800bd68:	9004      	str	r0, [sp, #16]
 800bd6a:	f04f 0300 	mov.w	r3, #0
 800bd6e:	f04f 020a 	mov.w	r2, #10
 800bd72:	4649      	mov	r1, r9
 800bd74:	4620      	mov	r0, r4
 800bd76:	d105      	bne.n	800bd84 <_dtoa_r+0xaa4>
 800bd78:	f000 f8d0 	bl	800bf1c <__multadd>
 800bd7c:	4681      	mov	r9, r0
 800bd7e:	4606      	mov	r6, r0
 800bd80:	9505      	str	r5, [sp, #20]
 800bd82:	e776      	b.n	800bc72 <_dtoa_r+0x992>
 800bd84:	f000 f8ca 	bl	800bf1c <__multadd>
 800bd88:	4631      	mov	r1, r6
 800bd8a:	4681      	mov	r9, r0
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	220a      	movs	r2, #10
 800bd90:	4620      	mov	r0, r4
 800bd92:	f000 f8c3 	bl	800bf1c <__multadd>
 800bd96:	4606      	mov	r6, r0
 800bd98:	e7f2      	b.n	800bd80 <_dtoa_r+0xaa0>
 800bd9a:	f04f 0900 	mov.w	r9, #0
 800bd9e:	2201      	movs	r2, #1
 800bda0:	9904      	ldr	r1, [sp, #16]
 800bda2:	4620      	mov	r0, r4
 800bda4:	f000 fa30 	bl	800c208 <__lshift>
 800bda8:	4639      	mov	r1, r7
 800bdaa:	9004      	str	r0, [sp, #16]
 800bdac:	f000 fa80 	bl	800c2b0 <__mcmp>
 800bdb0:	2800      	cmp	r0, #0
 800bdb2:	dcb6      	bgt.n	800bd22 <_dtoa_r+0xa42>
 800bdb4:	d102      	bne.n	800bdbc <_dtoa_r+0xadc>
 800bdb6:	f018 0f01 	tst.w	r8, #1
 800bdba:	d1b2      	bne.n	800bd22 <_dtoa_r+0xa42>
 800bdbc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bdc0:	2b30      	cmp	r3, #48	; 0x30
 800bdc2:	f105 32ff 	add.w	r2, r5, #4294967295
 800bdc6:	f47f af0a 	bne.w	800bbde <_dtoa_r+0x8fe>
 800bdca:	4615      	mov	r5, r2
 800bdcc:	e7f6      	b.n	800bdbc <_dtoa_r+0xadc>
 800bdce:	4593      	cmp	fp, r2
 800bdd0:	d105      	bne.n	800bdde <_dtoa_r+0xafe>
 800bdd2:	2331      	movs	r3, #49	; 0x31
 800bdd4:	f10a 0a01 	add.w	sl, sl, #1
 800bdd8:	f88b 3000 	strb.w	r3, [fp]
 800bddc:	e6ff      	b.n	800bbde <_dtoa_r+0x8fe>
 800bdde:	4615      	mov	r5, r2
 800bde0:	e79f      	b.n	800bd22 <_dtoa_r+0xa42>
 800bde2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800be48 <_dtoa_r+0xb68>
 800bde6:	e007      	b.n	800bdf8 <_dtoa_r+0xb18>
 800bde8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdea:	f8df b060 	ldr.w	fp, [pc, #96]	; 800be4c <_dtoa_r+0xb6c>
 800bdee:	b11b      	cbz	r3, 800bdf8 <_dtoa_r+0xb18>
 800bdf0:	f10b 0308 	add.w	r3, fp, #8
 800bdf4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bdf6:	6013      	str	r3, [r2, #0]
 800bdf8:	4658      	mov	r0, fp
 800bdfa:	b017      	add	sp, #92	; 0x5c
 800bdfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be00:	9b06      	ldr	r3, [sp, #24]
 800be02:	2b01      	cmp	r3, #1
 800be04:	f77f ae35 	ble.w	800ba72 <_dtoa_r+0x792>
 800be08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800be0a:	9307      	str	r3, [sp, #28]
 800be0c:	e649      	b.n	800baa2 <_dtoa_r+0x7c2>
 800be0e:	9b02      	ldr	r3, [sp, #8]
 800be10:	2b00      	cmp	r3, #0
 800be12:	dc03      	bgt.n	800be1c <_dtoa_r+0xb3c>
 800be14:	9b06      	ldr	r3, [sp, #24]
 800be16:	2b02      	cmp	r3, #2
 800be18:	f73f aecc 	bgt.w	800bbb4 <_dtoa_r+0x8d4>
 800be1c:	465d      	mov	r5, fp
 800be1e:	4639      	mov	r1, r7
 800be20:	9804      	ldr	r0, [sp, #16]
 800be22:	f7ff f9d1 	bl	800b1c8 <quorem>
 800be26:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800be2a:	f805 8b01 	strb.w	r8, [r5], #1
 800be2e:	9a02      	ldr	r2, [sp, #8]
 800be30:	eba5 030b 	sub.w	r3, r5, fp
 800be34:	429a      	cmp	r2, r3
 800be36:	ddb0      	ble.n	800bd9a <_dtoa_r+0xaba>
 800be38:	2300      	movs	r3, #0
 800be3a:	220a      	movs	r2, #10
 800be3c:	9904      	ldr	r1, [sp, #16]
 800be3e:	4620      	mov	r0, r4
 800be40:	f000 f86c 	bl	800bf1c <__multadd>
 800be44:	9004      	str	r0, [sp, #16]
 800be46:	e7ea      	b.n	800be1e <_dtoa_r+0xb3e>
 800be48:	0800c870 	.word	0x0800c870
 800be4c:	0800c894 	.word	0x0800c894

0800be50 <_localeconv_r>:
 800be50:	4b04      	ldr	r3, [pc, #16]	; (800be64 <_localeconv_r+0x14>)
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	6a18      	ldr	r0, [r3, #32]
 800be56:	4b04      	ldr	r3, [pc, #16]	; (800be68 <_localeconv_r+0x18>)
 800be58:	2800      	cmp	r0, #0
 800be5a:	bf08      	it	eq
 800be5c:	4618      	moveq	r0, r3
 800be5e:	30f0      	adds	r0, #240	; 0xf0
 800be60:	4770      	bx	lr
 800be62:	bf00      	nop
 800be64:	200001b0 	.word	0x200001b0
 800be68:	20000214 	.word	0x20000214

0800be6c <memcpy>:
 800be6c:	b510      	push	{r4, lr}
 800be6e:	1e43      	subs	r3, r0, #1
 800be70:	440a      	add	r2, r1
 800be72:	4291      	cmp	r1, r2
 800be74:	d100      	bne.n	800be78 <memcpy+0xc>
 800be76:	bd10      	pop	{r4, pc}
 800be78:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be80:	e7f7      	b.n	800be72 <memcpy+0x6>

0800be82 <__malloc_lock>:
 800be82:	4770      	bx	lr

0800be84 <__malloc_unlock>:
 800be84:	4770      	bx	lr

0800be86 <_Balloc>:
 800be86:	b570      	push	{r4, r5, r6, lr}
 800be88:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800be8a:	4604      	mov	r4, r0
 800be8c:	460e      	mov	r6, r1
 800be8e:	b93d      	cbnz	r5, 800bea0 <_Balloc+0x1a>
 800be90:	2010      	movs	r0, #16
 800be92:	f7fe fc4d 	bl	800a730 <malloc>
 800be96:	6260      	str	r0, [r4, #36]	; 0x24
 800be98:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800be9c:	6005      	str	r5, [r0, #0]
 800be9e:	60c5      	str	r5, [r0, #12]
 800bea0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800bea2:	68eb      	ldr	r3, [r5, #12]
 800bea4:	b183      	cbz	r3, 800bec8 <_Balloc+0x42>
 800bea6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bea8:	68db      	ldr	r3, [r3, #12]
 800beaa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800beae:	b9b8      	cbnz	r0, 800bee0 <_Balloc+0x5a>
 800beb0:	2101      	movs	r1, #1
 800beb2:	fa01 f506 	lsl.w	r5, r1, r6
 800beb6:	1d6a      	adds	r2, r5, #5
 800beb8:	0092      	lsls	r2, r2, #2
 800beba:	4620      	mov	r0, r4
 800bebc:	f000 fabe 	bl	800c43c <_calloc_r>
 800bec0:	b160      	cbz	r0, 800bedc <_Balloc+0x56>
 800bec2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800bec6:	e00e      	b.n	800bee6 <_Balloc+0x60>
 800bec8:	2221      	movs	r2, #33	; 0x21
 800beca:	2104      	movs	r1, #4
 800becc:	4620      	mov	r0, r4
 800bece:	f000 fab5 	bl	800c43c <_calloc_r>
 800bed2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bed4:	60e8      	str	r0, [r5, #12]
 800bed6:	68db      	ldr	r3, [r3, #12]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d1e4      	bne.n	800bea6 <_Balloc+0x20>
 800bedc:	2000      	movs	r0, #0
 800bede:	bd70      	pop	{r4, r5, r6, pc}
 800bee0:	6802      	ldr	r2, [r0, #0]
 800bee2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800bee6:	2300      	movs	r3, #0
 800bee8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800beec:	e7f7      	b.n	800bede <_Balloc+0x58>

0800beee <_Bfree>:
 800beee:	b570      	push	{r4, r5, r6, lr}
 800bef0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800bef2:	4606      	mov	r6, r0
 800bef4:	460d      	mov	r5, r1
 800bef6:	b93c      	cbnz	r4, 800bf08 <_Bfree+0x1a>
 800bef8:	2010      	movs	r0, #16
 800befa:	f7fe fc19 	bl	800a730 <malloc>
 800befe:	6270      	str	r0, [r6, #36]	; 0x24
 800bf00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bf04:	6004      	str	r4, [r0, #0]
 800bf06:	60c4      	str	r4, [r0, #12]
 800bf08:	b13d      	cbz	r5, 800bf1a <_Bfree+0x2c>
 800bf0a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bf0c:	686a      	ldr	r2, [r5, #4]
 800bf0e:	68db      	ldr	r3, [r3, #12]
 800bf10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bf14:	6029      	str	r1, [r5, #0]
 800bf16:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800bf1a:	bd70      	pop	{r4, r5, r6, pc}

0800bf1c <__multadd>:
 800bf1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf20:	690d      	ldr	r5, [r1, #16]
 800bf22:	461f      	mov	r7, r3
 800bf24:	4606      	mov	r6, r0
 800bf26:	460c      	mov	r4, r1
 800bf28:	f101 0c14 	add.w	ip, r1, #20
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	f8dc 0000 	ldr.w	r0, [ip]
 800bf32:	b281      	uxth	r1, r0
 800bf34:	fb02 7101 	mla	r1, r2, r1, r7
 800bf38:	0c0f      	lsrs	r7, r1, #16
 800bf3a:	0c00      	lsrs	r0, r0, #16
 800bf3c:	fb02 7000 	mla	r0, r2, r0, r7
 800bf40:	b289      	uxth	r1, r1
 800bf42:	3301      	adds	r3, #1
 800bf44:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800bf48:	429d      	cmp	r5, r3
 800bf4a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800bf4e:	f84c 1b04 	str.w	r1, [ip], #4
 800bf52:	dcec      	bgt.n	800bf2e <__multadd+0x12>
 800bf54:	b1d7      	cbz	r7, 800bf8c <__multadd+0x70>
 800bf56:	68a3      	ldr	r3, [r4, #8]
 800bf58:	42ab      	cmp	r3, r5
 800bf5a:	dc12      	bgt.n	800bf82 <__multadd+0x66>
 800bf5c:	6861      	ldr	r1, [r4, #4]
 800bf5e:	4630      	mov	r0, r6
 800bf60:	3101      	adds	r1, #1
 800bf62:	f7ff ff90 	bl	800be86 <_Balloc>
 800bf66:	6922      	ldr	r2, [r4, #16]
 800bf68:	3202      	adds	r2, #2
 800bf6a:	f104 010c 	add.w	r1, r4, #12
 800bf6e:	4680      	mov	r8, r0
 800bf70:	0092      	lsls	r2, r2, #2
 800bf72:	300c      	adds	r0, #12
 800bf74:	f7ff ff7a 	bl	800be6c <memcpy>
 800bf78:	4621      	mov	r1, r4
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	f7ff ffb7 	bl	800beee <_Bfree>
 800bf80:	4644      	mov	r4, r8
 800bf82:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bf86:	3501      	adds	r5, #1
 800bf88:	615f      	str	r7, [r3, #20]
 800bf8a:	6125      	str	r5, [r4, #16]
 800bf8c:	4620      	mov	r0, r4
 800bf8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800bf92 <__hi0bits>:
 800bf92:	0c02      	lsrs	r2, r0, #16
 800bf94:	0412      	lsls	r2, r2, #16
 800bf96:	4603      	mov	r3, r0
 800bf98:	b9b2      	cbnz	r2, 800bfc8 <__hi0bits+0x36>
 800bf9a:	0403      	lsls	r3, r0, #16
 800bf9c:	2010      	movs	r0, #16
 800bf9e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bfa2:	bf04      	itt	eq
 800bfa4:	021b      	lsleq	r3, r3, #8
 800bfa6:	3008      	addeq	r0, #8
 800bfa8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bfac:	bf04      	itt	eq
 800bfae:	011b      	lsleq	r3, r3, #4
 800bfb0:	3004      	addeq	r0, #4
 800bfb2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bfb6:	bf04      	itt	eq
 800bfb8:	009b      	lsleq	r3, r3, #2
 800bfba:	3002      	addeq	r0, #2
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	db06      	blt.n	800bfce <__hi0bits+0x3c>
 800bfc0:	005b      	lsls	r3, r3, #1
 800bfc2:	d503      	bpl.n	800bfcc <__hi0bits+0x3a>
 800bfc4:	3001      	adds	r0, #1
 800bfc6:	4770      	bx	lr
 800bfc8:	2000      	movs	r0, #0
 800bfca:	e7e8      	b.n	800bf9e <__hi0bits+0xc>
 800bfcc:	2020      	movs	r0, #32
 800bfce:	4770      	bx	lr

0800bfd0 <__lo0bits>:
 800bfd0:	6803      	ldr	r3, [r0, #0]
 800bfd2:	f013 0207 	ands.w	r2, r3, #7
 800bfd6:	4601      	mov	r1, r0
 800bfd8:	d00b      	beq.n	800bff2 <__lo0bits+0x22>
 800bfda:	07da      	lsls	r2, r3, #31
 800bfdc:	d423      	bmi.n	800c026 <__lo0bits+0x56>
 800bfde:	0798      	lsls	r0, r3, #30
 800bfe0:	bf49      	itett	mi
 800bfe2:	085b      	lsrmi	r3, r3, #1
 800bfe4:	089b      	lsrpl	r3, r3, #2
 800bfe6:	2001      	movmi	r0, #1
 800bfe8:	600b      	strmi	r3, [r1, #0]
 800bfea:	bf5c      	itt	pl
 800bfec:	600b      	strpl	r3, [r1, #0]
 800bfee:	2002      	movpl	r0, #2
 800bff0:	4770      	bx	lr
 800bff2:	b298      	uxth	r0, r3
 800bff4:	b9a8      	cbnz	r0, 800c022 <__lo0bits+0x52>
 800bff6:	0c1b      	lsrs	r3, r3, #16
 800bff8:	2010      	movs	r0, #16
 800bffa:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bffe:	bf04      	itt	eq
 800c000:	0a1b      	lsreq	r3, r3, #8
 800c002:	3008      	addeq	r0, #8
 800c004:	071a      	lsls	r2, r3, #28
 800c006:	bf04      	itt	eq
 800c008:	091b      	lsreq	r3, r3, #4
 800c00a:	3004      	addeq	r0, #4
 800c00c:	079a      	lsls	r2, r3, #30
 800c00e:	bf04      	itt	eq
 800c010:	089b      	lsreq	r3, r3, #2
 800c012:	3002      	addeq	r0, #2
 800c014:	07da      	lsls	r2, r3, #31
 800c016:	d402      	bmi.n	800c01e <__lo0bits+0x4e>
 800c018:	085b      	lsrs	r3, r3, #1
 800c01a:	d006      	beq.n	800c02a <__lo0bits+0x5a>
 800c01c:	3001      	adds	r0, #1
 800c01e:	600b      	str	r3, [r1, #0]
 800c020:	4770      	bx	lr
 800c022:	4610      	mov	r0, r2
 800c024:	e7e9      	b.n	800bffa <__lo0bits+0x2a>
 800c026:	2000      	movs	r0, #0
 800c028:	4770      	bx	lr
 800c02a:	2020      	movs	r0, #32
 800c02c:	4770      	bx	lr

0800c02e <__i2b>:
 800c02e:	b510      	push	{r4, lr}
 800c030:	460c      	mov	r4, r1
 800c032:	2101      	movs	r1, #1
 800c034:	f7ff ff27 	bl	800be86 <_Balloc>
 800c038:	2201      	movs	r2, #1
 800c03a:	6144      	str	r4, [r0, #20]
 800c03c:	6102      	str	r2, [r0, #16]
 800c03e:	bd10      	pop	{r4, pc}

0800c040 <__multiply>:
 800c040:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c044:	4614      	mov	r4, r2
 800c046:	690a      	ldr	r2, [r1, #16]
 800c048:	6923      	ldr	r3, [r4, #16]
 800c04a:	429a      	cmp	r2, r3
 800c04c:	bfb8      	it	lt
 800c04e:	460b      	movlt	r3, r1
 800c050:	4688      	mov	r8, r1
 800c052:	bfbc      	itt	lt
 800c054:	46a0      	movlt	r8, r4
 800c056:	461c      	movlt	r4, r3
 800c058:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c05c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c060:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c064:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c068:	eb07 0609 	add.w	r6, r7, r9
 800c06c:	42b3      	cmp	r3, r6
 800c06e:	bfb8      	it	lt
 800c070:	3101      	addlt	r1, #1
 800c072:	f7ff ff08 	bl	800be86 <_Balloc>
 800c076:	f100 0514 	add.w	r5, r0, #20
 800c07a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800c07e:	462b      	mov	r3, r5
 800c080:	2200      	movs	r2, #0
 800c082:	4573      	cmp	r3, lr
 800c084:	d316      	bcc.n	800c0b4 <__multiply+0x74>
 800c086:	f104 0214 	add.w	r2, r4, #20
 800c08a:	f108 0114 	add.w	r1, r8, #20
 800c08e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800c092:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c096:	9300      	str	r3, [sp, #0]
 800c098:	9b00      	ldr	r3, [sp, #0]
 800c09a:	9201      	str	r2, [sp, #4]
 800c09c:	4293      	cmp	r3, r2
 800c09e:	d80c      	bhi.n	800c0ba <__multiply+0x7a>
 800c0a0:	2e00      	cmp	r6, #0
 800c0a2:	dd03      	ble.n	800c0ac <__multiply+0x6c>
 800c0a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d05d      	beq.n	800c168 <__multiply+0x128>
 800c0ac:	6106      	str	r6, [r0, #16]
 800c0ae:	b003      	add	sp, #12
 800c0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0b4:	f843 2b04 	str.w	r2, [r3], #4
 800c0b8:	e7e3      	b.n	800c082 <__multiply+0x42>
 800c0ba:	f8b2 b000 	ldrh.w	fp, [r2]
 800c0be:	f1bb 0f00 	cmp.w	fp, #0
 800c0c2:	d023      	beq.n	800c10c <__multiply+0xcc>
 800c0c4:	4689      	mov	r9, r1
 800c0c6:	46ac      	mov	ip, r5
 800c0c8:	f04f 0800 	mov.w	r8, #0
 800c0cc:	f859 4b04 	ldr.w	r4, [r9], #4
 800c0d0:	f8dc a000 	ldr.w	sl, [ip]
 800c0d4:	b2a3      	uxth	r3, r4
 800c0d6:	fa1f fa8a 	uxth.w	sl, sl
 800c0da:	fb0b a303 	mla	r3, fp, r3, sl
 800c0de:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c0e2:	f8dc 4000 	ldr.w	r4, [ip]
 800c0e6:	4443      	add	r3, r8
 800c0e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c0ec:	fb0b 840a 	mla	r4, fp, sl, r8
 800c0f0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c0f4:	46e2      	mov	sl, ip
 800c0f6:	b29b      	uxth	r3, r3
 800c0f8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c0fc:	454f      	cmp	r7, r9
 800c0fe:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c102:	f84a 3b04 	str.w	r3, [sl], #4
 800c106:	d82b      	bhi.n	800c160 <__multiply+0x120>
 800c108:	f8cc 8004 	str.w	r8, [ip, #4]
 800c10c:	9b01      	ldr	r3, [sp, #4]
 800c10e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800c112:	3204      	adds	r2, #4
 800c114:	f1ba 0f00 	cmp.w	sl, #0
 800c118:	d020      	beq.n	800c15c <__multiply+0x11c>
 800c11a:	682b      	ldr	r3, [r5, #0]
 800c11c:	4689      	mov	r9, r1
 800c11e:	46a8      	mov	r8, r5
 800c120:	f04f 0b00 	mov.w	fp, #0
 800c124:	f8b9 c000 	ldrh.w	ip, [r9]
 800c128:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800c12c:	fb0a 440c 	mla	r4, sl, ip, r4
 800c130:	445c      	add	r4, fp
 800c132:	46c4      	mov	ip, r8
 800c134:	b29b      	uxth	r3, r3
 800c136:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c13a:	f84c 3b04 	str.w	r3, [ip], #4
 800c13e:	f859 3b04 	ldr.w	r3, [r9], #4
 800c142:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800c146:	0c1b      	lsrs	r3, r3, #16
 800c148:	fb0a b303 	mla	r3, sl, r3, fp
 800c14c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800c150:	454f      	cmp	r7, r9
 800c152:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800c156:	d805      	bhi.n	800c164 <__multiply+0x124>
 800c158:	f8c8 3004 	str.w	r3, [r8, #4]
 800c15c:	3504      	adds	r5, #4
 800c15e:	e79b      	b.n	800c098 <__multiply+0x58>
 800c160:	46d4      	mov	ip, sl
 800c162:	e7b3      	b.n	800c0cc <__multiply+0x8c>
 800c164:	46e0      	mov	r8, ip
 800c166:	e7dd      	b.n	800c124 <__multiply+0xe4>
 800c168:	3e01      	subs	r6, #1
 800c16a:	e799      	b.n	800c0a0 <__multiply+0x60>

0800c16c <__pow5mult>:
 800c16c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c170:	4615      	mov	r5, r2
 800c172:	f012 0203 	ands.w	r2, r2, #3
 800c176:	4606      	mov	r6, r0
 800c178:	460f      	mov	r7, r1
 800c17a:	d007      	beq.n	800c18c <__pow5mult+0x20>
 800c17c:	3a01      	subs	r2, #1
 800c17e:	4c21      	ldr	r4, [pc, #132]	; (800c204 <__pow5mult+0x98>)
 800c180:	2300      	movs	r3, #0
 800c182:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c186:	f7ff fec9 	bl	800bf1c <__multadd>
 800c18a:	4607      	mov	r7, r0
 800c18c:	10ad      	asrs	r5, r5, #2
 800c18e:	d035      	beq.n	800c1fc <__pow5mult+0x90>
 800c190:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c192:	b93c      	cbnz	r4, 800c1a4 <__pow5mult+0x38>
 800c194:	2010      	movs	r0, #16
 800c196:	f7fe facb 	bl	800a730 <malloc>
 800c19a:	6270      	str	r0, [r6, #36]	; 0x24
 800c19c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c1a0:	6004      	str	r4, [r0, #0]
 800c1a2:	60c4      	str	r4, [r0, #12]
 800c1a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c1a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c1ac:	b94c      	cbnz	r4, 800c1c2 <__pow5mult+0x56>
 800c1ae:	f240 2171 	movw	r1, #625	; 0x271
 800c1b2:	4630      	mov	r0, r6
 800c1b4:	f7ff ff3b 	bl	800c02e <__i2b>
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800c1be:	4604      	mov	r4, r0
 800c1c0:	6003      	str	r3, [r0, #0]
 800c1c2:	f04f 0800 	mov.w	r8, #0
 800c1c6:	07eb      	lsls	r3, r5, #31
 800c1c8:	d50a      	bpl.n	800c1e0 <__pow5mult+0x74>
 800c1ca:	4639      	mov	r1, r7
 800c1cc:	4622      	mov	r2, r4
 800c1ce:	4630      	mov	r0, r6
 800c1d0:	f7ff ff36 	bl	800c040 <__multiply>
 800c1d4:	4639      	mov	r1, r7
 800c1d6:	4681      	mov	r9, r0
 800c1d8:	4630      	mov	r0, r6
 800c1da:	f7ff fe88 	bl	800beee <_Bfree>
 800c1de:	464f      	mov	r7, r9
 800c1e0:	106d      	asrs	r5, r5, #1
 800c1e2:	d00b      	beq.n	800c1fc <__pow5mult+0x90>
 800c1e4:	6820      	ldr	r0, [r4, #0]
 800c1e6:	b938      	cbnz	r0, 800c1f8 <__pow5mult+0x8c>
 800c1e8:	4622      	mov	r2, r4
 800c1ea:	4621      	mov	r1, r4
 800c1ec:	4630      	mov	r0, r6
 800c1ee:	f7ff ff27 	bl	800c040 <__multiply>
 800c1f2:	6020      	str	r0, [r4, #0]
 800c1f4:	f8c0 8000 	str.w	r8, [r0]
 800c1f8:	4604      	mov	r4, r0
 800c1fa:	e7e4      	b.n	800c1c6 <__pow5mult+0x5a>
 800c1fc:	4638      	mov	r0, r7
 800c1fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c202:	bf00      	nop
 800c204:	0800c998 	.word	0x0800c998

0800c208 <__lshift>:
 800c208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c20c:	460c      	mov	r4, r1
 800c20e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c212:	6923      	ldr	r3, [r4, #16]
 800c214:	6849      	ldr	r1, [r1, #4]
 800c216:	eb0a 0903 	add.w	r9, sl, r3
 800c21a:	68a3      	ldr	r3, [r4, #8]
 800c21c:	4607      	mov	r7, r0
 800c21e:	4616      	mov	r6, r2
 800c220:	f109 0501 	add.w	r5, r9, #1
 800c224:	42ab      	cmp	r3, r5
 800c226:	db32      	blt.n	800c28e <__lshift+0x86>
 800c228:	4638      	mov	r0, r7
 800c22a:	f7ff fe2c 	bl	800be86 <_Balloc>
 800c22e:	2300      	movs	r3, #0
 800c230:	4680      	mov	r8, r0
 800c232:	f100 0114 	add.w	r1, r0, #20
 800c236:	461a      	mov	r2, r3
 800c238:	4553      	cmp	r3, sl
 800c23a:	db2b      	blt.n	800c294 <__lshift+0x8c>
 800c23c:	6920      	ldr	r0, [r4, #16]
 800c23e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c242:	f104 0314 	add.w	r3, r4, #20
 800c246:	f016 021f 	ands.w	r2, r6, #31
 800c24a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c24e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c252:	d025      	beq.n	800c2a0 <__lshift+0x98>
 800c254:	f1c2 0e20 	rsb	lr, r2, #32
 800c258:	2000      	movs	r0, #0
 800c25a:	681e      	ldr	r6, [r3, #0]
 800c25c:	468a      	mov	sl, r1
 800c25e:	4096      	lsls	r6, r2
 800c260:	4330      	orrs	r0, r6
 800c262:	f84a 0b04 	str.w	r0, [sl], #4
 800c266:	f853 0b04 	ldr.w	r0, [r3], #4
 800c26a:	459c      	cmp	ip, r3
 800c26c:	fa20 f00e 	lsr.w	r0, r0, lr
 800c270:	d814      	bhi.n	800c29c <__lshift+0x94>
 800c272:	6048      	str	r0, [r1, #4]
 800c274:	b108      	cbz	r0, 800c27a <__lshift+0x72>
 800c276:	f109 0502 	add.w	r5, r9, #2
 800c27a:	3d01      	subs	r5, #1
 800c27c:	4638      	mov	r0, r7
 800c27e:	f8c8 5010 	str.w	r5, [r8, #16]
 800c282:	4621      	mov	r1, r4
 800c284:	f7ff fe33 	bl	800beee <_Bfree>
 800c288:	4640      	mov	r0, r8
 800c28a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c28e:	3101      	adds	r1, #1
 800c290:	005b      	lsls	r3, r3, #1
 800c292:	e7c7      	b.n	800c224 <__lshift+0x1c>
 800c294:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c298:	3301      	adds	r3, #1
 800c29a:	e7cd      	b.n	800c238 <__lshift+0x30>
 800c29c:	4651      	mov	r1, sl
 800c29e:	e7dc      	b.n	800c25a <__lshift+0x52>
 800c2a0:	3904      	subs	r1, #4
 800c2a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2a6:	f841 2f04 	str.w	r2, [r1, #4]!
 800c2aa:	459c      	cmp	ip, r3
 800c2ac:	d8f9      	bhi.n	800c2a2 <__lshift+0x9a>
 800c2ae:	e7e4      	b.n	800c27a <__lshift+0x72>

0800c2b0 <__mcmp>:
 800c2b0:	6903      	ldr	r3, [r0, #16]
 800c2b2:	690a      	ldr	r2, [r1, #16]
 800c2b4:	1a9b      	subs	r3, r3, r2
 800c2b6:	b530      	push	{r4, r5, lr}
 800c2b8:	d10c      	bne.n	800c2d4 <__mcmp+0x24>
 800c2ba:	0092      	lsls	r2, r2, #2
 800c2bc:	3014      	adds	r0, #20
 800c2be:	3114      	adds	r1, #20
 800c2c0:	1884      	adds	r4, r0, r2
 800c2c2:	4411      	add	r1, r2
 800c2c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c2c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c2cc:	4295      	cmp	r5, r2
 800c2ce:	d003      	beq.n	800c2d8 <__mcmp+0x28>
 800c2d0:	d305      	bcc.n	800c2de <__mcmp+0x2e>
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	bd30      	pop	{r4, r5, pc}
 800c2d8:	42a0      	cmp	r0, r4
 800c2da:	d3f3      	bcc.n	800c2c4 <__mcmp+0x14>
 800c2dc:	e7fa      	b.n	800c2d4 <__mcmp+0x24>
 800c2de:	f04f 33ff 	mov.w	r3, #4294967295
 800c2e2:	e7f7      	b.n	800c2d4 <__mcmp+0x24>

0800c2e4 <__mdiff>:
 800c2e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2e8:	460d      	mov	r5, r1
 800c2ea:	4607      	mov	r7, r0
 800c2ec:	4611      	mov	r1, r2
 800c2ee:	4628      	mov	r0, r5
 800c2f0:	4614      	mov	r4, r2
 800c2f2:	f7ff ffdd 	bl	800c2b0 <__mcmp>
 800c2f6:	1e06      	subs	r6, r0, #0
 800c2f8:	d108      	bne.n	800c30c <__mdiff+0x28>
 800c2fa:	4631      	mov	r1, r6
 800c2fc:	4638      	mov	r0, r7
 800c2fe:	f7ff fdc2 	bl	800be86 <_Balloc>
 800c302:	2301      	movs	r3, #1
 800c304:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c30c:	bfa4      	itt	ge
 800c30e:	4623      	movge	r3, r4
 800c310:	462c      	movge	r4, r5
 800c312:	4638      	mov	r0, r7
 800c314:	6861      	ldr	r1, [r4, #4]
 800c316:	bfa6      	itte	ge
 800c318:	461d      	movge	r5, r3
 800c31a:	2600      	movge	r6, #0
 800c31c:	2601      	movlt	r6, #1
 800c31e:	f7ff fdb2 	bl	800be86 <_Balloc>
 800c322:	692b      	ldr	r3, [r5, #16]
 800c324:	60c6      	str	r6, [r0, #12]
 800c326:	6926      	ldr	r6, [r4, #16]
 800c328:	f105 0914 	add.w	r9, r5, #20
 800c32c:	f104 0214 	add.w	r2, r4, #20
 800c330:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c334:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c338:	f100 0514 	add.w	r5, r0, #20
 800c33c:	f04f 0e00 	mov.w	lr, #0
 800c340:	f852 ab04 	ldr.w	sl, [r2], #4
 800c344:	f859 4b04 	ldr.w	r4, [r9], #4
 800c348:	fa1e f18a 	uxtah	r1, lr, sl
 800c34c:	b2a3      	uxth	r3, r4
 800c34e:	1ac9      	subs	r1, r1, r3
 800c350:	0c23      	lsrs	r3, r4, #16
 800c352:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800c356:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c35a:	b289      	uxth	r1, r1
 800c35c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800c360:	45c8      	cmp	r8, r9
 800c362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c366:	4694      	mov	ip, r2
 800c368:	f845 3b04 	str.w	r3, [r5], #4
 800c36c:	d8e8      	bhi.n	800c340 <__mdiff+0x5c>
 800c36e:	45bc      	cmp	ip, r7
 800c370:	d304      	bcc.n	800c37c <__mdiff+0x98>
 800c372:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800c376:	b183      	cbz	r3, 800c39a <__mdiff+0xb6>
 800c378:	6106      	str	r6, [r0, #16]
 800c37a:	e7c5      	b.n	800c308 <__mdiff+0x24>
 800c37c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c380:	fa1e f381 	uxtah	r3, lr, r1
 800c384:	141a      	asrs	r2, r3, #16
 800c386:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c38a:	b29b      	uxth	r3, r3
 800c38c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c390:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800c394:	f845 3b04 	str.w	r3, [r5], #4
 800c398:	e7e9      	b.n	800c36e <__mdiff+0x8a>
 800c39a:	3e01      	subs	r6, #1
 800c39c:	e7e9      	b.n	800c372 <__mdiff+0x8e>

0800c39e <__d2b>:
 800c39e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c3a2:	460e      	mov	r6, r1
 800c3a4:	2101      	movs	r1, #1
 800c3a6:	ec59 8b10 	vmov	r8, r9, d0
 800c3aa:	4615      	mov	r5, r2
 800c3ac:	f7ff fd6b 	bl	800be86 <_Balloc>
 800c3b0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c3b4:	4607      	mov	r7, r0
 800c3b6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c3ba:	bb34      	cbnz	r4, 800c40a <__d2b+0x6c>
 800c3bc:	9301      	str	r3, [sp, #4]
 800c3be:	f1b8 0300 	subs.w	r3, r8, #0
 800c3c2:	d027      	beq.n	800c414 <__d2b+0x76>
 800c3c4:	a802      	add	r0, sp, #8
 800c3c6:	f840 3d08 	str.w	r3, [r0, #-8]!
 800c3ca:	f7ff fe01 	bl	800bfd0 <__lo0bits>
 800c3ce:	9900      	ldr	r1, [sp, #0]
 800c3d0:	b1f0      	cbz	r0, 800c410 <__d2b+0x72>
 800c3d2:	9a01      	ldr	r2, [sp, #4]
 800c3d4:	f1c0 0320 	rsb	r3, r0, #32
 800c3d8:	fa02 f303 	lsl.w	r3, r2, r3
 800c3dc:	430b      	orrs	r3, r1
 800c3de:	40c2      	lsrs	r2, r0
 800c3e0:	617b      	str	r3, [r7, #20]
 800c3e2:	9201      	str	r2, [sp, #4]
 800c3e4:	9b01      	ldr	r3, [sp, #4]
 800c3e6:	61bb      	str	r3, [r7, #24]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	bf14      	ite	ne
 800c3ec:	2102      	movne	r1, #2
 800c3ee:	2101      	moveq	r1, #1
 800c3f0:	6139      	str	r1, [r7, #16]
 800c3f2:	b1c4      	cbz	r4, 800c426 <__d2b+0x88>
 800c3f4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c3f8:	4404      	add	r4, r0
 800c3fa:	6034      	str	r4, [r6, #0]
 800c3fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c400:	6028      	str	r0, [r5, #0]
 800c402:	4638      	mov	r0, r7
 800c404:	b003      	add	sp, #12
 800c406:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c40a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c40e:	e7d5      	b.n	800c3bc <__d2b+0x1e>
 800c410:	6179      	str	r1, [r7, #20]
 800c412:	e7e7      	b.n	800c3e4 <__d2b+0x46>
 800c414:	a801      	add	r0, sp, #4
 800c416:	f7ff fddb 	bl	800bfd0 <__lo0bits>
 800c41a:	9b01      	ldr	r3, [sp, #4]
 800c41c:	617b      	str	r3, [r7, #20]
 800c41e:	2101      	movs	r1, #1
 800c420:	6139      	str	r1, [r7, #16]
 800c422:	3020      	adds	r0, #32
 800c424:	e7e5      	b.n	800c3f2 <__d2b+0x54>
 800c426:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c42a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c42e:	6030      	str	r0, [r6, #0]
 800c430:	6918      	ldr	r0, [r3, #16]
 800c432:	f7ff fdae 	bl	800bf92 <__hi0bits>
 800c436:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c43a:	e7e1      	b.n	800c400 <__d2b+0x62>

0800c43c <_calloc_r>:
 800c43c:	b538      	push	{r3, r4, r5, lr}
 800c43e:	fb02 f401 	mul.w	r4, r2, r1
 800c442:	4621      	mov	r1, r4
 800c444:	f7fe f9da 	bl	800a7fc <_malloc_r>
 800c448:	4605      	mov	r5, r0
 800c44a:	b118      	cbz	r0, 800c454 <_calloc_r+0x18>
 800c44c:	4622      	mov	r2, r4
 800c44e:	2100      	movs	r1, #0
 800c450:	f7fe f97e 	bl	800a750 <memset>
 800c454:	4628      	mov	r0, r5
 800c456:	bd38      	pop	{r3, r4, r5, pc}

0800c458 <__ssputs_r>:
 800c458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c45c:	688e      	ldr	r6, [r1, #8]
 800c45e:	429e      	cmp	r6, r3
 800c460:	4682      	mov	sl, r0
 800c462:	460c      	mov	r4, r1
 800c464:	4690      	mov	r8, r2
 800c466:	4699      	mov	r9, r3
 800c468:	d837      	bhi.n	800c4da <__ssputs_r+0x82>
 800c46a:	898a      	ldrh	r2, [r1, #12]
 800c46c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c470:	d031      	beq.n	800c4d6 <__ssputs_r+0x7e>
 800c472:	6825      	ldr	r5, [r4, #0]
 800c474:	6909      	ldr	r1, [r1, #16]
 800c476:	1a6f      	subs	r7, r5, r1
 800c478:	6965      	ldr	r5, [r4, #20]
 800c47a:	2302      	movs	r3, #2
 800c47c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c480:	fb95 f5f3 	sdiv	r5, r5, r3
 800c484:	f109 0301 	add.w	r3, r9, #1
 800c488:	443b      	add	r3, r7
 800c48a:	429d      	cmp	r5, r3
 800c48c:	bf38      	it	cc
 800c48e:	461d      	movcc	r5, r3
 800c490:	0553      	lsls	r3, r2, #21
 800c492:	d530      	bpl.n	800c4f6 <__ssputs_r+0x9e>
 800c494:	4629      	mov	r1, r5
 800c496:	f7fe f9b1 	bl	800a7fc <_malloc_r>
 800c49a:	4606      	mov	r6, r0
 800c49c:	b950      	cbnz	r0, 800c4b4 <__ssputs_r+0x5c>
 800c49e:	230c      	movs	r3, #12
 800c4a0:	f8ca 3000 	str.w	r3, [sl]
 800c4a4:	89a3      	ldrh	r3, [r4, #12]
 800c4a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4aa:	81a3      	strh	r3, [r4, #12]
 800c4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4b4:	463a      	mov	r2, r7
 800c4b6:	6921      	ldr	r1, [r4, #16]
 800c4b8:	f7ff fcd8 	bl	800be6c <memcpy>
 800c4bc:	89a3      	ldrh	r3, [r4, #12]
 800c4be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c4c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4c6:	81a3      	strh	r3, [r4, #12]
 800c4c8:	6126      	str	r6, [r4, #16]
 800c4ca:	6165      	str	r5, [r4, #20]
 800c4cc:	443e      	add	r6, r7
 800c4ce:	1bed      	subs	r5, r5, r7
 800c4d0:	6026      	str	r6, [r4, #0]
 800c4d2:	60a5      	str	r5, [r4, #8]
 800c4d4:	464e      	mov	r6, r9
 800c4d6:	454e      	cmp	r6, r9
 800c4d8:	d900      	bls.n	800c4dc <__ssputs_r+0x84>
 800c4da:	464e      	mov	r6, r9
 800c4dc:	4632      	mov	r2, r6
 800c4de:	4641      	mov	r1, r8
 800c4e0:	6820      	ldr	r0, [r4, #0]
 800c4e2:	f000 f91d 	bl	800c720 <memmove>
 800c4e6:	68a3      	ldr	r3, [r4, #8]
 800c4e8:	1b9b      	subs	r3, r3, r6
 800c4ea:	60a3      	str	r3, [r4, #8]
 800c4ec:	6823      	ldr	r3, [r4, #0]
 800c4ee:	441e      	add	r6, r3
 800c4f0:	6026      	str	r6, [r4, #0]
 800c4f2:	2000      	movs	r0, #0
 800c4f4:	e7dc      	b.n	800c4b0 <__ssputs_r+0x58>
 800c4f6:	462a      	mov	r2, r5
 800c4f8:	f000 f92b 	bl	800c752 <_realloc_r>
 800c4fc:	4606      	mov	r6, r0
 800c4fe:	2800      	cmp	r0, #0
 800c500:	d1e2      	bne.n	800c4c8 <__ssputs_r+0x70>
 800c502:	6921      	ldr	r1, [r4, #16]
 800c504:	4650      	mov	r0, sl
 800c506:	f7fe f92b 	bl	800a760 <_free_r>
 800c50a:	e7c8      	b.n	800c49e <__ssputs_r+0x46>

0800c50c <_svfiprintf_r>:
 800c50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c510:	461d      	mov	r5, r3
 800c512:	898b      	ldrh	r3, [r1, #12]
 800c514:	061f      	lsls	r7, r3, #24
 800c516:	b09d      	sub	sp, #116	; 0x74
 800c518:	4680      	mov	r8, r0
 800c51a:	460c      	mov	r4, r1
 800c51c:	4616      	mov	r6, r2
 800c51e:	d50f      	bpl.n	800c540 <_svfiprintf_r+0x34>
 800c520:	690b      	ldr	r3, [r1, #16]
 800c522:	b96b      	cbnz	r3, 800c540 <_svfiprintf_r+0x34>
 800c524:	2140      	movs	r1, #64	; 0x40
 800c526:	f7fe f969 	bl	800a7fc <_malloc_r>
 800c52a:	6020      	str	r0, [r4, #0]
 800c52c:	6120      	str	r0, [r4, #16]
 800c52e:	b928      	cbnz	r0, 800c53c <_svfiprintf_r+0x30>
 800c530:	230c      	movs	r3, #12
 800c532:	f8c8 3000 	str.w	r3, [r8]
 800c536:	f04f 30ff 	mov.w	r0, #4294967295
 800c53a:	e0c8      	b.n	800c6ce <_svfiprintf_r+0x1c2>
 800c53c:	2340      	movs	r3, #64	; 0x40
 800c53e:	6163      	str	r3, [r4, #20]
 800c540:	2300      	movs	r3, #0
 800c542:	9309      	str	r3, [sp, #36]	; 0x24
 800c544:	2320      	movs	r3, #32
 800c546:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c54a:	2330      	movs	r3, #48	; 0x30
 800c54c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c550:	9503      	str	r5, [sp, #12]
 800c552:	f04f 0b01 	mov.w	fp, #1
 800c556:	4637      	mov	r7, r6
 800c558:	463d      	mov	r5, r7
 800c55a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c55e:	b10b      	cbz	r3, 800c564 <_svfiprintf_r+0x58>
 800c560:	2b25      	cmp	r3, #37	; 0x25
 800c562:	d13e      	bne.n	800c5e2 <_svfiprintf_r+0xd6>
 800c564:	ebb7 0a06 	subs.w	sl, r7, r6
 800c568:	d00b      	beq.n	800c582 <_svfiprintf_r+0x76>
 800c56a:	4653      	mov	r3, sl
 800c56c:	4632      	mov	r2, r6
 800c56e:	4621      	mov	r1, r4
 800c570:	4640      	mov	r0, r8
 800c572:	f7ff ff71 	bl	800c458 <__ssputs_r>
 800c576:	3001      	adds	r0, #1
 800c578:	f000 80a4 	beq.w	800c6c4 <_svfiprintf_r+0x1b8>
 800c57c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c57e:	4453      	add	r3, sl
 800c580:	9309      	str	r3, [sp, #36]	; 0x24
 800c582:	783b      	ldrb	r3, [r7, #0]
 800c584:	2b00      	cmp	r3, #0
 800c586:	f000 809d 	beq.w	800c6c4 <_svfiprintf_r+0x1b8>
 800c58a:	2300      	movs	r3, #0
 800c58c:	f04f 32ff 	mov.w	r2, #4294967295
 800c590:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c594:	9304      	str	r3, [sp, #16]
 800c596:	9307      	str	r3, [sp, #28]
 800c598:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c59c:	931a      	str	r3, [sp, #104]	; 0x68
 800c59e:	462f      	mov	r7, r5
 800c5a0:	2205      	movs	r2, #5
 800c5a2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c5a6:	4850      	ldr	r0, [pc, #320]	; (800c6e8 <_svfiprintf_r+0x1dc>)
 800c5a8:	f7f3 fe1a 	bl	80001e0 <memchr>
 800c5ac:	9b04      	ldr	r3, [sp, #16]
 800c5ae:	b9d0      	cbnz	r0, 800c5e6 <_svfiprintf_r+0xda>
 800c5b0:	06d9      	lsls	r1, r3, #27
 800c5b2:	bf44      	itt	mi
 800c5b4:	2220      	movmi	r2, #32
 800c5b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c5ba:	071a      	lsls	r2, r3, #28
 800c5bc:	bf44      	itt	mi
 800c5be:	222b      	movmi	r2, #43	; 0x2b
 800c5c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c5c4:	782a      	ldrb	r2, [r5, #0]
 800c5c6:	2a2a      	cmp	r2, #42	; 0x2a
 800c5c8:	d015      	beq.n	800c5f6 <_svfiprintf_r+0xea>
 800c5ca:	9a07      	ldr	r2, [sp, #28]
 800c5cc:	462f      	mov	r7, r5
 800c5ce:	2000      	movs	r0, #0
 800c5d0:	250a      	movs	r5, #10
 800c5d2:	4639      	mov	r1, r7
 800c5d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5d8:	3b30      	subs	r3, #48	; 0x30
 800c5da:	2b09      	cmp	r3, #9
 800c5dc:	d94d      	bls.n	800c67a <_svfiprintf_r+0x16e>
 800c5de:	b1b8      	cbz	r0, 800c610 <_svfiprintf_r+0x104>
 800c5e0:	e00f      	b.n	800c602 <_svfiprintf_r+0xf6>
 800c5e2:	462f      	mov	r7, r5
 800c5e4:	e7b8      	b.n	800c558 <_svfiprintf_r+0x4c>
 800c5e6:	4a40      	ldr	r2, [pc, #256]	; (800c6e8 <_svfiprintf_r+0x1dc>)
 800c5e8:	1a80      	subs	r0, r0, r2
 800c5ea:	fa0b f000 	lsl.w	r0, fp, r0
 800c5ee:	4318      	orrs	r0, r3
 800c5f0:	9004      	str	r0, [sp, #16]
 800c5f2:	463d      	mov	r5, r7
 800c5f4:	e7d3      	b.n	800c59e <_svfiprintf_r+0x92>
 800c5f6:	9a03      	ldr	r2, [sp, #12]
 800c5f8:	1d11      	adds	r1, r2, #4
 800c5fa:	6812      	ldr	r2, [r2, #0]
 800c5fc:	9103      	str	r1, [sp, #12]
 800c5fe:	2a00      	cmp	r2, #0
 800c600:	db01      	blt.n	800c606 <_svfiprintf_r+0xfa>
 800c602:	9207      	str	r2, [sp, #28]
 800c604:	e004      	b.n	800c610 <_svfiprintf_r+0x104>
 800c606:	4252      	negs	r2, r2
 800c608:	f043 0302 	orr.w	r3, r3, #2
 800c60c:	9207      	str	r2, [sp, #28]
 800c60e:	9304      	str	r3, [sp, #16]
 800c610:	783b      	ldrb	r3, [r7, #0]
 800c612:	2b2e      	cmp	r3, #46	; 0x2e
 800c614:	d10c      	bne.n	800c630 <_svfiprintf_r+0x124>
 800c616:	787b      	ldrb	r3, [r7, #1]
 800c618:	2b2a      	cmp	r3, #42	; 0x2a
 800c61a:	d133      	bne.n	800c684 <_svfiprintf_r+0x178>
 800c61c:	9b03      	ldr	r3, [sp, #12]
 800c61e:	1d1a      	adds	r2, r3, #4
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	9203      	str	r2, [sp, #12]
 800c624:	2b00      	cmp	r3, #0
 800c626:	bfb8      	it	lt
 800c628:	f04f 33ff 	movlt.w	r3, #4294967295
 800c62c:	3702      	adds	r7, #2
 800c62e:	9305      	str	r3, [sp, #20]
 800c630:	4d2e      	ldr	r5, [pc, #184]	; (800c6ec <_svfiprintf_r+0x1e0>)
 800c632:	7839      	ldrb	r1, [r7, #0]
 800c634:	2203      	movs	r2, #3
 800c636:	4628      	mov	r0, r5
 800c638:	f7f3 fdd2 	bl	80001e0 <memchr>
 800c63c:	b138      	cbz	r0, 800c64e <_svfiprintf_r+0x142>
 800c63e:	2340      	movs	r3, #64	; 0x40
 800c640:	1b40      	subs	r0, r0, r5
 800c642:	fa03 f000 	lsl.w	r0, r3, r0
 800c646:	9b04      	ldr	r3, [sp, #16]
 800c648:	4303      	orrs	r3, r0
 800c64a:	3701      	adds	r7, #1
 800c64c:	9304      	str	r3, [sp, #16]
 800c64e:	7839      	ldrb	r1, [r7, #0]
 800c650:	4827      	ldr	r0, [pc, #156]	; (800c6f0 <_svfiprintf_r+0x1e4>)
 800c652:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c656:	2206      	movs	r2, #6
 800c658:	1c7e      	adds	r6, r7, #1
 800c65a:	f7f3 fdc1 	bl	80001e0 <memchr>
 800c65e:	2800      	cmp	r0, #0
 800c660:	d038      	beq.n	800c6d4 <_svfiprintf_r+0x1c8>
 800c662:	4b24      	ldr	r3, [pc, #144]	; (800c6f4 <_svfiprintf_r+0x1e8>)
 800c664:	bb13      	cbnz	r3, 800c6ac <_svfiprintf_r+0x1a0>
 800c666:	9b03      	ldr	r3, [sp, #12]
 800c668:	3307      	adds	r3, #7
 800c66a:	f023 0307 	bic.w	r3, r3, #7
 800c66e:	3308      	adds	r3, #8
 800c670:	9303      	str	r3, [sp, #12]
 800c672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c674:	444b      	add	r3, r9
 800c676:	9309      	str	r3, [sp, #36]	; 0x24
 800c678:	e76d      	b.n	800c556 <_svfiprintf_r+0x4a>
 800c67a:	fb05 3202 	mla	r2, r5, r2, r3
 800c67e:	2001      	movs	r0, #1
 800c680:	460f      	mov	r7, r1
 800c682:	e7a6      	b.n	800c5d2 <_svfiprintf_r+0xc6>
 800c684:	2300      	movs	r3, #0
 800c686:	3701      	adds	r7, #1
 800c688:	9305      	str	r3, [sp, #20]
 800c68a:	4619      	mov	r1, r3
 800c68c:	250a      	movs	r5, #10
 800c68e:	4638      	mov	r0, r7
 800c690:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c694:	3a30      	subs	r2, #48	; 0x30
 800c696:	2a09      	cmp	r2, #9
 800c698:	d903      	bls.n	800c6a2 <_svfiprintf_r+0x196>
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d0c8      	beq.n	800c630 <_svfiprintf_r+0x124>
 800c69e:	9105      	str	r1, [sp, #20]
 800c6a0:	e7c6      	b.n	800c630 <_svfiprintf_r+0x124>
 800c6a2:	fb05 2101 	mla	r1, r5, r1, r2
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	4607      	mov	r7, r0
 800c6aa:	e7f0      	b.n	800c68e <_svfiprintf_r+0x182>
 800c6ac:	ab03      	add	r3, sp, #12
 800c6ae:	9300      	str	r3, [sp, #0]
 800c6b0:	4622      	mov	r2, r4
 800c6b2:	4b11      	ldr	r3, [pc, #68]	; (800c6f8 <_svfiprintf_r+0x1ec>)
 800c6b4:	a904      	add	r1, sp, #16
 800c6b6:	4640      	mov	r0, r8
 800c6b8:	f7fe f98e 	bl	800a9d8 <_printf_float>
 800c6bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c6c0:	4681      	mov	r9, r0
 800c6c2:	d1d6      	bne.n	800c672 <_svfiprintf_r+0x166>
 800c6c4:	89a3      	ldrh	r3, [r4, #12]
 800c6c6:	065b      	lsls	r3, r3, #25
 800c6c8:	f53f af35 	bmi.w	800c536 <_svfiprintf_r+0x2a>
 800c6cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c6ce:	b01d      	add	sp, #116	; 0x74
 800c6d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6d4:	ab03      	add	r3, sp, #12
 800c6d6:	9300      	str	r3, [sp, #0]
 800c6d8:	4622      	mov	r2, r4
 800c6da:	4b07      	ldr	r3, [pc, #28]	; (800c6f8 <_svfiprintf_r+0x1ec>)
 800c6dc:	a904      	add	r1, sp, #16
 800c6de:	4640      	mov	r0, r8
 800c6e0:	f7fe fc30 	bl	800af44 <_printf_i>
 800c6e4:	e7ea      	b.n	800c6bc <_svfiprintf_r+0x1b0>
 800c6e6:	bf00      	nop
 800c6e8:	0800c9a4 	.word	0x0800c9a4
 800c6ec:	0800c9aa 	.word	0x0800c9aa
 800c6f0:	0800c9ae 	.word	0x0800c9ae
 800c6f4:	0800a9d9 	.word	0x0800a9d9
 800c6f8:	0800c459 	.word	0x0800c459

0800c6fc <__ascii_mbtowc>:
 800c6fc:	b082      	sub	sp, #8
 800c6fe:	b901      	cbnz	r1, 800c702 <__ascii_mbtowc+0x6>
 800c700:	a901      	add	r1, sp, #4
 800c702:	b142      	cbz	r2, 800c716 <__ascii_mbtowc+0x1a>
 800c704:	b14b      	cbz	r3, 800c71a <__ascii_mbtowc+0x1e>
 800c706:	7813      	ldrb	r3, [r2, #0]
 800c708:	600b      	str	r3, [r1, #0]
 800c70a:	7812      	ldrb	r2, [r2, #0]
 800c70c:	1c10      	adds	r0, r2, #0
 800c70e:	bf18      	it	ne
 800c710:	2001      	movne	r0, #1
 800c712:	b002      	add	sp, #8
 800c714:	4770      	bx	lr
 800c716:	4610      	mov	r0, r2
 800c718:	e7fb      	b.n	800c712 <__ascii_mbtowc+0x16>
 800c71a:	f06f 0001 	mvn.w	r0, #1
 800c71e:	e7f8      	b.n	800c712 <__ascii_mbtowc+0x16>

0800c720 <memmove>:
 800c720:	4288      	cmp	r0, r1
 800c722:	b510      	push	{r4, lr}
 800c724:	eb01 0302 	add.w	r3, r1, r2
 800c728:	d807      	bhi.n	800c73a <memmove+0x1a>
 800c72a:	1e42      	subs	r2, r0, #1
 800c72c:	4299      	cmp	r1, r3
 800c72e:	d00a      	beq.n	800c746 <memmove+0x26>
 800c730:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c734:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c738:	e7f8      	b.n	800c72c <memmove+0xc>
 800c73a:	4283      	cmp	r3, r0
 800c73c:	d9f5      	bls.n	800c72a <memmove+0xa>
 800c73e:	1881      	adds	r1, r0, r2
 800c740:	1ad2      	subs	r2, r2, r3
 800c742:	42d3      	cmn	r3, r2
 800c744:	d100      	bne.n	800c748 <memmove+0x28>
 800c746:	bd10      	pop	{r4, pc}
 800c748:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c74c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c750:	e7f7      	b.n	800c742 <memmove+0x22>

0800c752 <_realloc_r>:
 800c752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c754:	4607      	mov	r7, r0
 800c756:	4614      	mov	r4, r2
 800c758:	460e      	mov	r6, r1
 800c75a:	b921      	cbnz	r1, 800c766 <_realloc_r+0x14>
 800c75c:	4611      	mov	r1, r2
 800c75e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c762:	f7fe b84b 	b.w	800a7fc <_malloc_r>
 800c766:	b922      	cbnz	r2, 800c772 <_realloc_r+0x20>
 800c768:	f7fd fffa 	bl	800a760 <_free_r>
 800c76c:	4625      	mov	r5, r4
 800c76e:	4628      	mov	r0, r5
 800c770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c772:	f000 f821 	bl	800c7b8 <_malloc_usable_size_r>
 800c776:	42a0      	cmp	r0, r4
 800c778:	d20f      	bcs.n	800c79a <_realloc_r+0x48>
 800c77a:	4621      	mov	r1, r4
 800c77c:	4638      	mov	r0, r7
 800c77e:	f7fe f83d 	bl	800a7fc <_malloc_r>
 800c782:	4605      	mov	r5, r0
 800c784:	2800      	cmp	r0, #0
 800c786:	d0f2      	beq.n	800c76e <_realloc_r+0x1c>
 800c788:	4631      	mov	r1, r6
 800c78a:	4622      	mov	r2, r4
 800c78c:	f7ff fb6e 	bl	800be6c <memcpy>
 800c790:	4631      	mov	r1, r6
 800c792:	4638      	mov	r0, r7
 800c794:	f7fd ffe4 	bl	800a760 <_free_r>
 800c798:	e7e9      	b.n	800c76e <_realloc_r+0x1c>
 800c79a:	4635      	mov	r5, r6
 800c79c:	e7e7      	b.n	800c76e <_realloc_r+0x1c>

0800c79e <__ascii_wctomb>:
 800c79e:	b149      	cbz	r1, 800c7b4 <__ascii_wctomb+0x16>
 800c7a0:	2aff      	cmp	r2, #255	; 0xff
 800c7a2:	bf85      	ittet	hi
 800c7a4:	238a      	movhi	r3, #138	; 0x8a
 800c7a6:	6003      	strhi	r3, [r0, #0]
 800c7a8:	700a      	strbls	r2, [r1, #0]
 800c7aa:	f04f 30ff 	movhi.w	r0, #4294967295
 800c7ae:	bf98      	it	ls
 800c7b0:	2001      	movls	r0, #1
 800c7b2:	4770      	bx	lr
 800c7b4:	4608      	mov	r0, r1
 800c7b6:	4770      	bx	lr

0800c7b8 <_malloc_usable_size_r>:
 800c7b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7bc:	1f18      	subs	r0, r3, #4
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	bfbc      	itt	lt
 800c7c2:	580b      	ldrlt	r3, [r1, r0]
 800c7c4:	18c0      	addlt	r0, r0, r3
 800c7c6:	4770      	bx	lr

0800c7c8 <_init>:
 800c7c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7ca:	bf00      	nop
 800c7cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7ce:	bc08      	pop	{r3}
 800c7d0:	469e      	mov	lr, r3
 800c7d2:	4770      	bx	lr

0800c7d4 <_fini>:
 800c7d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7d6:	bf00      	nop
 800c7d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7da:	bc08      	pop	{r3}
 800c7dc:	469e      	mov	lr, r3
 800c7de:	4770      	bx	lr
