# ğŸ” 4-Bit Comparator â€” Modeling Styles

This module contains 3 implementations of a 4-bit comparator:

| Modeling Style | Description                                  |
|----------------|----------------------------------------------|
| Structural     | Built using basic gate components            |
| Behavioral     | Uses conditional statements                  |
| Dataflow       | Uses concurrent signal assignments(when/else)|


Each version includes a testbench and simulation results.

Explore each folder to see how the same logic can be modeled in different ways!

# ğŸ“‚ Files
07_Comparator_4_Bit/
â”œâ”€â”€ structural/
â”‚   â”œâ”€â”€ comparator_4bit.vhd # Top-level structural comparator
â”‚   â”œâ”€â”€ components/
â”‚   â”‚   â”œâ”€â”€ and_gate.vhd  # 2-input AND gate component
â”‚   â”‚   â”œâ”€â”€ and3_gate.vhd # 3-input AND gate component
â”‚   â”‚   â”œâ”€â”€  and4_gate.vhd # 4-input AND gate component
â”‚   â”‚   â”œâ”€â”€  and5_gate.vhd # 5-input AND gate component
â”‚   â”‚   â”œâ”€â”€  not_gate.vhd  # NOT gate component
â”‚   â”‚   â”œâ”€â”€  or4_gate.vhd  # 4-input OR gate component
â”‚   â”‚   â”œâ”€â”€  xnor_gate.vhd # XNOR gate component
â”‚   â”œâ”€â”€ comparator_4bit_tb.vhd # Testbench for simulation
â”‚   â””â”€â”€ README.md
â”œâ”€â”€ behavioral/
â”‚   â”œâ”€â”€ comparator_4bit_behavioral.vhd
â”‚   â”œâ”€â”€ comparator_4bit_behavioral_tb.vhd
â”‚   â””â”€â”€ README.md
â”œâ”€â”€ dataflow/
â”‚   â”œâ”€â”€ comparator_4bit_dataflow.vhd
â”‚   â”œâ”€â”€ comparator_4bit_dataflow_tb.vhd
â”‚   â””â”€â”€ README.md
â””â”€â”€ README.md
