project:
  name: "ALU de 8 bits"
  author: "Tu Nombre"
  description: "Una ALU simple de 8 bits con operaciones b√°sicas: suma, AND, OR, XOR, NOT"
  language: "verilog"
  files:
    - tt_um_alu.v
    - alu_8bit.v
    - adder_8bit.v
    - full_adder.v
  top_module: "tt_um_alu"
