// Seed: 3362148690
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : 1 'b0] id_5 = id_5;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4,
    output tri1 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri0 id_10,
    input wand id_11,
    input tri id_12
);
  logic \id_14 ;
  ;
  module_0 modCall_1 (
      \id_14 ,
      \id_14 ,
      \id_14 ,
      \id_14
  );
endmodule
