# Compile of control.vhd was successful.
# Compile of datapath.vhd failed with 15 errors.
# Compile of dmem.vhd was successful.
# Compile of imem.vhd was successful.
# Compile of mips.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of pcplus4.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of top.vhd was successful.
# Compile of ual.vhd was successful.
# Compile of unite.vhd was successful.
# 13 compiles, 1 failed with 15 errors.
# Compile of control.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of dmem.vhd was successful.
# Compile of imem.vhd was successful.
# Compile of mips.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of pcplus4.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of top.vhd was successful.
# Compile of ual.vhd was successful.
# Compile of unite.vhd was successful.
# 13 compiles, 0 failed with no errors.
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 07:40:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 07:40:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 07:40:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 07:40:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 07:40:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 07:40:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 07:40:26 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:26 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 07:40:26 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:26 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 07:40:26 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:26 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 07:40:26 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:26 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 07:40:26 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:26 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 07:40:26 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:40:26 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 07:40:26 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Top 
# Start time: 07:40:26 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 07:42:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 07:42:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 07:42:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 07:42:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 07:42:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 07:42:45 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 07:42:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 07:42:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 07:42:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 07:42:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 07:42:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 07:42:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:42:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 07:42:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:42:46 on Aug 01,2024, Elapsed time: 0:02:20
# Errors: 0, Warnings: 12
# vsim Top 
# Start time: 07:42:46 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/ALU_INSTRUCTION
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 07:44:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 07:44:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 07:44:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 07:44:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 07:44:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 07:44:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 07:44:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 07:44:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 07:44:25 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 07:44:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 07:44:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 07:44:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:44:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 07:44:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:44:26 on Aug 01,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 7
# vsim Top 
# Start time: 07:44:26 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_SrcA
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_SrcB
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_AluResult
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_AluControl
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 07:46:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 07:46:59 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:46:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 07:46:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:47:00 on Aug 01,2024, Elapsed time: 0:02:34
# Errors: 0, Warnings: 7
# vsim Top 
# Start time: 07:47:00 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 07:50:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:50:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 07:50:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:50:57 on Aug 01,2024, Elapsed time: 0:03:57
# Errors: 0, Warnings: 7
# vsim Top 
# Start time: 07:50:57 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/IF_ID_Instruction
add wave -position end  sim:/top/mips_inst/data_path_inst/IF_ID_Instruction
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 07:52:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 07:52:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 07:52:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 07:52:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 07:52:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 07:52:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 07:52:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 07:52:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 07:52:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 07:52:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 07:52:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 07:52:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:52:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 07:52:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:52:59 on Aug 01,2024, Elapsed time: 0:02:02
# Errors: 0, Warnings: 7
# vsim Top 
# Start time: 07:52:59 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_rd1
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_rd2

add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_rd1


do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 07:55:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 07:55:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 07:55:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 07:55:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 07:55:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 07:55:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 07:55:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 07:55:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 07:55:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 07:55:06 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 07:55:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 07:55:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:55:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 07:55:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:55:08 on Aug 01,2024, Elapsed time: 0:02:09
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 07:55:08 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 07:56:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 07:56:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 07:56:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 07:56:23 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 07:56:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 07:56:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 07:56:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 07:56:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 07:56:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 07:56:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 07:56:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 07:56:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:56:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 07:56:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:56:26 on Aug 01,2024, Elapsed time: 0:01:18
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 07:56:26 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 440 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 480 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 1  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 07:57:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 07:57:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:57:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 07:57:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:57:42 on Aug 01,2024, Elapsed time: 0:01:16
# Errors: 0, Warnings: 13
# vsim Top 
# Start time: 07:57:42 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
# WARNING: No extended dataflow license exists
add wave -position end  sim:/top/mips_inst/data_path_inst/WB_Result
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_AluResult
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:00:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:00:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:00:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:00:45 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:00:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:00:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:00:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:00:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:00:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:00:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:00:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:00:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:00:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:00:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:00:48 on Aug 01,2024, Elapsed time: 0:03:06
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:00:48 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:01:38 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:01:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:01:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:01:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:01:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:01:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:01:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:01:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:01:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:01:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:01:39 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:01:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:01:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:01:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:01:40 on Aug 01,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:01:40 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:02:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:02:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:02:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:02:40 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:02:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:02:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:02:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:02:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:02:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:02:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:02:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:02:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:02:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:02:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:02:42 on Aug 01,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:02:42 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:05:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:05:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:05:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:05:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:05:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:05:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:05:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:05:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:05:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:05:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:05:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:05:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:05:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:05:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:05:36 on Aug 01,2024, Elapsed time: 0:02:54
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:05:36 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:06:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:06:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:06:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:06:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:06:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:06:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:06:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:06:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:06:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:06:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:06:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:06:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:06:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:06:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:06:32 on Aug 01,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 7
# vsim Top 
# Start time: 08:06:32 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/mem
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:08:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:08:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:08:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:08:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:08:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:08:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:08:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:08:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:08:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:08:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:08:47 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:08:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:08:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:08:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:08:48 on Aug 01,2024, Elapsed time: 0:02:16
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:08:48 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:09:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:09:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:09:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:09:49 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:09:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:09:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:09:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:09:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:09:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:09:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:09:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:09:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:09:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:09:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:09:53 on Aug 01,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:09:53 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** UI-Msg: (vish-4014) No objects found matching '/top/mips_inst/data_path_inst/RegFile_inst/mem(3:5)'.
# Error in macro ./mips.do line 34
# ** UI-Msg: (vish-4014) No objects found matching '/top/mips_inst/data_path_inst/RegFile_inst/mem(3:5)'.
#     while executing
# "add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/mem(3:5)"
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/mem
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:10:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:10:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:10:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:10:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:10:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:10:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:10:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:10:13 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:10:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:10:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:10:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:10:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:10:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:10:16 on Aug 01,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 1
# vsim Top 
# Start time: 08:10:16 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:10:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:10:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:10:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:10:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:10:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:10:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:10:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:10:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:10:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:10:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:10:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:10:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:10:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:10:58 on Aug 01,2024, Elapsed time: 0:00:42
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:10:58 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 140 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 160 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 280 ns  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 280 ns  Iteration: 1  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 520 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:27 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:11:27 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:27 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:11:27 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:27 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:11:27 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:27 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:11:27 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:27 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:11:27 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:27 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:11:28 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:11:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:11:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:11:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:11:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:11:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:11:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:11:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:11:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:11:30 on Aug 01,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 14
# vsim Top 
# Start time: 08:11:30 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
quit -sim
# End time: 08:14:04 on Aug 01,2024, Elapsed time: 0:02:34
# Errors: 0, Warnings: 8
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:14:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:14:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:14:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:14:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:14:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:14:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:14:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:14:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:14:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:14:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:14:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:14:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:14:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Top 
# Start time: 08:14:08 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
quit -sim
# End time: 08:14:44 on Aug 01,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 8
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:14:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:14:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:14:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:14:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:14:49 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:14:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:14:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:14:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:14:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:14:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:14:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:14:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:14:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:14:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Top 
# Start time: 08:14:49 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_AluResult
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_ForwardA
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:17:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:17:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:17:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:17:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:17:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:17:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:17:23 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:17:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:17:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:17:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:17:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:17:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:17:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:17:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:17:24 on Aug 01,2024, Elapsed time: 0:02:35
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:17:24 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_RegWrite
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_WriteReg
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_rs
restart -f
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:20:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:20:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:20:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:20:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:20:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:20:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:20:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:20:07 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:20:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:20:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:20:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:20:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:20:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:20:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:20:09 on Aug 01,2024, Elapsed time: 0:02:45
# Errors: 0, Warnings: 1
# vsim Top 
# Start time: 08:20:09 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position 20  sim:/top/mips_inst/data_path_inst/ID_rs
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:22:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:22:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:22:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:22:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:22:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:22:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:22:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:22:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:22:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:22:34 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:22:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:22:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:22:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:22:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:22:35 on Aug 01,2024, Elapsed time: 0:02:26
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:22:35 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:23:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:23:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:23:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:23:30 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:23:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:23:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:23:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:23:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:23:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:23:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:23:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:23:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:23:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:23:31 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 08:23:33 on Aug 01,2024, Elapsed time: 0:00:58
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:23:33 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:24:46 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:24:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:24:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:24:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:24:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:24:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:24:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:24:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:24:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:24:47 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:24:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:24:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:24:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:24:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:24:48 on Aug 01,2024, Elapsed time: 0:01:15
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:24:48 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 140 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 160 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ns  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 440 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 480 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 520 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 1  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:35 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:25:35 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:35 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:25:35 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:35 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:25:35 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:35 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:25:35 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:35 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:25:35 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:35 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:25:35 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:35 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:25:35 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:35 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:25:35 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:35 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:25:36 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:25:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:25:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:25:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:25:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:25:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:25:37 on Aug 01,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 21
# vsim Top 
# Start time: 08:25:37 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:27:37 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:27:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:27:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:27:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:27:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:27:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:27:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# ** Warning: datapath.vhd(204): (vcom-1272) Length of expected is 5; length of slice name is 26.
# End time: 08:27:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:27:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:27:38 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:27:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:27:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:27:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:27:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:27:41 on Aug 01,2024, Elapsed time: 0:02:04
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:27:41 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 5 (4 downto 0). Right is 26 (25 downto 0).
#    Time: 20 ns  Iteration: 0  Process: /top/mips_inst/data_path_inst/line__172 File: datapath.vhd
# Fatal error in Process line__172 at datapath.vhd line 204
# 
# HDL call sequence:
# Stopped at datapath.vhd 204 Process line__172
# 
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:28:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:28:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:28:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:28:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:28:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:28:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:28:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:28:07 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:28:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:28:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:28:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:28:08 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:28:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:28:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:28:11 on Aug 01,2024, Elapsed time: 0:00:30
# Errors: 1, Warnings: 5
# vsim Top 
# Start time: 08:28:11 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_Regdst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:30:19 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:30:19 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:30:19 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:30:19 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:30:19 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:30:19 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:30:20 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:20 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:30:20 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:20 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:30:20 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:20 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:30:20 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:20 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:30:20 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:20 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:30:20 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:30:20 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:30:20 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:30:22 on Aug 01,2024, Elapsed time: 0:02:11
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:30:22 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:35:50 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:35:50 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:35:50 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:35:50 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:35:50 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:35:50 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:35:50 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:35:50 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:35:51 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:51 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:35:51 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:51 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:35:51 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:51 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:35:51 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:35:51 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:35:51 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:35:53 on Aug 01,2024, Elapsed time: 0:05:31
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:35:53 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 80 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 140 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 160 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 200 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 220 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 280 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 420 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 440 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 460 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 480 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 520 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 540 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 560 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 580 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 620 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 3  Instance: /top/imem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:36:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:36:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:36:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:36:28 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:28 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:36:29 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:36:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:36:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:36:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:36:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:36:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:36:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:36:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:36:29 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:36:29 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:36:32 on Aug 01,2024, Elapsed time: 0:00:39
# Errors: 0, Warnings: 37
# vsim Top 
# Start time: 08:36:32 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:37:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:37:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:37:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:37:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:37:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:37:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:37:31 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:37:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:37:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:37:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:37:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:37:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:37:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:37:34 on Aug 01,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:37:34 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 160 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 1  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 440 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 460 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 480 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 560 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 580 ns  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 580 ns  Iteration: 1  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:38:03 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:38:04 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:04 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:38:04 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:04 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:38:04 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:04 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:38:04 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:04 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:38:04 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:04 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:38:04 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:04 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:38:04 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:04 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:38:04 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:04 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:38:04 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:38:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:38:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:38:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:38:06 on Aug 01,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 19
# vsim Top 
# Start time: 08:38:06 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:38:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:38:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:38:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:38:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:38:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:38:40 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:38:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:38:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:38:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:38:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:38:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:38:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:38:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:38:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:38:42 on Aug 01,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 7
# vsim Top 
# Start time: 08:38:42 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:42:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:42:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:42:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:42:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:42:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:42:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:42:11 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:42:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:42:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:42:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:42:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:42:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:42:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:42:13 on Aug 01,2024, Elapsed time: 0:03:31
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:42:13 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:43:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:43:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:43:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:43:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:43:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:43:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:43:49 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:43:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:43:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:43:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:43:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:43:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:43:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:43:51 on Aug 01,2024, Elapsed time: 0:01:38
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:43:51 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/UAL_inst/ualControl
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:44:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:44:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:44:37 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:44:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:44:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:44:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:44:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:44:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:44:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:44:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:44:38 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:44:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:44:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:44:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:44:39 on Aug 01,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:44:39 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/Instruction
add wave -position end  sim:/top/Instruction(5:0)
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_AluControl
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_AluResult
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:47:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:47:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:47:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:47:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:47:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:47:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:47:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:47:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:47:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:47:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:47:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:47:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:47:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:47:34 on Aug 01,2024, Elapsed time: 0:02:55
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:47:34 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_AluResult
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:52 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:48:52 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:48:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:48:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:48:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:48:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:48:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:48:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:48:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:48:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:48:54 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:48:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:48:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:48:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:48:55 on Aug 01,2024, Elapsed time: 0:01:21
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:48:55 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/UAL_inst/srcA
add wave -position end  sim:/top/mips_inst/data_path_inst/UAL_inst/srcB
add wave -position end  sim:/top/mips_inst/data_path_inst/UAL_inst/srcAMux
add wave -position end  sim:/top/mips_inst/data_path_inst/UAL_inst/srcBMux
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:52 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:50:52 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:52 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:50:52 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:52 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:50:52 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:52 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:50:53 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:50:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:50:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:50:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:50:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:50:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:50:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:50:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:50:54 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:50:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:50:56 on Aug 01,2024, Elapsed time: 0:02:01
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:50:56 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end sim:/top/mips_inst/data_path_inst/RegFile_inst/*
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:51:47 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:51:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:51:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:51:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:51:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:51:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:51:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:51:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:51:48 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:51:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:51:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:51:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:51:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:51:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:51:51 on Aug 01,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 08:51:51 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Error: invalid command name "sim:/top/mips_inst/data_path_inst/RegFile_inst/mem"
# Error in macro ./mips.do line 29
# invalid command name "sim:/top/mips_inst/data_path_inst/RegFile_inst/mem"
#     while executing
# "sim:/top/mips_inst/data_path_inst/RegFile_inst/mem"
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/mem
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 08:52:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 08:52:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 08:52:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 08:52:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 08:52:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 08:52:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 08:52:17 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:17 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 08:52:17 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:17 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 08:52:17 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:17 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 08:52:17 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:17 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 08:52:17 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:17 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 08:52:17 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:17 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 08:52:17 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:52:19 on Aug 01,2024, Elapsed time: 0:00:28
# Errors: 1, Warnings: 1
# vsim Top 
# Start time: 08:52:19 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end sim:/top/mips_inst/data_path_inst/*
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:00:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:00:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:00:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:00:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:00:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:00:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:00:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:00:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:00:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:00:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:00:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:00:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:00:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:00:56 on Aug 01,2024, Elapsed time: 0:08:37
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:00:56 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do<
# Cannot open macro file: mips.do<
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:02:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:02:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:02:12 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:02:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:02:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:02:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:02:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:02:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:02:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:02:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:02:13 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:02:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:02:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:02:14 on Aug 01,2024, Elapsed time: 0:01:18
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:02:14 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do<
# Cannot open macro file: mips.do<
do mips.do<
# Cannot open macro file: mips.do<
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:29:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:29:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:29:55 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:29:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:29:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:29:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:29:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:29:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:29:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:29:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:29:56 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:29:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:29:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:29:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:29:57 on Aug 01,2024, Elapsed time: 0:27:43
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:29:57 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:30:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:30:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:30:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:30:07 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:30:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:30:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:30:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:30:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:30:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:30:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:30:08 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:30:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:30:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:30:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:30:09 on Aug 01,2024, Elapsed time: 0:00:12
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:30:09 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/ReadData_s
add wave -radix decimal -position end  sim:/top/ReadData_s 
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:41:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:41:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:41:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:41:45 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:45 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:41:46 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:41:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:41:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:41:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:41:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:41:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:41:46 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:46 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:41:47 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:41:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:41:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:41:48 on Aug 01,2024, Elapsed time: 0:11:39
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:41:48 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# Bad -radix option "decimal-position". Use binary, octal, decimal, signed, unsigned, hexadecimal, ascii or default.
# ** UI-Msg: (vish-4014) No objects found matching 'end'.
# Error in macro ./mips.do line 22
# Bad -radix option "decimal-position". Use binary, octal, decimal, signed, unsigned, hexadecimal, ascii or default.
# ** UI-Msg: (vish-4014) No objects found matching 'end'.
#     while executing
# "add wave -radix decimal-position end  sim:/top/AluResult"
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:42:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:42:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:42:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:42:07 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:42:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:42:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:42:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:42:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:42:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:42:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:42:08 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:42:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:08 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:42:08 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:42:09 on Aug 01,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 1
# vsim Top 
# Start time: 09:42:09 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/PC
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:43:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:43:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:43:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:43:23 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:43:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:43:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:43:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:43:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:43:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:43:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:43:24 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:43:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:43:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:43:25 on Aug 01,2024, Elapsed time: 0:01:16
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:43:25 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_rd2
add wave -position end  sim:/top/mips_inst/data_path_inst/WB_Result
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_AluResult
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:45:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:45:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:45:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:45:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:45:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:45:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:45:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:45:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:45:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:45:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:45:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:45:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:45:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:45:35 on Aug 01,2024, Elapsed time: 0:02:10
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:45:35 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/IF_ID_Instruction
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:46:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:46:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:46:38 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:46:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:46:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:46:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:46:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:46:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:46:38 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:38 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:46:39 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:46:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:46:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:46:39 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:46:39 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:46:40 on Aug 01,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:46:40 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:21 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:47:21 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:21 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:47:21 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:21 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:47:21 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:21 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:47:22 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:47:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:47:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:47:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:47:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:47:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:47:22 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:22 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:47:23 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:47:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:47:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:47:24 on Aug 01,2024, Elapsed time: 0:00:44
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:47:24 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/mem
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/mem(7)
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/mem(2)
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/mem(5)
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:49:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:49:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:49:05 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:05 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:49:06 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:49:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:49:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:49:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:49:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:49:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:49:06 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:06 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:49:07 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:49:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:07 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:49:07 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:49:08 on Aug 01,2024, Elapsed time: 0:01:44
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:49:08 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:51:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:51:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:51:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:51:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:51:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:51:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:51:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:51:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:51:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:51:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:51:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:51:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:51:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:51:36 on Aug 01,2024, Elapsed time: 0:02:28
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:51:36 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:09 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:52:09 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:09 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:52:10 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:52:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:52:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:52:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:52:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:52:11 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:52:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:52:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:52:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:52:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:52:12 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:52:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:52:13 on Aug 01,2024, Elapsed time: 0:00:37
# Errors: 0, Warnings: 7
# vsim Top 
# Start time: 09:52:13 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 140 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 160 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 280 ns  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 280 ns  Iteration: 1  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 520 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:52:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:52:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:52:40 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:52:41 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:52:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:52:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:52:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:52:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:52:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:52:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:52:42 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:52:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:52:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:52:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:52:43 on Aug 01,2024, Elapsed time: 0:00:30
# Errors: 0, Warnings: 14
# vsim Top 
# Start time: 09:52:43 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 80 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 120 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 140 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 160 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 180 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 200 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 220 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 240 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 260 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 280 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 340 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 420 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 440 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 460 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 480 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 520 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 540 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 560 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 580 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 620 ns  Iteration: 3  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 3  Instance: /top/imem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:53:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:53:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:53:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:53:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:53:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:53:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:53:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:53:03 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:53:03 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:53:03 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:53:03 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:53:03 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:53:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:53:03 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:53:05 on Aug 01,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 37
# vsim Top 
# Start time: 09:53:05 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/IF_ID_Instruction
add wave -position end  sim:/top/mips_inst/data_path_inst/IF_ID_Instruction(20:16)
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_EX_rt
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:52 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:55:52 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:52 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:55:53 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:55:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:55:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:55:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:55:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:55:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:55:53 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:53 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:55:54 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:55:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:55:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:55:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:54 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:55:54 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:55:56 on Aug 01,2024, Elapsed time: 0:02:51
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:55:56 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/ALU_INSTRUCTION
add wave -position end  sim:/top/mips_inst/data_path_inst/ALU_INSTRUCTION
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:57:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:57:11 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:57:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:57:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:57:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:57:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:57:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:57:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:57:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:57:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:57:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:57:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:57:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:57:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:57:13 on Aug 01,2024, Elapsed time: 0:01:17
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:57:13 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_ForwardB
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:58:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:58:24 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:58:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:58:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:58:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:58:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:58:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:58:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:58:25 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:58:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:58:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:58:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:58:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:58:27 on Aug 01,2024, Elapsed time: 0:01:14
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:58:27 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_WriteReg
add wave -position end  sim:/top/mips_inst/data_path_inst/MEM_WB_WriteReg
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 09:59:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 09:59:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 09:59:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 09:59:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 09:59:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 09:59:44 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 09:59:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 09:59:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 09:59:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 09:59:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 09:59:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 09:59:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:59:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 09:59:45 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:59:46 on Aug 01,2024, Elapsed time: 0:01:19
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 09:59:46 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/mem
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:00:43 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:00:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:00:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:00:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:00:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:00:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:00:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:00:44 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:00:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:00:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:00:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:00:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:00:44 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:00:44 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:00:46 on Aug 01,2024, Elapsed time: 0:01:00
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 10:00:46 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:35 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:01:36 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:01:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:01:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:01:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:01:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:01:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:36 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:01:36 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:01:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:01:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:01:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:01:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:01:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:37 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:01:37 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:01:39 on Aug 01,2024, Elapsed time: 0:00:53
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 10:01:39 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:01:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:01:56 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:01:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:01:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:01:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:01:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:01:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:01:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:01:57 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:01:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:01:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:01:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:01:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:01:59 on Aug 01,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 10:01:59 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end sim:/top/mips_inst/data_path_inst/RegFile_inst/*
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/ra1
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/ra2
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/rd1
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/rd2
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/wa
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/wd
add wave -position end  sim:/top/mips_inst/data_path_inst/RegFile_inst/we
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:04:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:04:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:04:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:04:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:04:55 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:55 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:04:56 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:04:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:04:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:04:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:04:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:04:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:56 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:04:56 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:04:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:04:58 on Aug 01,2024, Elapsed time: 0:02:59
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 10:04:58 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 640 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:47 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:06:47 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:06:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:06:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:06:48 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:48 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:06:49 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:06:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:06:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:06:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:06:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:06:49 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:49 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:06:50 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:06:50 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:06:50 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:06:50 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:06:51 on Aug 01,2024, Elapsed time: 0:01:53
# Errors: 0, Warnings: 8
# vsim Top 
# Start time: 10:06:51 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:08:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:08:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:08:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:08:58 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:08:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:08:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:08:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:08:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:08:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:08:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:08:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:08:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:08:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:08:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:09:00 on Aug 01,2024, Elapsed time: 0:02:09
# Errors: 0, Warnings: 6
# vsim Top 
# Start time: 10:09:00 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do<
# Cannot open macro file: mips.do<
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:10:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:10:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:10:23 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:23 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:10:24 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:10:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:10:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:10:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:10:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:10:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:10:24 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:24 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:10:25 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:10:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:25 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:10:25 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:10:26 on Aug 01,2024, Elapsed time: 0:01:26
# Errors: 0, Warnings: 6
# vsim Top 
# Start time: 10:10:26 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_AluResult
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_preSrcB
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_MemWrite
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_MEM_MemRead
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:19:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:19:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:19:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:19:02 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:19:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:19:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:19:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:19:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:19:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:19:03 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:19:03 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:19:03 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:03 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:19:03 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:19:04 on Aug 01,2024, Elapsed time: 0:08:38
# Errors: 0, Warnings: 6
# vsim Top 
# Start time: 10:19:04 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:21:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:21:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:21:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:21:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:21:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:21:43 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:21:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:21:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:21:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:21:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:43 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# ** Error: imem.vhd(59): (vcom-1144) Value 32 (of type std.STANDARD.INTEGER) is out of range 0 to 31.
# ** Error: imem.vhd(27): (vcom-1192) Array length is 32; aggregate length is 33.
# ** Note: imem.vhd(66): VHDL Compiler exiting
# End time: 10:21:43 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./mips.do line 13
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work imem.vhd"
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:21:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:22:00 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:22:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:22:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:22:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:22:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:22:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:22:01 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:22:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:22:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:22:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:22:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:22:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:22:02 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:22:03 on Aug 01,2024, Elapsed time: 0:02:59
# Errors: 1, Warnings: 6
# vsim Top 
# Start time: 10:22:03 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:24:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:24:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:24:01 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:24:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:24:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:24:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:24:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:24:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:24:02 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:24:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:24:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:24:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:24:02 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:24:02 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:24:04 on Aug 01,2024, Elapsed time: 0:02:01
# Errors: 0, Warnings: 6
# vsim Top 
# Start time: 10:24:04 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position insertpoint  \
sim:/top/mips_inst/data_path_inst/MEM_WB_AluResult
add wave -position insertpoint  \
sim:/top/mips_inst/data_path_inst/ID_EX_Regdst
add wave -position insertpoint  \
sim:/top/mips_inst/data_path_inst/EX_PCSrc
add wave -position insertpoint  \
sim:/top/mips_inst/data_path_inst/EX_PCBranch
add wave -position insertpoint  \
sim:/top/mips_inst/data_path_inst/ID_PCJump
add wave -position end  sim:/top/mips_inst/data_path_inst/ID_PCJump
add wave -position end  sim:/top/mips_inst/data_path_inst/EX_PCBranch
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:27:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:27:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:27:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:27:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:27:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:32 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:27:32 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:27:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:27:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:27:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:27:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:27:33 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:33 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:27:34 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:34 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:27:34 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:27:36 on Aug 01,2024, Elapsed time: 0:03:32
# Errors: 0, Warnings: 6
# vsim Top 
# Start time: 10:27:37 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/IF_ID_Instruction
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:31:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:31:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:31:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:31:57 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:57 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:31:58 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:31:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:31:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:31:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:31:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:31:58 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:58 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:31:59 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:31:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:31:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:32:00 on Aug 01,2024, Elapsed time: 0:04:23
# Errors: 0, Warnings: 6
# vsim Top 
# Start time: 10:32:00 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 360 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:17 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:35:17 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:17 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:35:17 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:17 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:35:18 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:18 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:35:18 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:18 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:35:18 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:18 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:35:18 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:18 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:35:18 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:18 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:35:18 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:18 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:35:19 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:35:19 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:35:19 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:35:19 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:35:19 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:35:19 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:35:21 on Aug 01,2024, Elapsed time: 0:03:21
# Errors: 0, Warnings: 6
# vsim Top 
# Start time: 10:35:21 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 540 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:37:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:37:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:37:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:37:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:37:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:37:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:13 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:37:13 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:14 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:37:14 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:14 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:37:14 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:14 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:37:14 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:14 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:37:14 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:14 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:37:14 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:37:14 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:37:15 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:37:16 on Aug 01,2024, Elapsed time: 0:01:55
# Errors: 0, Warnings: 7
# vsim Top 
# Start time: 10:37:16 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 540 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:42:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:42:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:42:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:42:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:42:30 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:30 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:42:31 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:42:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:42:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:42:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:42:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:31 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# ** Error: imem.vhd(59): (vcom-1144) Value 32 (of type std.STANDARD.INTEGER) is out of range 0 to 31.
# ** Error: imem.vhd(27): (vcom-1192) Array length is 32; aggregate length is 33.
# ** Note: imem.vhd(66): VHDL Compiler exiting
# End time: 10:42:31 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./mips.do line 13
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work imem.vhd"
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:40 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:42:41 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:42:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:42:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:42:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:42:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:42:41 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:41 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:42:42 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:42:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:42:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:42:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:42 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# ** Error: imem.vhd(59): (vcom-1144) Value 32 (of type std.STANDARD.INTEGER) is out of range 0 to 31.
# ** Error: imem.vhd(27): (vcom-1192) Array length is 32; aggregate length is 33.
# ** Error (suppressible): imem.vhd(64): (vcom-1272) Length of expected is 33; length of actual is 32.
# ** Note: imem.vhd(66): VHDL Compiler exiting
# End time: 10:42:42 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./mips.do line 13
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work imem.vhd"
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:42:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:42:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:42:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:42:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:42:59 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:42:59 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:43:00 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:43:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:43:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:43:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:43:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:43:00 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:00 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:43:01 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:01 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:43:01 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:43:02 on Aug 01,2024, Elapsed time: 0:05:46
# Errors: 2, Warnings: 7
# vsim Top 
# Start time: 10:43:02 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 540 ns  Iteration: 2  Instance: /top/dmem_inst
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:14 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:50:14 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:14 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:50:14 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:14 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:50:15 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:15 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:50:15 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:15 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:50:15 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:15 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:50:15 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:15 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:50:15 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:15 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:50:15 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:50:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:50:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:50:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:50:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:16 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:50:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:50:18 on Aug 01,2024, Elapsed time: 0:07:16
# Errors: 0, Warnings: 7
# vsim Top 
# Start time: 10:50:18 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
add wave -position end  sim:/top/mips_inst/data_path_inst/IF_ID_Instruction
do mips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work unite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite
# -- Compiling architecture rtl of unite
# End time: 10:52:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2
# -- Compiling architecture rtl of mux2
# End time: 10:52:10 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:10 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux3
# -- Compiling architecture rtl of mux3
# End time: 10:52:11 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 10:52:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work pcplus4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Plus4
# -- Compiling architecture rtl of PC_Plus4
# End time: 10:52:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture RegFile_arch of RegFile
# End time: 10:52:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work ual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL
# -- Compiling architecture rtl of UAL
# End time: 10:52:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture rtl of datapath
# -- Loading entity PC
# -- Loading entity PC_Plus4
# -- Loading entity RegFile
# -- Loading entity UAL
# -- Loading entity unite
# End time: 10:52:11 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:11 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control of control
# End time: 10:52:12 on Aug 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work mips.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mips
# -- Compiling architecture rtl of mips
# -- Loading entity control
# -- Loading entity datapath
# End time: 10:52:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imem
# -- Compiling architecture imem_arch of imem
# End time: 10:52:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work dmem.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture dmem_arch of dmem
# End time: 10:52:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:12 on Aug 01,2024
# vcom -reportprogress 300 -93 -work work top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture rtl of top
# -- Loading entity imem
# -- Loading entity mips
# -- Loading package MATH_REAL
# -- Loading entity dmem
# End time: 10:52:12 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:52:14 on Aug 01,2024, Elapsed time: 0:01:56
# Errors: 0, Warnings: 6
# vsim Top 
# Start time: 10:52:14 on Aug 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(rtl)
# Loading work.imem(imem_arch)
# Loading work.mips(rtl)
# Loading work.control(control)
# Loading work.datapath(rtl)
# Loading work.pc(rtl)
# Loading work.pc_plus4(rtl)
# Loading work.regfile(regfile_arch)
# Loading work.ual(rtl)
# Loading work.unite(rtl)
# Loading work.dmem(dmem_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/mips_inst/data_path_inst/RegFile_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top/imem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 380 ns  Iteration: 2  Instance: /top/dmem_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 700 ns  Iteration: 2  Instance: /top/dmem_inst
