Analysis & Elaboration report for datapath
Mon Dec 04 00:18:25 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Signed_Extender:se6
  5. Parameter Settings for User Entity Instance: Signed_Extender:se9
  6. Parameter Settings for User Entity Instance: Register_N:reg16_t1
  7. Parameter Settings for User Entity Instance: Register_N:reg16_t2
  8. Parameter Settings for User Entity Instance: Register_N:reg16_t3
  9. Parameter Settings for User Entity Instance: Register_N:reg16_t4
 10. Parameter Settings for User Entity Instance: Register_N:reg3
 11. Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:0:reg
 12. Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:1:reg
 13. Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:2:reg
 14. Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:3:reg
 15. Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:4:reg
 16. Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:5:reg
 17. Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:6:reg
 18. Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:7:reg
 19. Analysis & Elaboration Settings
 20. Port Connectivity Checks: "Decoder_1_To_2:dec1to2"
 21. Port Connectivity Checks: "Decoder_2_To_4:dec2to4"
 22. Port Connectivity Checks: "Decoder_3_To_8:dec3to8"
 23. Port Connectivity Checks: "Register_N:reg3"
 24. Port Connectivity Checks: "Register_N:reg16_t1"
 25. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Dec 04 00:18:25 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; datapath                                    ;
; Top-level Entity Name              ; datapath                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Signed_Extender:se6 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; input_size     ; 6     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Signed_Extender:se9 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; input_size     ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_N:reg16_t1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; size           ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_N:reg16_t2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; size           ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_N:reg16_t3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; size           ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_N:reg16_t4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; size           ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_N:reg3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 3     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:0:reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:1:reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:2:reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:3:reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:4:reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:5:reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:6:reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:rf|Register_N:\register_gen:7:reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; datapath           ; datapath           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decoder_1_To_2:dec1to2"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decoder_2_To_4:dec2to4"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decoder_3_To_8:dec3to8"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_N:reg3"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_N:reg16_t1"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; output[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 04 00:18:02 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-Behavioural File: C:/Users/dattarajsalunkhe/datapath/Memory.vhd Line: 13
    Info (12023): Found entity 1: Memory File: C:/Users/dattarajsalunkhe/datapath/Memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file signed_extender.vhd
    Info (12022): Found design unit 1: Signed_Extender-Struct File: C:/Users/dattarajsalunkhe/datapath/Signed_Extender.vhd Line: 10
    Info (12023): Found entity 1: Signed_Extender File: C:/Users/dattarajsalunkhe/datapath/Signed_Extender.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: Register_N-Behavioural File: C:/Users/dattarajsalunkhe/datapath/Register.vhd Line: 15
    Info (12023): Found entity 1: Register_N File: C:/Users/dattarajsalunkhe/datapath/Register.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file programmer_register.vhd
    Info (12022): Found design unit 1: Register_File-Behavioural File: C:/Users/dattarajsalunkhe/datapath/Programmer_Register.vhd Line: 15
    Info (12023): Found entity 1: Register_File File: C:/Users/dattarajsalunkhe/datapath/Programmer_Register.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file left_shifter.vhd
    Info (12022): Found design unit 1: Left_Shifter-Struct File: C:/Users/dattarajsalunkhe/datapath/Left_Shifter.vhd Line: 10
    Info (12023): Found entity 1: Left_Shifter File: C:/Users/dattarajsalunkhe/datapath/Left_Shifter.vhd Line: 5
Info (12021): Found 4 design units, including 1 entities, in source file generic_mux.vhd
    Info (12022): Found design unit 1: mux_p File: C:/Users/dattarajsalunkhe/datapath/Generic_Mux.vhd Line: 4
    Info (12022): Found design unit 2: mux_p-body File: C:/Users/dattarajsalunkhe/datapath/Generic_Mux.vhd Line: 8
    Info (12022): Found design unit 3: N_Sel_Mux-syn File: C:/Users/dattarajsalunkhe/datapath/Generic_Mux.vhd Line: 26
    Info (12023): Found entity 1: N_Sel_Mux File: C:/Users/dattarajsalunkhe/datapath/Generic_Mux.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file decoder_3_to_8.vhdl
    Info (12022): Found design unit 1: Decoder_3_To_8-dec File: C:/Users/dattarajsalunkhe/datapath/Decoder_3_To_8.vhdl Line: 10
    Info (12023): Found entity 1: Decoder_3_To_8 File: C:/Users/dattarajsalunkhe/datapath/Decoder_3_To_8.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder_2_to_4.vhdl
    Info (12022): Found design unit 1: Decoder_2_To_4-dec File: C:/Users/dattarajsalunkhe/datapath/Decoder_2_To_4.vhdl Line: 10
    Info (12023): Found entity 1: Decoder_2_To_4 File: C:/Users/dattarajsalunkhe/datapath/Decoder_2_To_4.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder_1_to_2.vhdl
    Info (12022): Found design unit 1: Decoder_1_To_2-dec File: C:/Users/dattarajsalunkhe/datapath/Decoder_1_To_2.vhdl Line: 10
    Info (12023): Found entity 1: Decoder_1_To_2 File: C:/Users/dattarajsalunkhe/datapath/Decoder_1_To_2.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-Struct File: C:/Users/dattarajsalunkhe/datapath/ALU.vhd Line: 24
    Info (12023): Found entity 1: ALU File: C:/Users/dattarajsalunkhe/datapath/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-path File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 10
    Info (12023): Found entity 1: datapath File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 4
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(89): object "o_de38" assigned a value but never read File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(91): object "o_reg3" assigned a value but never read File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(92): object "o_de24" assigned a value but never read File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 92
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(93): object "o_de12" assigned a value but never read File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 93
Warning (10492): VHDL Process Statement warning at datapath.vhd(162): signal "o_rfd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 162
Warning (10492): VHDL Process Statement warning at datapath.vhd(163): signal "mem_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 163
Warning (10492): VHDL Process Statement warning at datapath.vhd(164): signal "o_rfd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 164
Warning (10492): VHDL Process Statement warning at datapath.vhd(166): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 166
Warning (10492): VHDL Process Statement warning at datapath.vhd(180): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 180
Warning (10492): VHDL Process Statement warning at datapath.vhd(181): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 181
Warning (10492): VHDL Process Statement warning at datapath.vhd(182): signal "o_rfd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 182
Warning (10492): VHDL Process Statement warning at datapath.vhd(183): signal "o_rfd2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 183
Warning (10492): VHDL Process Statement warning at datapath.vhd(196): signal "o_reg16_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 196
Warning (10492): VHDL Process Statement warning at datapath.vhd(197): signal "o_reg16_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 197
Warning (10492): VHDL Process Statement warning at datapath.vhd(198): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 198
Warning (10492): VHDL Process Statement warning at datapath.vhd(199): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 199
Warning (10492): VHDL Process Statement warning at datapath.vhd(209): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 209
Warning (10492): VHDL Process Statement warning at datapath.vhd(212): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 212
Warning (10492): VHDL Process Statement warning at datapath.vhd(213): signal "o_reg16_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 213
Warning (10492): VHDL Process Statement warning at datapath.vhd(226): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 226
Warning (10492): VHDL Process Statement warning at datapath.vhd(227): signal "o_se6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 227
Warning (10492): VHDL Process Statement warning at datapath.vhd(228): signal "o_reg16_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 228
Warning (10492): VHDL Process Statement warning at datapath.vhd(229): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 229
Warning (10492): VHDL Process Statement warning at datapath.vhd(230): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 230
Warning (10492): VHDL Process Statement warning at datapath.vhd(243): signal "o_reg16_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 243
Warning (10492): VHDL Process Statement warning at datapath.vhd(244): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 244
Warning (10492): VHDL Process Statement warning at datapath.vhd(245): signal "o_se6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 245
Warning (10492): VHDL Process Statement warning at datapath.vhd(246): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 246
Warning (10492): VHDL Process Statement warning at datapath.vhd(259): signal "o_reg16_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 259
Warning (10492): VHDL Process Statement warning at datapath.vhd(260): signal "mem_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 260
Warning (10492): VHDL Process Statement warning at datapath.vhd(261): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 261
Warning (10492): VHDL Process Statement warning at datapath.vhd(274): signal "o_reg16_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 274
Warning (10492): VHDL Process Statement warning at datapath.vhd(275): signal "o_reg16_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 275
Warning (10492): VHDL Process Statement warning at datapath.vhd(288): signal "o_reg16_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 288
Warning (10492): VHDL Process Statement warning at datapath.vhd(289): signal "o_reg16_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 289
Warning (10492): VHDL Process Statement warning at datapath.vhd(290): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 290
Warning (10492): VHDL Process Statement warning at datapath.vhd(291): signal "alu_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 291
Warning (10492): VHDL Process Statement warning at datapath.vhd(292): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 292
Warning (10492): VHDL Process Statement warning at datapath.vhd(306): signal "o_rfd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 306
Warning (10492): VHDL Process Statement warning at datapath.vhd(307): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 307
Warning (10492): VHDL Process Statement warning at datapath.vhd(308): signal "o_se6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 308
Warning (10492): VHDL Process Statement warning at datapath.vhd(309): signal "o_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 309
Warning (10492): VHDL Process Statement warning at datapath.vhd(310): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 310
Warning (10492): VHDL Process Statement warning at datapath.vhd(325): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 325
Warning (10492): VHDL Process Statement warning at datapath.vhd(326): signal "o_rfd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 326
Warning (10492): VHDL Process Statement warning at datapath.vhd(339): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 339
Warning (10492): VHDL Process Statement warning at datapath.vhd(340): signal "o_rfd2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 340
Warning (10492): VHDL Process Statement warning at datapath.vhd(355): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 355
Warning (10492): VHDL Process Statement warning at datapath.vhd(356): signal "o_se9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 356
Warning (10492): VHDL Process Statement warning at datapath.vhd(357): signal "o_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 357
Warning (10492): VHDL Process Statement warning at datapath.vhd(358): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 358
Warning (10492): VHDL Process Statement warning at datapath.vhd(371): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 371
Warning (10492): VHDL Process Statement warning at datapath.vhd(372): signal "o_se9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 372
Warning (10492): VHDL Process Statement warning at datapath.vhd(373): signal "o_reg16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 373
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "mem_addr", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "wenable_rf", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "wenable_reg3", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "wenable_reg16", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "wenable_reg16_2", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "wenable_reg16_3", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "wenable_reg16_4", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "m_rd", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "m_wr", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "i_reg16_2", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "i_reg16_3", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "i_reg16_4", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "mem_in", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Warning (10631): VHDL Process Statement warning at datapath.vhd(142): inferring latch(es) for signal or variable "z_in", which holds its previous value in one or more paths through the process File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "z_in" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[0]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[1]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[2]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[3]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[4]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[5]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[6]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[7]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[8]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[9]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[10]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[11]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[12]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[13]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[14]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_in[15]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[0]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[1]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[2]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[3]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[4]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[5]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[6]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[7]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[8]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[9]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[10]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[11]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[12]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[13]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[14]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_4[15]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[0]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[1]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[2]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[3]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[4]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[5]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[6]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[7]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[8]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[9]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[10]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[11]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[12]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[13]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[14]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_3[15]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[0]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[1]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[2]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[3]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[4]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[5]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[6]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[7]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[8]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[9]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[10]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[11]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[12]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[13]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[14]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "i_reg16_2[15]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "m_wr" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "m_rd" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "wenable_reg16_4" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "wenable_reg16_3" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "wenable_reg16_2" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "wenable_reg16" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "wenable_reg3" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "wenable_rf" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[0]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[1]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[2]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[3]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[4]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[5]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[6]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[7]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[8]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[9]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[10]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[11]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[12]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[13]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[14]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (10041): Inferred latch for "mem_addr[15]" at datapath.vhd(142) File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 142
Info (12128): Elaborating entity "Signed_Extender" for hierarchy "Signed_Extender:se6" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 98
Info (12128): Elaborating entity "Signed_Extender" for hierarchy "Signed_Extender:se9" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 101
Info (12128): Elaborating entity "Register_N" for hierarchy "Register_N:reg16_t1" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 105
Warning (10492): VHDL Process Statement warning at Register.vhd(21): signal "w_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/Register.vhd Line: 21
Warning (10492): VHDL Process Statement warning at Register.vhd(24): signal "data_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/Register.vhd Line: 24
Info (12128): Elaborating entity "Register_N" for hierarchy "Register_N:reg3" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 117
Warning (10492): VHDL Process Statement warning at Register.vhd(21): signal "w_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/Register.vhd Line: 21
Warning (10492): VHDL Process Statement warning at Register.vhd(24): signal "data_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/Register.vhd Line: 24
Info (12128): Elaborating entity "Decoder_3_To_8" for hierarchy "Decoder_3_To_8:dec3to8" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 121
Info (12128): Elaborating entity "Decoder_2_To_4" for hierarchy "Decoder_2_To_4:dec2to4" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 124
Info (12128): Elaborating entity "Decoder_1_To_2" for hierarchy "Decoder_1_To_2:dec1to2" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 127
Info (12128): Elaborating entity "Left_Shifter" for hierarchy "Left_Shifter:leftshift" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 130
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:rf" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 133
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alucomp" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 136
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:mem" File: C:/Users/dattarajsalunkhe/datapath/datapath.vhd Line: 139
Warning (10492): VHDL Process Statement warning at Memory.vhd(20): signal "mem_vals" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/Memory.vhd Line: 20
Warning (10492): VHDL Process Statement warning at Memory.vhd(25): signal "m_wr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dattarajsalunkhe/datapath/Memory.vhd Line: 25
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 13192 megabytes
    Info: Processing ended: Mon Dec 04 00:18:25 2023
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:51


