digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:fifo316"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:clk"];
	4 -> 5;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:wen"];
	17 -> 18;
	29 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  INPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:din"];
	30 -> 31;
	32 [label="NUMBERS LONG_LONG:7"];
	30 -> 32;
	33 [label="NUMBERS DEC:0"];
	30 -> 33;
	42 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  OUTPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:dout"];
	43 -> 44;
	45 [label="NUMBERS LONG_LONG:7"];
	43 -> 45;
	46 [label="NUMBERS DEC:0"];
	43 -> 46;
	55 [label="MODULE_ITEMS"];
	0 -> 55;
	56 [label="VAR_DECLARE_LIST"];
	55 -> 56;
	57 [label="VAR_DECLARE  INPUT"];
	56 -> 57;
	58 [label="IDENTIFIERS:clk"];
	57 -> 58;
	64 [label="VAR_DECLARE_LIST"];
	55 -> 64;
	65 [label="VAR_DECLARE  INPUT"];
	64 -> 65;
	66 [label="IDENTIFIERS:wen"];
	65 -> 66;
	72 [label="VAR_DECLARE_LIST"];
	55 -> 72;
	73 [label="VAR_DECLARE  INPUT"];
	72 -> 73;
	74 [label="IDENTIFIERS:din"];
	73 -> 74;
	75 [label="NUMBERS LONG_LONG:7"];
	73 -> 75;
	76 [label="NUMBERS DEC:0"];
	73 -> 76;
	80 [label="VAR_DECLARE_LIST"];
	55 -> 80;
	81 [label="VAR_DECLARE  OUTPUT"];
	80 -> 81;
	82 [label="IDENTIFIERS:dout"];
	81 -> 82;
	83 [label="NUMBERS LONG_LONG:7"];
	81 -> 83;
	84 [label="NUMBERS DEC:0"];
	81 -> 84;
	88 [label="VAR_DECLARE_LIST"];
	55 -> 88;
	89 [label="VAR_DECLARE  REG"];
	88 -> 89;
	90 [label="IDENTIFIERS:dout"];
	89 -> 90;
	91 [label="NUMBERS LONG_LONG:7"];
	89 -> 91;
	92 [label="NUMBERS DEC:0"];
	89 -> 92;
	96 [label="VAR_DECLARE_LIST"];
	55 -> 96;
	97 [label="VAR_DECLARE  REG"];
	96 -> 97;
	98 [label="IDENTIFIERS:buff1"];
	97 -> 98;
	99 [label="NUMBERS LONG_LONG:7"];
	97 -> 99;
	100 [label="NUMBERS DEC:0"];
	97 -> 100;
	104 [label="VAR_DECLARE_LIST"];
	55 -> 104;
	105 [label="VAR_DECLARE  REG"];
	104 -> 105;
	106 [label="IDENTIFIERS:buff2"];
	105 -> 106;
	107 [label="NUMBERS LONG_LONG:7"];
	105 -> 107;
	108 [label="NUMBERS DEC:0"];
	105 -> 108;
	112 [label="ALWAYS"];
	55 -> 112;
	113 [label="DELAY_CONTROL"];
	112 -> 113;
	114 [label="POSEDGE"];
	113 -> 114;
	115 [label="IDENTIFIERS:clk"];
	114 -> 115;
	116 [label="BLOCK"];
	112 -> 116;
	117 [label="IF"];
	116 -> 117;
	118 [label="BINARY_OPERATION LOGICAL_EQUAL"];
	117 -> 118;
	119 [label="IDENTIFIERS:wen"];
	118 -> 119;
	120 [label="NUMBERS BIN:1"];
	118 -> 120;
	121 [label="BLOCK"];
	117 -> 121;
	122 [label="NON_BLOCKING_STATEMENT"];
	121 -> 122;
	123 [label="IDENTIFIERS:buff1"];
	122 -> 123;
	124 [label="IDENTIFIERS:din"];
	122 -> 124;
	125 [label="NON_BLOCKING_STATEMENT"];
	121 -> 125;
	126 [label="IDENTIFIERS:buff2"];
	125 -> 126;
	127 [label="IDENTIFIERS:buff1"];
	125 -> 127;
	128 [label="NON_BLOCKING_STATEMENT"];
	121 -> 128;
	129 [label="IDENTIFIERS:dout"];
	128 -> 129;
	130 [label="IDENTIFIERS:buff2"];
	128 -> 130;
}
