$date
	Wed Mar 16 14:04:07 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module V $end
$var wire 1 ! clk $end
$var wire 1 " light $end
$var wire 1 # liht $end
$var reg 5 $ cont [4:0] $end
$var reg 1 % light_on $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b1 $
z#
0"
1!
$end
#1
0!
#2
b10 $
1!
#3
0!
#4
b11 $
1!
#5
0!
#6
b100 $
1!
#7
0!
#8
b101 $
1!
#9
0!
#10
b110 $
1!
