
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ASUSISAAC

Implementation : mult4bit0
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
0        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\06-mult4bit00\mult4bit00.vhdl (2022-11-09 09:01:36, 2022-11-10 19:34:40)

*******************************************************************
Modules that may have changed as a result of file changes: 6
MID:  lib.cell.view
0        work.and00.and0 may have changed because the following files changed:
                        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\06-mult4bit00\mult4bit00.vhdl (2022-11-09 09:01:36, 2022-11-10 19:34:40) <-- (may instantiate this module)
2        work.fa00.fa0 may have changed because the following files changed:
                        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\06-mult4bit00\mult4bit00.vhdl (2022-11-09 09:01:36, 2022-11-10 19:34:40) <-- (may instantiate this module)
4        work.ha00.ha0 may have changed because the following files changed:
                        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\06-mult4bit00\mult4bit00.vhdl (2022-11-09 09:01:36, 2022-11-10 19:34:40) <-- (may instantiate this module)
6        work.mult4bit00.mult4bit0 may have changed because the following files changed:
                        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\06-mult4bit00\mult4bit00.vhdl (2022-11-09 09:01:36, 2022-11-10 19:34:40) <-- (architecture and entity definition)
8        work.or00.or0 may have changed because the following files changed:
                        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\06-mult4bit00\mult4bit00.vhdl (2022-11-09 09:01:36, 2022-11-10 19:34:40) <-- (may instantiate this module)
11       work.xor00.xor0 may have changed because the following files changed:
                        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\06-mult4bit00\mult4bit00.vhdl (2022-11-09 09:01:36, 2022-11-10 19:34:40) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 19
FID:  path (timestamp)
1        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\06-mult4bit00\packagemult4bit00.vhdl (2022-11-08 19:30:42)
2        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\07-fa00-vhdl\and00.vhdl (2022-10-28 01:05:00)
3        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\07-fa00-vhdl\fa00.vhdl (2022-10-28 01:05:00)
4        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\07-fa00-vhdl\ha00.vhdl (2022-10-28 01:05:00)
5        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\07-fa00-vhdl\or00.vhdl (2022-10-28 01:05:00)
6        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\07-fa00-vhdl\packagefa00.vhdl (2022-10-28 01:05:00)
7        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\07-fa00-vhdl\packageha00.vhdl (2022-10-28 01:05:00)
8        C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\07-fa00-vhdl\xor00.vhdl (2022-10-28 01:05:00)
9        C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd (2018-11-14 23:32:12)
10       C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd (2020-10-29 09:20:44)
11       C:\lscc\diamond\3.12\synpbase\lib\vhd\arith.vhd (2020-10-29 09:23:10)
12       C:\lscc\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (2020-10-29 09:23:10)
13       C:\lscc\diamond\3.12\synpbase\lib\vhd\location.map (2020-11-02 16:26:20)
14       C:\lscc\diamond\3.12\synpbase\lib\vhd\numeric.vhd (2020-10-29 09:23:10)
15       C:\lscc\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (2020-10-29 09:23:10)
16       C:\lscc\diamond\3.12\synpbase\lib\vhd\std.vhd (2020-10-29 09:23:10)
17       C:\lscc\diamond\3.12\synpbase\lib\vhd\std1164.vhd (2020-10-29 09:23:10)
18       C:\lscc\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (2020-10-29 09:23:10)
19       C:\lscc\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (2020-10-29 09:23:10)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
