0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 3/synchronous_FA_MUL/adders_mulyipliers/adders_mulyipliers.srcs/sim_2/new/full_adder_4bit_pipeline_tb.vhd,1712581531,vhdl,,,,full_adder_4bit_pipeline_tb,,,,,,,,
C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 3/synchronous_FA_MUL/adders_mulyipliers/adders_mulyipliers.srcs/sources_1/new/full_adder_4bit_pipeline.vhd,1712580567,vhdl,,,,full_adder_4bit_pipeline,,,,,,,,
C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 3/synchronous_FA_MUL/adders_mulyipliers/adders_mulyipliers.srcs/sources_1/new/full_adder_bh.vhd,1712580317,vhdl,,,,full_adder_bh,,,,,,,,
C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 3/synchronous_FA_MUL/adders_mulyipliers/adders_mulyipliers.srcs/sources_1/new/register.vhd,1712431911,vhdl,,,,dff,,,,,,,,
