{
	"route__net": 45,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 4,
	"route__wirelength__iter:1": 527,
	"route__drc_errors__iter:2": 2,
	"route__wirelength__iter:2": 529,
	"route__drc_errors__iter:3": 1,
	"route__wirelength__iter:3": 533,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 530,
	"route__drc_errors": 0,
	"route__wirelength": 530,
	"route__vias": 251,
	"route__vias__singlecut": 251,
	"route__vias__multicut": 0,
	"design__io": 10,
	"design__die__area": 1602.62,
	"design__core__area": 520.499,
	"design__instance__count": 46,
	"design__instance__area": 369.104,
	"design__instance__count__stdcell": 46,
	"design__instance__area__stdcell": 369.104,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.709135,
	"design__instance__utilization__stdcell": 0.709135,
	"design__instance__count__class:fill_cell": 16,
	"design__instance__count__class:tap_cell": 5,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 11,
	"design__instance__count__class:inverter": 1,
	"design__instance__count__class:sequential_cell": 4,
	"design__instance__count__class:multi_input_combinational_cell": 22,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}