{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744503241122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744503241127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 20:14:01 2025 " "Processing started: Sat Apr 12 20:14:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744503241127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744503241127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Lab9 -c DE1_SoC_Lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Lab9 -c DE1_SoC_Lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744503241127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744503241669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744503241669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "multiplier.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab9/multiplier.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744503249076 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab9/multiplier.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744503249076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744503249076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_filter-rtl " "Found design unit 1: audio_filter-rtl" {  } { { "audio_filter.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab9/audio_filter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744503249079 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_filter " "Found entity 1: audio_filter" {  } { { "audio_filter.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab9/audio_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744503249079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744503249079 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "audio_demo.vhd " "Can't analyze file -- file audio_demo.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1744503249083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_lab9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_lab9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_Lab9-rtl " "Found design unit 1: DE1_SoC_Lab9-rtl" {  } { { "DE1_SoC_Lab9.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab9/DE1_SoC_Lab9.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744503249085 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Lab9 " "Found entity 1: DE1_SoC_Lab9" {  } { { "DE1_SoC_Lab9.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab9/DE1_SoC_Lab9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744503249085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744503249085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Lab9 " "Elaborating entity \"DE1_SoC_Lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744503249122 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_0\[0\] AUD_BCLK DE1_SoC_Lab9.vhd(23) " "Bidirectional port \"AUD_BCLK\" at DE1_SoC_Lab9.vhd(23) has a one-way connection to bidirectional port \"GPIO_0\[0\]\"" {  } { { "DE1_SoC_Lab9.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab9/DE1_SoC_Lab9.vhd" 23 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744503249124 "|DE1_SoC_Lab9"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_0\[2\] AUD_DACLRCK DE1_SoC_Lab9.vhd(25) " "Bidirectional port \"AUD_DACLRCK\" at DE1_SoC_Lab9.vhd(25) has a one-way connection to bidirectional port \"GPIO_0\[2\]\"" {  } { { "DE1_SoC_Lab9.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab9/DE1_SoC_Lab9.vhd" 25 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744503249124 "|DE1_SoC_Lab9"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "NiosII nios_system " "Node instance \"NiosII\" instantiates undefined entity \"nios_system\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE1_SoC_Lab9.vhd" "NiosII" { Text "D:/Documents/CPET_561/DE1_SoC_Lab9/DE1_SoC_Lab9.vhd" 97 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1744503249143 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744503249234 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 12 20:14:09 2025 " "Processing ended: Sat Apr 12 20:14:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744503249234 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744503249234 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744503249234 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744503249234 ""}
