# Review of RISC-V Instruction Set, 2's complement and Hex Calculations

**Please write your answers on a document, to then submit as PDF in the "Assignments" section.**

Remember than there is a link to a [RV32IMAC Cheat Sheet](./5_appendix.md) at the end of the lesson.

1. Disassemble the following instructions:  
    1. ```0x01e007ef```   
    2. ```0x0001e7b7```                                                                    
    3. ```0x00440113```                                                                  
    4. ```0x40445113```                                                                  
    5. ```0x403100b3```                                                                  
    6. ```0xfea64ae3```                                                                   
    7. ```0x0003a583```                                                                  
    8. ```0x00b3a023```

2. Assemble the following instructions:
    1. ```j -12```                                                                             
    2. ```auipc sp 8```                                                                     
    3. ```andi sp, s0, 4```                                                               
    4. ```sltiu sp, s0, 4```                                                               
    5. ```or ra, sp, gp```                                                                      
    6. Solo l'istruzione di branch del seguente programma:  
        - ```<LABEL>```  
        - &nbsp;&nbsp;&nbsp;&nbsp;```lw a1 0(t2)```   
        - &nbsp;&nbsp;&nbsp;&nbsp;```add a2 a1 a1```  
        - &nbsp;&nbsp;&nbsp;&nbsp;```sw a1 0(t2)```  
        - &nbsp;&nbsp;&nbsp;&nbsp;```bgtz sp <LABEL>```                                   
    7. ```lw a7 8(t2)```                                                                   
    8. ```sw a7 8(t2)```
     


## Examples

### Disassembling instruction ```0x01e007ef```

First, convert hex into binary:

| hex |  ```0```   |  ```1```   |  ```e```   |  ```0```   |  ```0```   |  ```7```   |  ```e```   |  ```f```   |
|:---:|:----------:|:----------:|:----------:|:----------:|:----------:|:----------:|:----------:|:----------:|
| bin | ```0000``` | ```0001``` | ```1110``` | ```0000``` | ```0000``` | ```0111``` | ```1110``` | ```1111``` |

Then identify the instruction at hand using the tables from the [RV32IMAC Cheat Sheet](./5_appendix.md). Instructions are better decoded reading them from right to left, so that the first thing you find are its quadrant and opcode.

|  RV32I  | ```00000001111000000000``` |  ```01111```   |     ```11011```     |       ```11```       |
|:-------:|:--------------------------:|:--------------:|:-------------------:|:--------------------:|
| Meaning |   ```<imm> (encoded)```    |    ```rd```    |    ```opcode```     |    ```quadrant```    |
|  Value  |   ```<imm>```              |       15       |    Jump and Link    |         4th          |

We therefore obtain ```jal x15 <imm>```, where ```<imm>``` is the still to be decoded immediate.

All the instruction fields except ```<imm>``` are decodable just from the tables, for this instruction. For ```<imm>``` we have to further scramble some bits to decode it.

Identify the subfields of the immediate:

| ```<imm> (encoded)``` | ```0```  | ```0000001111``` | ```0```  | ```00000000``` |
|:---------------------:|:--------:|:----------------:|:--------:|:--------------:|
|       Encoding        | ```m2``` |    ```imm2```    | ```m1``` |   ```imm1```   |

Re-order the subfields as written on the tables. Usually the immediate encoding is just below the corresponding instruction's encoding.

| Decoding di ```<imm>``` |     ```-m2-```     |   ```imm1```   | ```m1``` |    ```imm2```    | ```0``` |
|:-----------------------:|:------------------:|:--------------:|:--------:|:----------------:|:-------:|
| ```<imm> (bin)```       | ```000000000000``` | ```00000000``` | ```0```  | ```0000001111``` | ```0``` |

We obtain the 2's complement 
- ```<imm> (bin)``` = ```00000000000000000000000000011110``` 

that is the decimal
- ```<imm> (dec)``` = ```30```

The complete disassembled instruction is therefore ```jal x15 30```, o ```jal a5 30``` using the ABI register aliases.

### Assembling instruction ```j -12```

Find the instruction ```j``` on the encoding part of the [RV32IMAC Cheat Sheet](./5_appendix.md). 

| Instruction Encoding ```j``` | ```<imm> (encoded)``` | 00000 |     11011     |    11    |
|:--------------------------------:|:---------------------:|:-----:|:-------------:|:--------:|

We therefore know the least significant bits ```xxxxxxxxxxxxxxxxxxxx000001101111```. The rest is just an immediate, ```<imm> = 30 ```, which we now have to encode.

First convert ```<imm>``` = ```-12``` to 2's complement ```<imm> (bin)``` = ```10100```, and now sign-extend it to cover all the 32 bits of its width ```<imm> (bin)``` = ```11111111111111111111111111110100```.

Divide this number into its subfields as of [RV32IMAC Cheat Sheet](./5_appendix.md), Encoder section. 

| ```<imm> (bin)```       | ```111111111111``` | ```11111111``` | ```1```  | ```1111111010``` | ```0``` |
|:-----------------------:|:------------------:|:--------------:|:--------:|:----------------:|:-------:|
| Decoding ```<imm>``` |     ```-m2-```     |   ```imm1```   | ```m1``` |    ```imm2```    | ```0``` |

Re-order the fields to encode the immediate:

|       Encoding        | ```m2``` |    ```imm2```    | ```m1``` |   ```imm1```   |
|:---------------------:|:--------:|:----------------:|:--------:|:--------------:|
| ```<imm> (encoded)``` | ```1```  | ```1111111010``` | ```1```  | ```11111111``` |

We obtain ```<imm> (encoded)``` = ```11111111010111111111xxxxxxxxxxxx```, that are the missing most significant bits. 

The complete assembled instruction is therefore ```11111111010111111111000001101111```, after having jointed the two half-results above.



