\hypertarget{struct_t_p_i___type}{}\section{T\+P\+I\+\_\+\+Type Struct Reference}
\label{struct_t_p_i___type}\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}


Structure type to access the Trace Port Interface Register (T\+PI).  




{\ttfamily \#include $<$core\+\_\+cm4.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a158e9d784f6ee6398f4bdcb2e4ca0912}{S\+S\+P\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_p_i___type_aa723ef3d38237aa2465779b3cc73a94a}{C\+S\+P\+SR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\mbox{]}\hypertarget{struct_t_p_i___type_af143c5e8fc9a3b2be2878e9c1f331aa9}{}\label{struct_t_p_i___type_af143c5e8fc9a3b2be2878e9c1f331aa9}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_p_i___type_ad75832a669eb121f6fce3c28d36b7fab}{A\+C\+PR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}55\mbox{]}\hypertarget{struct_t_p_i___type_ac3956fe93987b725d89d3be32738da12}{}\label{struct_t_p_i___type_ac3956fe93987b725d89d3be32738da12}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a3eb655f2e45d7af358775025c1a50c8e}{S\+P\+PR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}131\mbox{]}\hypertarget{struct_t_p_i___type_ac7bbb92e6231b9b38ac483f7d161a096}{}\label{struct_t_p_i___type_ac7bbb92e6231b9b38ac483f7d161a096}

\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_t_p_i___type_ae67849b2c1016fe6ef9095827d16cddd}{F\+F\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a3eb42d69922e340037692424a69da880}{F\+F\+CR}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a377b78fe804f327e6f8b3d0f37e7bfef}{F\+S\+CR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}759\mbox{]}\hypertarget{struct_t_p_i___type_a31700c8cdd26e4c094db72af33d9f24c}{}\label{struct_t_p_i___type_a31700c8cdd26e4c094db72af33d9f24c}

\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_t_p_i___type_aa4b603c71768dbda553da571eccba1fe}{T\+R\+I\+G\+G\+ER}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_t_p_i___type_ae91ff529e87d8e234343ed31bcdc4f10}{F\+I\+F\+O0}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a176d991adb4c022bd5b982a9f8fa6a1d}{I\+T\+A\+T\+B\+C\+T\+R2}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}1\mbox{]}\hypertarget{struct_t_p_i___type_a684071216fafee4e80be6aaa932cec46}{}\label{struct_t_p_i___type_a684071216fafee4e80be6aaa932cec46}

\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a20ca7fad4d4009c242f20a7b4a44b7d0}{I\+T\+A\+T\+B\+C\+T\+R0}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_t_p_i___type_aebaa9b8dd27f8017dd4f92ecf32bac8e}{F\+I\+F\+O1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_p_i___type_ab49c2cb6b5fe082746a444e07548c198}{I\+T\+C\+T\+RL}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}39\mbox{]}\hypertarget{struct_t_p_i___type_a3f80dd93f6bab6524603a7aa58de9a30}{}\label{struct_t_p_i___type_a3f80dd93f6bab6524603a7aa58de9a30}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a2e4d5a07fabd771fa942a171230a0a84}{C\+L\+A\+I\+M\+S\+ET}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a44efa6045512c8d4da64b0623f7a43ad}{C\+L\+A\+I\+M\+C\+LR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}8\mbox{]}\hypertarget{struct_t_p_i___type_a476ca23fbc9480f1697fbec871130550}{}\label{struct_t_p_i___type_a476ca23fbc9480f1697fbec871130550}

\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a4b2e0d680cf7e26728ca8966363a938d}{D\+E\+V\+ID}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_t_p_i___type_a16d12c5b1e12f764fa3ec4a51c5f0f35}{D\+E\+V\+T\+Y\+PE}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Trace Port Interface Register (T\+PI). 

\subsection{Member Data Documentation}
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!A\+C\+PR@{A\+C\+PR}}
\index{A\+C\+PR@{A\+C\+PR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+C\+PR}{ACPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+A\+C\+PR}\hypertarget{struct_t_p_i___type_ad75832a669eb121f6fce3c28d36b7fab}{}\label{struct_t_p_i___type_ad75832a669eb121f6fce3c28d36b7fab}
Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+L\+A\+I\+M\+C\+LR@{C\+L\+A\+I\+M\+C\+LR}}
\index{C\+L\+A\+I\+M\+C\+LR@{C\+L\+A\+I\+M\+C\+LR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+A\+I\+M\+C\+LR}{CLAIMCLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+C\+L\+A\+I\+M\+C\+LR}\hypertarget{struct_t_p_i___type_a44efa6045512c8d4da64b0623f7a43ad}{}\label{struct_t_p_i___type_a44efa6045512c8d4da64b0623f7a43ad}
Offset\+: 0x\+F\+A4 (R/W) Claim tag clear \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+L\+A\+I\+M\+S\+ET@{C\+L\+A\+I\+M\+S\+ET}}
\index{C\+L\+A\+I\+M\+S\+ET@{C\+L\+A\+I\+M\+S\+ET}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+A\+I\+M\+S\+ET}{CLAIMSET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+C\+L\+A\+I\+M\+S\+ET}\hypertarget{struct_t_p_i___type_a2e4d5a07fabd771fa942a171230a0a84}{}\label{struct_t_p_i___type_a2e4d5a07fabd771fa942a171230a0a84}
Offset\+: 0x\+F\+A0 (R/W) Claim tag set \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+S\+P\+SR@{C\+S\+P\+SR}}
\index{C\+S\+P\+SR@{C\+S\+P\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+S\+P\+SR}{CSPSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+C\+S\+P\+SR}\hypertarget{struct_t_p_i___type_aa723ef3d38237aa2465779b3cc73a94a}{}\label{struct_t_p_i___type_aa723ef3d38237aa2465779b3cc73a94a}
Offset\+: 0x004 (R/W) Current Parallel Port Size Register \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!D\+E\+V\+ID@{D\+E\+V\+ID}}
\index{D\+E\+V\+ID@{D\+E\+V\+ID}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+E\+V\+ID}{DEVID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+D\+E\+V\+ID}\hypertarget{struct_t_p_i___type_a4b2e0d680cf7e26728ca8966363a938d}{}\label{struct_t_p_i___type_a4b2e0d680cf7e26728ca8966363a938d}
Offset\+: 0x\+F\+C8 (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+ID \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!D\+E\+V\+T\+Y\+PE@{D\+E\+V\+T\+Y\+PE}}
\index{D\+E\+V\+T\+Y\+PE@{D\+E\+V\+T\+Y\+PE}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+E\+V\+T\+Y\+PE}{DEVTYPE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+D\+E\+V\+T\+Y\+PE}\hypertarget{struct_t_p_i___type_a16d12c5b1e12f764fa3ec4a51c5f0f35}{}\label{struct_t_p_i___type_a16d12c5b1e12f764fa3ec4a51c5f0f35}
Offset\+: 0x\+F\+CC (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+T\+Y\+PE \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+F\+CR@{F\+F\+CR}}
\index{F\+F\+CR@{F\+F\+CR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+F\+CR}{FFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+F\+CR}\hypertarget{struct_t_p_i___type_a3eb42d69922e340037692424a69da880}{}\label{struct_t_p_i___type_a3eb42d69922e340037692424a69da880}
Offset\+: 0x304 (R/W) Formatter and Flush Control Register \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+F\+SR@{F\+F\+SR}}
\index{F\+F\+SR@{F\+F\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+F\+SR}{FFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+F\+SR}\hypertarget{struct_t_p_i___type_ae67849b2c1016fe6ef9095827d16cddd}{}\label{struct_t_p_i___type_ae67849b2c1016fe6ef9095827d16cddd}
Offset\+: 0x300 (R/ ) Formatter and Flush Status Register \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+I\+F\+O0@{F\+I\+F\+O0}}
\index{F\+I\+F\+O0@{F\+I\+F\+O0}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+I\+F\+O0}{FIFO0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+I\+F\+O0}\hypertarget{struct_t_p_i___type_ae91ff529e87d8e234343ed31bcdc4f10}{}\label{struct_t_p_i___type_ae91ff529e87d8e234343ed31bcdc4f10}
Offset\+: 0x\+E\+EC (R/ ) Integration E\+TM Data \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+I\+F\+O1@{F\+I\+F\+O1}}
\index{F\+I\+F\+O1@{F\+I\+F\+O1}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+I\+F\+O1}{FIFO1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+I\+F\+O1}\hypertarget{struct_t_p_i___type_aebaa9b8dd27f8017dd4f92ecf32bac8e}{}\label{struct_t_p_i___type_aebaa9b8dd27f8017dd4f92ecf32bac8e}
Offset\+: 0x\+E\+FC (R/ ) Integration I\+TM Data \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+S\+CR@{F\+S\+CR}}
\index{F\+S\+CR@{F\+S\+CR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+S\+CR}{FSCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+S\+CR}\hypertarget{struct_t_p_i___type_a377b78fe804f327e6f8b3d0f37e7bfef}{}\label{struct_t_p_i___type_a377b78fe804f327e6f8b3d0f37e7bfef}
Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}}
\index{I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+T\+A\+T\+B\+C\+T\+R0}{ITATBCTR0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+A\+T\+B\+C\+T\+R0}\hypertarget{struct_t_p_i___type_a20ca7fad4d4009c242f20a7b4a44b7d0}{}\label{struct_t_p_i___type_a20ca7fad4d4009c242f20a7b4a44b7d0}
Offset\+: 0x\+E\+F8 (R/ ) I\+T\+A\+T\+B\+C\+T\+R0 \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}}
\index{I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+T\+A\+T\+B\+C\+T\+R2}{ITATBCTR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+A\+T\+B\+C\+T\+R2}\hypertarget{struct_t_p_i___type_a176d991adb4c022bd5b982a9f8fa6a1d}{}\label{struct_t_p_i___type_a176d991adb4c022bd5b982a9f8fa6a1d}
Offset\+: 0x\+E\+F0 (R/ ) I\+T\+A\+T\+B\+C\+T\+R2 \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+C\+T\+RL@{I\+T\+C\+T\+RL}}
\index{I\+T\+C\+T\+RL@{I\+T\+C\+T\+RL}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+T\+C\+T\+RL}{ITCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+C\+T\+RL}\hypertarget{struct_t_p_i___type_ab49c2cb6b5fe082746a444e07548c198}{}\label{struct_t_p_i___type_ab49c2cb6b5fe082746a444e07548c198}
Offset\+: 0x\+F00 (R/W) Integration Mode Control \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!S\+P\+PR@{S\+P\+PR}}
\index{S\+P\+PR@{S\+P\+PR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+P\+PR}{SPPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+S\+P\+PR}\hypertarget{struct_t_p_i___type_a3eb655f2e45d7af358775025c1a50c8e}{}\label{struct_t_p_i___type_a3eb655f2e45d7af358775025c1a50c8e}
Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!S\+S\+P\+SR@{S\+S\+P\+SR}}
\index{S\+S\+P\+SR@{S\+S\+P\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+S\+P\+SR}{SSPSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+S\+S\+P\+SR}\hypertarget{struct_t_p_i___type_a158e9d784f6ee6398f4bdcb2e4ca0912}{}\label{struct_t_p_i___type_a158e9d784f6ee6398f4bdcb2e4ca0912}
Offset\+: 0x000 (R/ ) Supported Parallel Port Size Register \index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!T\+R\+I\+G\+G\+ER@{T\+R\+I\+G\+G\+ER}}
\index{T\+R\+I\+G\+G\+ER@{T\+R\+I\+G\+G\+ER}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+R\+I\+G\+G\+ER}{TRIGGER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+T\+R\+I\+G\+G\+ER}\hypertarget{struct_t_p_i___type_aa4b603c71768dbda553da571eccba1fe}{}\label{struct_t_p_i___type_aa4b603c71768dbda553da571eccba1fe}
Offset\+: 0x\+E\+E8 (R/ ) T\+R\+I\+G\+G\+ER 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\end{DoxyCompactItemize}
