Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Delay
Name "a"
SID "1"
Ports [2, 1]
InputPortMap "u0,e6"
ShowEnablePort on
SampleTime "1"
}
Block {
BlockType Product
Name "b"
SID "2"
Ports [2, 1]
}
Block {
BlockType Signum
Name "c"
SID "3"
}
Block {
BlockType Product
Name "d"
SID "4"
Ports [2, 1]
Inputs "**"
}
Block {
BlockType Reference
Name "e"
SID "5"
Ports [0, 1]
SourceBlock "simulink/Sources/Counter\nFree-Running"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
ZeroZ "0.75"
ICPrevInput "0.0"
RndMeth "Floor"
DoSatur off
}
Block {
BlockType Sum
Name "f"
SID "4"
Ports [1, 1]
IconShape "rectangular"
Inputs "+"
}
Block {
BlockType Sqrt
Name "g"
SID "5"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Reference
Name "h"
SID "6"
Ports [1, 1]
SourceBlock "simulink/Discrete/Difference"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
PoleZ "0.95"
ZeroZ "0.75"
ICPrevInput "0.0"
RndMeth "Floor"
DoSatur off
}
Block {
BlockType Sqrt
Name "d"
SID "3"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Reference
Name "e"
SID "4"
Ports [0, 1]
SourceBlock "simulink/Sources/Band-Limited\nWhite Noise"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
Cov "[7008117666.767951]"
Ts "0.1"
seed "[6107831667.000000]"
VectorParams1D on
}
Block {
BlockType DigitalClock
Name "f"
SID "6"
}
Block {
BlockType SubSystem
Name "g"
SID "7"
Ports [3, 1]
RequestExecContextInheritance off
System {
Name "g"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "6"
}
Block {
BlockType Inport
Name "g"
SID "11"
Port "2"
}
Block {
BlockType Reference
Name "c"
SID "8"
Ports [1, 1]
SourceBlock "simulink/Discrete/Transfer Fcn\nFirst Order"
PoleZ 0.95
RndMeth Floor
DoSatur off
}
Block {
BlockType DiscreteIntegrator
Name "d"
SID "9"
Ports [1, 1]
}
Block {
BlockType Sum
Name "e"
SID "10"
Ports [2, 1]
ShowName off
Inputs "|++"
}
Block {
BlockType Sum
Name "f"
SID "11"
Ports [2, 1]
IconShape "rectangular"
Inputs "+-"
}
Block {
BlockType Outport
Name "b"
SID "8"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "c"
DstPort 2
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "f"
DstPort 2
}
Line {
SrcBlock "e"
SrcPort 2
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "g"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "g"
SID "17"
Ports [2, 3]
RequestExecContextInheritance off
System {
Name "g"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "19"
}
Block {
BlockType ActionPort
Name "m" Port"
SID "20"
ActionPortLabel "else { }"
}
Block {
BlockType Product
Name "f"
SID "22"
Ports [1, 1]
Inputs "*"
}
Block {
BlockType Constant
Name "g"
SID "23"
Value "[679856163.562515]"
SampleTime "1"
}
Block {
BlockType Outport
Name "c"
SID "17"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "k"
SID "26"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "f"
SrcPort 1
Branch {
DstBlock "d"
DstPort 1
}
Branch {
DstBlock "d"
DstPort 1
}
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "d"
DstPort 2
}
}
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 2
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 3
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "c"
DstPort 1
}
}
}