Analysis & Synthesis report for rc4
Fri Mar 15 06:08:51 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 16. Source assignments for decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
 17. Source assignments for decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
 18. Source assignments for decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 19. Source assignments for decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
 20. Source assignments for decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
 21. Source assignments for decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 22. Source assignments for decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
 23. Source assignments for decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
 24. Source assignments for decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 25. Source assignments for decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
 26. Source assignments for decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
 27. Source assignments for decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 28. Source assignments for decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
 29. Source assignments for decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
 30. Source assignments for decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 31. Source assignments for decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
 32. Source assignments for decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
 33. Source assignments for decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 34. Source assignments for decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
 35. Source assignments for decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
 36. Source assignments for decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 37. Source assignments for decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1
 38. Source assignments for decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1
 39. Parameter Settings for User Entity Instance: Top-level Entity: |ksa
 40. Parameter Settings for User Entity Instance: mux_8_to_1:m1
 41. Parameter Settings for User Entity Instance: mux_8_to_1:m2
 42. Parameter Settings for User Entity Instance: mux_8_to_1:m3
 43. Parameter Settings for User Entity Instance: mux_8_to_1:m4
 44. Parameter Settings for User Entity Instance: mux_8_to_1:m5
 45. Parameter Settings for User Entity Instance: mux_8_to_1:m6
 46. Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1
 47. Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|load_mem:l_mem
 48. Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|shuffle_mem:s_mem
 49. Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|decrypt_msg:dc_msg
 50. Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4
 51. Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1
 55. Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|load_mem:l_mem
 56. Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|shuffle_mem:s_mem
 57. Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|decrypt_msg:dc_msg
 58. Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4
 59. Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1
 63. Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|load_mem:l_mem
 64. Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|shuffle_mem:s_mem
 65. Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|decrypt_msg:dc_msg
 66. Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4
 67. Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1
 71. Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|load_mem:l_mem
 72. Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|shuffle_mem:s_mem
 73. Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|decrypt_msg:dc_msg
 74. Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4
 75. Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1
 79. Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|load_mem:l_mem
 80. Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|shuffle_mem:s_mem
 81. Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|decrypt_msg:dc_msg
 82. Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4
 83. Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1
 87. Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|load_mem:l_mem
 88. Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|shuffle_mem:s_mem
 89. Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|decrypt_msg:dc_msg
 90. Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4
 91. Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1
 95. Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|load_mem:l_mem
 96. Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|shuffle_mem:s_mem
 97. Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|decrypt_msg:dc_msg
 98. Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4
 99. Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
102. Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1
103. Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|load_mem:l_mem
104. Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|shuffle_mem:s_mem
105. Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|decrypt_msg:dc_msg
106. Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4
107. Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component
109. Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component
110. altsyncram Parameter Settings by Entity Instance
111. Port Connectivity Checks: "decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram"
112. Port Connectivity Checks: "decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom"
113. Port Connectivity Checks: "decryption_core:decryp_core[7].dc1|select_working_mem_input:sgmi"
114. Port Connectivity Checks: "decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4"
115. Port Connectivity Checks: "decryption_core:decryp_core[7].dc1|decrypt_msg:dc_msg"
116. Port Connectivity Checks: "decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram"
117. Port Connectivity Checks: "decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom"
118. Port Connectivity Checks: "decryption_core:decryp_core[6].dc1|select_working_mem_input:sgmi"
119. Port Connectivity Checks: "decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4"
120. Port Connectivity Checks: "decryption_core:decryp_core[6].dc1|decrypt_msg:dc_msg"
121. Port Connectivity Checks: "decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram"
122. Port Connectivity Checks: "decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom"
123. Port Connectivity Checks: "decryption_core:decryp_core[5].dc1|select_working_mem_input:sgmi"
124. Port Connectivity Checks: "decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4"
125. Port Connectivity Checks: "decryption_core:decryp_core[5].dc1|decrypt_msg:dc_msg"
126. Port Connectivity Checks: "decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram"
127. Port Connectivity Checks: "decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom"
128. Port Connectivity Checks: "decryption_core:decryp_core[4].dc1|select_working_mem_input:sgmi"
129. Port Connectivity Checks: "decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4"
130. Port Connectivity Checks: "decryption_core:decryp_core[4].dc1|decrypt_msg:dc_msg"
131. Port Connectivity Checks: "decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram"
132. Port Connectivity Checks: "decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom"
133. Port Connectivity Checks: "decryption_core:decryp_core[3].dc1|select_working_mem_input:sgmi"
134. Port Connectivity Checks: "decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4"
135. Port Connectivity Checks: "decryption_core:decryp_core[3].dc1|decrypt_msg:dc_msg"
136. Port Connectivity Checks: "decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram"
137. Port Connectivity Checks: "decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom"
138. Port Connectivity Checks: "decryption_core:decryp_core[2].dc1|select_working_mem_input:sgmi"
139. Port Connectivity Checks: "decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4"
140. Port Connectivity Checks: "decryption_core:decryp_core[2].dc1|decrypt_msg:dc_msg"
141. Port Connectivity Checks: "decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram"
142. Port Connectivity Checks: "decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom"
143. Port Connectivity Checks: "decryption_core:decryp_core[1].dc1|select_working_mem_input:sgmi"
144. Port Connectivity Checks: "decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4"
145. Port Connectivity Checks: "decryption_core:decryp_core[1].dc1|decrypt_msg:dc_msg"
146. Port Connectivity Checks: "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram"
147. Port Connectivity Checks: "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom"
148. Port Connectivity Checks: "decryption_core:decryp_core[0].dc1|select_working_mem_input:sgmi"
149. Port Connectivity Checks: "decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4"
150. Port Connectivity Checks: "decryption_core:decryp_core[0].dc1|decrypt_msg:dc_msg"
151. Port Connectivity Checks: "mux_8_to_1:m6"
152. Port Connectivity Checks: "mux_8_to_1:m5"
153. Port Connectivity Checks: "mux_8_to_1:m4"
154. Port Connectivity Checks: "mux_8_to_1:m3"
155. Port Connectivity Checks: "mux_8_to_1:m2"
156. Port Connectivity Checks: "mux_8_to_1:m1"
157. Port Connectivity Checks: "edge_detector:sync_reset_key"
158. In-System Memory Content Editor Settings
159. Post-Synthesis Netlist Statistics for Top Partition
160. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
161. Elapsed Time Per Partition
162. Analysis & Synthesis Messages
163. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 15 06:08:50 2019      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; rc4                                        ;
; Top-level Entity Name           ; ksa                                        ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 3001                                       ;
; Total pins                      ; 67                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 20,480                                     ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; s_memory.v                                             ; yes             ; User Wizard-Generated File                   ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/s_memory.v                                             ;             ;
; ksa.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/ksa.sv                                                 ;             ;
; encrypted_rom.v                                        ; yes             ; User Wizard-Generated File                   ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/encrypted_rom.v                                        ;             ;
; decrpted_ram.v                                         ; yes             ; User Wizard-Generated File                   ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/decrpted_ram.v                                         ;             ;
; edge_detector.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/edge_detector.sv                                       ;             ;
; mux_8_to_1.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/mux_8_to_1.sv                                          ;             ;
; decryption_core.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/decryption_core.sv                                     ;             ;
; load_mem.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/load_mem.sv                                            ;             ;
; shuffle_mem.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/shuffle_mem.sv                                         ;             ;
; decrypt_msg.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/decrypt_msg.sv                                         ;             ;
; rc4_key_cycle.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/rc4_key_cycle.sv                                       ;             ;
; select_working_mem_input.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/select_working_mem_input.sv                            ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                 ; d:/altera/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                 ; d:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                 ; d:/altera/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                 ; d:/altera/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                                 ; d:/altera/quartus/libraries/megafunctions/aglobal141.inc                                                ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                 ; d:/altera/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                             ; yes             ; Megafunction                                 ; d:/altera/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                             ; yes             ; Megafunction                                 ; d:/altera/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                                 ; d:/altera/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; db/altsyncram_2d32.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/altsyncram_2d32.tdf                                 ;             ;
; db/altsyncram_dsp2.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/altsyncram_dsp2.tdf                                 ;             ;
; sld_mod_ram_rom.vhd                                    ; yes             ; Encrypted Megafunction                       ; d:/altera/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                           ;             ;
; sld_jtag_endpoint_adapter.sv                           ; yes             ; Encrypted Megafunction                       ; d:/altera/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                                  ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction                       ; d:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
; db/altsyncram_4492.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/altsyncram_4492.tdf                                 ;             ;
; db/altsyncram_38v2.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/altsyncram_38v2.tdf                                 ;             ;
; ../secret_messages/msg_1_for_task2b/message.mif        ; yes             ; Auto-Found Memory Initialization File        ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/secret_messages/msg_1_for_task2b/message.mif           ;             ;
; db/altsyncram_ck32.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/altsyncram_ck32.tdf                                 ;             ;
; db/altsyncram_nop2.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/altsyncram_nop2.tdf                                 ;             ;
; sevensegmentdisplaydecoder.v                           ; yes             ; Auto-Found Verilog HDL File                  ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/sevensegmentdisplaydecoder.v                           ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction                       ; d:/altera/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; work        ;
; db/ip/sld73f98f60/alt_sld_fab.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/cpen_311/Lab4_template_de1soc/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2598           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3889           ;
;     -- 7 input functions                    ; 16             ;
;     -- 6 input functions                    ; 817            ;
;     -- 5 input functions                    ; 929            ;
;     -- 4 input functions                    ; 752            ;
;     -- <=3 input functions                  ; 1375           ;
;                                             ;                ;
; Dedicated logic registers                   ; 3001           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 20480          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2076           ;
; Total fan-out                               ; 30387          ;
; Average fan-out                             ; 4.21           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ksa                                                                                                ; 3889 (46)         ; 3001 (9)     ; 20480             ; 0          ; 67   ; 0            ; |ksa                                                                                                                                                                                                                     ; work         ;
;    |decryption_core:decryp_core[0].dc1|                                                             ; 386 (0)           ; 330 (0)      ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1                                                                                                                                                                                  ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay0|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay0                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay1|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay1                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay2|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay2                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay3|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay3                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay4|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay4                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay5|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay5                                                                                                                                           ; work         ;
;       |decrpted_ram:dc_ram|                                                                         ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_ck32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated                                                                                               ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1                                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ; work         ;
;       |decrypt_msg:dc_msg|                                                                          ; 98 (98)           ; 90 (90)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|decrypt_msg:dc_msg                                                                                                                                                               ; work         ;
;       |encrypted_rom:en_rom|                                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;             |altsyncram_4492:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated                                                                                              ; work         ;
;                |altsyncram_38v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1                                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;       |load_mem:l_mem|                                                                              ; 14 (14)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|load_mem:l_mem                                                                                                                                                                   ; work         ;
;       |rc4_key_cycle:rc4|                                                                           ; 45 (45)           ; 57 (57)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4                                                                                                                                                                ; work         ;
;       |s_memory:mem|                                                                                ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                      ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                         ; work         ;
;       |select_working_mem_input:sgmi|                                                               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|select_working_mem_input:sgmi                                                                                                                                                    ; work         ;
;       |shuffle_mem:s_mem|                                                                           ; 54 (54)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[0].dc1|shuffle_mem:s_mem                                                                                                                                                                ; work         ;
;    |decryption_core:decryp_core[1].dc1|                                                             ; 393 (0)           ; 330 (0)      ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1                                                                                                                                                                                  ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay0|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay0                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay1|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay1                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay2|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay2                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay3|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay3                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay4|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay4                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay5|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|SevenSegmentDisplayDecoder:hexDisplay5                                                                                                                                           ; work         ;
;       |decrpted_ram:dc_ram|                                                                         ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_ck32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated                                                                                               ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1                                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ; work         ;
;       |decrypt_msg:dc_msg|                                                                          ; 102 (102)         ; 90 (90)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|decrypt_msg:dc_msg                                                                                                                                                               ; work         ;
;       |encrypted_rom:en_rom|                                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;             |altsyncram_4492:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated                                                                                              ; work         ;
;                |altsyncram_38v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1                                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;       |load_mem:l_mem|                                                                              ; 14 (14)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|load_mem:l_mem                                                                                                                                                                   ; work         ;
;       |rc4_key_cycle:rc4|                                                                           ; 47 (47)           ; 57 (57)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4                                                                                                                                                                ; work         ;
;       |s_memory:mem|                                                                                ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                      ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                         ; work         ;
;       |select_working_mem_input:sgmi|                                                               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|select_working_mem_input:sgmi                                                                                                                                                    ; work         ;
;       |shuffle_mem:s_mem|                                                                           ; 55 (55)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[1].dc1|shuffle_mem:s_mem                                                                                                                                                                ; work         ;
;    |decryption_core:decryp_core[2].dc1|                                                             ; 393 (0)           ; 330 (0)      ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1                                                                                                                                                                                  ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay0|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay0                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay1|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay1                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay2|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay2                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay3|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay3                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay4|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay4                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay5|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|SevenSegmentDisplayDecoder:hexDisplay5                                                                                                                                           ; work         ;
;       |decrpted_ram:dc_ram|                                                                         ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_ck32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated                                                                                               ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1                                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ; work         ;
;       |decrypt_msg:dc_msg|                                                                          ; 102 (102)         ; 90 (90)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|decrypt_msg:dc_msg                                                                                                                                                               ; work         ;
;       |encrypted_rom:en_rom|                                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;             |altsyncram_4492:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated                                                                                              ; work         ;
;                |altsyncram_38v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1                                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;       |load_mem:l_mem|                                                                              ; 14 (14)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|load_mem:l_mem                                                                                                                                                                   ; work         ;
;       |rc4_key_cycle:rc4|                                                                           ; 47 (47)           ; 57 (57)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4                                                                                                                                                                ; work         ;
;       |s_memory:mem|                                                                                ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                      ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                         ; work         ;
;       |select_working_mem_input:sgmi|                                                               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|select_working_mem_input:sgmi                                                                                                                                                    ; work         ;
;       |shuffle_mem:s_mem|                                                                           ; 55 (55)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[2].dc1|shuffle_mem:s_mem                                                                                                                                                                ; work         ;
;    |decryption_core:decryp_core[3].dc1|                                                             ; 393 (0)           ; 330 (0)      ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1                                                                                                                                                                                  ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay0|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay0                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay1|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay1                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay2|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay2                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay3|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay3                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay4|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay4                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay5|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|SevenSegmentDisplayDecoder:hexDisplay5                                                                                                                                           ; work         ;
;       |decrpted_ram:dc_ram|                                                                         ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_ck32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated                                                                                               ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1                                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ; work         ;
;       |decrypt_msg:dc_msg|                                                                          ; 100 (100)         ; 90 (90)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|decrypt_msg:dc_msg                                                                                                                                                               ; work         ;
;       |encrypted_rom:en_rom|                                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;             |altsyncram_4492:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated                                                                                              ; work         ;
;                |altsyncram_38v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1                                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;       |load_mem:l_mem|                                                                              ; 14 (14)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|load_mem:l_mem                                                                                                                                                                   ; work         ;
;       |rc4_key_cycle:rc4|                                                                           ; 49 (49)           ; 57 (57)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4                                                                                                                                                                ; work         ;
;       |s_memory:mem|                                                                                ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                      ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                         ; work         ;
;       |select_working_mem_input:sgmi|                                                               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|select_working_mem_input:sgmi                                                                                                                                                    ; work         ;
;       |shuffle_mem:s_mem|                                                                           ; 55 (55)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[3].dc1|shuffle_mem:s_mem                                                                                                                                                                ; work         ;
;    |decryption_core:decryp_core[4].dc1|                                                             ; 392 (0)           ; 330 (0)      ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1                                                                                                                                                                                  ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay0|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay0                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay1|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay1                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay2|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay2                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay3|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay3                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay4|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay4                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay5|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|SevenSegmentDisplayDecoder:hexDisplay5                                                                                                                                           ; work         ;
;       |decrpted_ram:dc_ram|                                                                         ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_ck32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated                                                                                               ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1                                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ; work         ;
;       |decrypt_msg:dc_msg|                                                                          ; 100 (100)         ; 90 (90)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|decrypt_msg:dc_msg                                                                                                                                                               ; work         ;
;       |encrypted_rom:en_rom|                                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;             |altsyncram_4492:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated                                                                                              ; work         ;
;                |altsyncram_38v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1                                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;       |load_mem:l_mem|                                                                              ; 14 (14)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|load_mem:l_mem                                                                                                                                                                   ; work         ;
;       |rc4_key_cycle:rc4|                                                                           ; 48 (48)           ; 57 (57)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4                                                                                                                                                                ; work         ;
;       |s_memory:mem|                                                                                ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                      ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                         ; work         ;
;       |select_working_mem_input:sgmi|                                                               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|select_working_mem_input:sgmi                                                                                                                                                    ; work         ;
;       |shuffle_mem:s_mem|                                                                           ; 55 (55)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[4].dc1|shuffle_mem:s_mem                                                                                                                                                                ; work         ;
;    |decryption_core:decryp_core[5].dc1|                                                             ; 394 (0)           ; 330 (0)      ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1                                                                                                                                                                                  ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay0|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay0                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay1|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay1                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay2|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay2                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay3|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay3                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay4|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay4                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay5|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|SevenSegmentDisplayDecoder:hexDisplay5                                                                                                                                           ; work         ;
;       |decrpted_ram:dc_ram|                                                                         ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_ck32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated                                                                                               ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1                                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ; work         ;
;       |decrypt_msg:dc_msg|                                                                          ; 100 (100)         ; 90 (90)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|decrypt_msg:dc_msg                                                                                                                                                               ; work         ;
;       |encrypted_rom:en_rom|                                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;             |altsyncram_4492:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated                                                                                              ; work         ;
;                |altsyncram_38v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1                                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;       |load_mem:l_mem|                                                                              ; 14 (14)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|load_mem:l_mem                                                                                                                                                                   ; work         ;
;       |rc4_key_cycle:rc4|                                                                           ; 50 (50)           ; 57 (57)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4                                                                                                                                                                ; work         ;
;       |s_memory:mem|                                                                                ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                      ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                         ; work         ;
;       |select_working_mem_input:sgmi|                                                               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|select_working_mem_input:sgmi                                                                                                                                                    ; work         ;
;       |shuffle_mem:s_mem|                                                                           ; 55 (55)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[5].dc1|shuffle_mem:s_mem                                                                                                                                                                ; work         ;
;    |decryption_core:decryp_core[6].dc1|                                                             ; 394 (0)           ; 330 (0)      ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1                                                                                                                                                                                  ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay0|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay0                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay1|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay1                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay2|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay2                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay3|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay3                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay4|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay4                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay5|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|SevenSegmentDisplayDecoder:hexDisplay5                                                                                                                                           ; work         ;
;       |decrpted_ram:dc_ram|                                                                         ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_ck32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated                                                                                               ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1                                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ; work         ;
;       |decrypt_msg:dc_msg|                                                                          ; 100 (100)         ; 90 (90)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|decrypt_msg:dc_msg                                                                                                                                                               ; work         ;
;       |encrypted_rom:en_rom|                                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;             |altsyncram_4492:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated                                                                                              ; work         ;
;                |altsyncram_38v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1                                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;       |load_mem:l_mem|                                                                              ; 14 (14)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|load_mem:l_mem                                                                                                                                                                   ; work         ;
;       |rc4_key_cycle:rc4|                                                                           ; 50 (50)           ; 57 (57)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4                                                                                                                                                                ; work         ;
;       |s_memory:mem|                                                                                ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                      ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                         ; work         ;
;       |select_working_mem_input:sgmi|                                                               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|select_working_mem_input:sgmi                                                                                                                                                    ; work         ;
;       |shuffle_mem:s_mem|                                                                           ; 55 (55)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[6].dc1|shuffle_mem:s_mem                                                                                                                                                                ; work         ;
;    |decryption_core:decryp_core[7].dc1|                                                             ; 395 (0)           ; 330 (0)      ; 2560              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1                                                                                                                                                                                  ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay0|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay0                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay1|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay1                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay2|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay2                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay3|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay3                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay4|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay4                                                                                                                                           ; work         ;
;       |SevenSegmentDisplayDecoder:hexDisplay5|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|SevenSegmentDisplayDecoder:hexDisplay5                                                                                                                                           ; work         ;
;       |decrpted_ram:dc_ram|                                                                         ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;             |altsyncram_ck32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated                                                                                               ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1                                                                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                  ; work         ;
;       |decrypt_msg:dc_msg|                                                                          ; 100 (100)         ; 90 (90)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|decrypt_msg:dc_msg                                                                                                                                                               ; work         ;
;       |encrypted_rom:en_rom|                                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;             |altsyncram_4492:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated                                                                                              ; work         ;
;                |altsyncram_38v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1                                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;       |load_mem:l_mem|                                                                              ; 14 (14)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|load_mem:l_mem                                                                                                                                                                   ; work         ;
;       |rc4_key_cycle:rc4|                                                                           ; 51 (51)           ; 57 (57)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4                                                                                                                                                                ; work         ;
;       |s_memory:mem|                                                                                ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                      ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                         ; work         ;
;       |select_working_mem_input:sgmi|                                                               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|select_working_mem_input:sgmi                                                                                                                                                    ; work         ;
;       |shuffle_mem:s_mem|                                                                           ; 55 (55)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|decryption_core:decryp_core[7].dc1|shuffle_mem:s_mem                                                                                                                                                                ; work         ;
;    |edge_detector:sync_reset_key|                                                                   ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:sync_reset_key                                                                                                                                                                                        ; work         ;
;    |mux_8_to_1:m1|                                                                                  ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|mux_8_to_1:m1                                                                                                                                                                                                       ; work         ;
;    |mux_8_to_1:m2|                                                                                  ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|mux_8_to_1:m2                                                                                                                                                                                                       ; work         ;
;    |mux_8_to_1:m3|                                                                                  ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|mux_8_to_1:m3                                                                                                                                                                                                       ; work         ;
;    |mux_8_to_1:m4|                                                                                  ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|mux_8_to_1:m4                                                                                                                                                                                                       ; work         ;
;    |mux_8_to_1:m5|                                                                                  ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|mux_8_to_1:m5                                                                                                                                                                                                       ; work         ;
;    |mux_8_to_1:m6|                                                                                  ; 25 (25)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|mux_8_to_1:m6                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 573 (1)           ; 348 (0)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                    ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 572 (1)           ; 348 (28)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 571 (0)           ; 320 (0)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 571 (525)         ; 320 (289)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 27 (27)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; Name                                                                                                                                                          ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM  ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                            ;
; decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ../secret_messages/msg_1_for_task2b/message.mif ;
; decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                            ;
; decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM  ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                            ;
; decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ../secret_messages/msg_1_for_task2b/message.mif ;
; decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                            ;
; decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM  ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                            ;
; decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ../secret_messages/msg_1_for_task2b/message.mif ;
; decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                            ;
; decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM  ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                            ;
; decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ../secret_messages/msg_1_for_task2b/message.mif ;
; decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                            ;
; decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM  ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                            ;
; decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ../secret_messages/msg_1_for_task2b/message.mif ;
; decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                            ;
; decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM  ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                            ;
; decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ../secret_messages/msg_1_for_task2b/message.mif ;
; decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                            ;
; decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM  ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                            ;
; decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ../secret_messages/msg_1_for_task2b/message.mif ;
; decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                            ;
; decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM  ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None                                            ;
; decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; ../secret_messages/msg_1_for_task2b/message.mif ;
; decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM         ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram                                                                                       ; decrpted_ram.v  ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom                                                                                      ; encrypted_rom.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem                                                                                              ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram                                                                                       ; decrpted_ram.v  ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom                                                                                      ; encrypted_rom.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem                                                                                              ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram                                                                                       ; decrpted_ram.v  ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom                                                                                      ; encrypted_rom.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem                                                                                              ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram                                                                                       ; decrpted_ram.v  ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom                                                                                      ; encrypted_rom.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem                                                                                              ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram                                                                                       ; decrpted_ram.v  ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom                                                                                      ; encrypted_rom.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem                                                                                              ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram                                                                                       ; decrpted_ram.v  ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom                                                                                      ; encrypted_rom.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem                                                                                              ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram                                                                                       ; decrpted_ram.v  ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom                                                                                      ; encrypted_rom.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem                                                                                              ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram                                                                                       ; decrpted_ram.v  ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom                                                                                      ; encrypted_rom.v ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem                                                                                              ; s_memory.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                                                                                                                                   ; Reason for Removal                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4|state[3]                                                                                                                   ; Merged with decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4|state[6]  ;
; decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4|state[3]                                                                                                                   ; Merged with decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4|state[6]  ;
; decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4|state[3]                                                                                                                   ; Merged with decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4|state[6]  ;
; decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4|state[3]                                                                                                                   ; Merged with decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4|state[6]  ;
; decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4|state[3]                                                                                                                   ; Merged with decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4|state[6]  ;
; decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4|state[3]                                                                                                                   ; Merged with decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4|state[6]  ;
; decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4|state[3]                                                                                                                   ; Merged with decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4|state[6]  ;
; decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4|state[3]                                                                                                                   ; Merged with decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4|state[6]  ;
; decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_data[0]                                                                                                                     ; Merged with decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_address[0] ;
; decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_data[1]                                                                                                                     ; Merged with decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_address[1] ;
; decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_data[2]                                                                                                                     ; Merged with decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_address[2] ;
; decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_data[3]                                                                                                                     ; Merged with decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_address[3] ;
; decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_data[4]                                                                                                                     ; Merged with decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_address[4] ;
; decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_data[5]                                                                                                                     ; Merged with decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_address[5] ;
; decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_data[6]                                                                                                                     ; Merged with decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_address[6] ;
; decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_data[7]                                                                                                                     ; Merged with decryption_core:decryp_core[0].dc1|load_mem:l_mem|l_address[7] ;
; decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_data[0]                                                                                                                     ; Merged with decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_address[0] ;
; decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_data[1]                                                                                                                     ; Merged with decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_address[1] ;
; decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_data[2]                                                                                                                     ; Merged with decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_address[2] ;
; decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_data[3]                                                                                                                     ; Merged with decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_address[3] ;
; decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_data[4]                                                                                                                     ; Merged with decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_address[4] ;
; decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_data[5]                                                                                                                     ; Merged with decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_address[5] ;
; decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_data[6]                                                                                                                     ; Merged with decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_address[6] ;
; decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_data[7]                                                                                                                     ; Merged with decryption_core:decryp_core[1].dc1|load_mem:l_mem|l_address[7] ;
; decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_data[0]                                                                                                                     ; Merged with decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_address[0] ;
; decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_data[1]                                                                                                                     ; Merged with decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_address[1] ;
; decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_data[2]                                                                                                                     ; Merged with decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_address[2] ;
; decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_data[3]                                                                                                                     ; Merged with decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_address[3] ;
; decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_data[4]                                                                                                                     ; Merged with decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_address[4] ;
; decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_data[5]                                                                                                                     ; Merged with decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_address[5] ;
; decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_data[6]                                                                                                                     ; Merged with decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_address[6] ;
; decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_data[7]                                                                                                                     ; Merged with decryption_core:decryp_core[2].dc1|load_mem:l_mem|l_address[7] ;
; decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_data[0]                                                                                                                     ; Merged with decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_address[0] ;
; decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_data[1]                                                                                                                     ; Merged with decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_address[1] ;
; decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_data[2]                                                                                                                     ; Merged with decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_address[2] ;
; decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_data[3]                                                                                                                     ; Merged with decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_address[3] ;
; decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_data[4]                                                                                                                     ; Merged with decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_address[4] ;
; decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_data[5]                                                                                                                     ; Merged with decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_address[5] ;
; decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_data[6]                                                                                                                     ; Merged with decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_address[6] ;
; decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_data[7]                                                                                                                     ; Merged with decryption_core:decryp_core[3].dc1|load_mem:l_mem|l_address[7] ;
; decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_data[0]                                                                                                                     ; Merged with decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_address[0] ;
; decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_data[1]                                                                                                                     ; Merged with decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_address[1] ;
; decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_data[2]                                                                                                                     ; Merged with decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_address[2] ;
; decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_data[3]                                                                                                                     ; Merged with decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_address[3] ;
; decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_data[4]                                                                                                                     ; Merged with decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_address[4] ;
; decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_data[5]                                                                                                                     ; Merged with decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_address[5] ;
; decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_data[6]                                                                                                                     ; Merged with decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_address[6] ;
; decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_data[7]                                                                                                                     ; Merged with decryption_core:decryp_core[4].dc1|load_mem:l_mem|l_address[7] ;
; decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_data[0]                                                                                                                     ; Merged with decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_address[0] ;
; decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_data[1]                                                                                                                     ; Merged with decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_address[1] ;
; decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_data[2]                                                                                                                     ; Merged with decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_address[2] ;
; decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_data[3]                                                                                                                     ; Merged with decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_address[3] ;
; decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_data[4]                                                                                                                     ; Merged with decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_address[4] ;
; decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_data[5]                                                                                                                     ; Merged with decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_address[5] ;
; decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_data[6]                                                                                                                     ; Merged with decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_address[6] ;
; decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_data[7]                                                                                                                     ; Merged with decryption_core:decryp_core[5].dc1|load_mem:l_mem|l_address[7] ;
; decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_data[0]                                                                                                                     ; Merged with decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_address[0] ;
; decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_data[1]                                                                                                                     ; Merged with decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_address[1] ;
; decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_data[2]                                                                                                                     ; Merged with decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_address[2] ;
; decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_data[3]                                                                                                                     ; Merged with decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_address[3] ;
; decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_data[4]                                                                                                                     ; Merged with decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_address[4] ;
; decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_data[5]                                                                                                                     ; Merged with decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_address[5] ;
; decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_data[6]                                                                                                                     ; Merged with decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_address[6] ;
; decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_data[7]                                                                                                                     ; Merged with decryption_core:decryp_core[6].dc1|load_mem:l_mem|l_address[7] ;
; decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_data[0]                                                                                                                     ; Merged with decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_address[0] ;
; decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_data[1]                                                                                                                     ; Merged with decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_address[1] ;
; decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_data[2]                                                                                                                     ; Merged with decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_address[2] ;
; decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_data[3]                                                                                                                     ; Merged with decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_address[3] ;
; decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_data[4]                                                                                                                     ; Merged with decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_address[4] ;
; decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_data[5]                                                                                                                     ; Merged with decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_address[5] ;
; decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_data[6]                                                                                                                     ; Merged with decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_address[6] ;
; decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_data[7]                                                                                                                     ; Merged with decryption_core:decryp_core[7].dc1|load_mem:l_mem|l_address[7] ;
; decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                     ;
; decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                     ;
; Total Number of Removed Registers = 96                                                                                                                                          ;                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3001  ;
; Number of registers using Synchronous Clear  ; 127   ;
; Number of registers using Synchronous Load   ; 457   ;
; Number of registers using Asynchronous Clear ; 1566  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2348  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4|key_count[20]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4|key_count[21]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4|key_count[22]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4|key_count[20]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4|key_count[21]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4|key_count[20]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4|key_count[22]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4|key_count[21]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4|key_count[22]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4|key_count[20]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4|key_count[21]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4|key_count[22]                                                                                                                                       ; 3       ;
; decryption_core:decryp_core[4].dc1|decrypt_msg:dc_msg|state[0]                                                                                                                                           ; 47      ;
; decryption_core:decryp_core[5].dc1|decrypt_msg:dc_msg|state[0]                                                                                                                                           ; 47      ;
; decryption_core:decryp_core[3].dc1|decrypt_msg:dc_msg|state[0]                                                                                                                                           ; 47      ;
; decryption_core:decryp_core[7].dc1|decrypt_msg:dc_msg|state[0]                                                                                                                                           ; 47      ;
; decryption_core:decryp_core[1].dc1|decrypt_msg:dc_msg|state[0]                                                                                                                                           ; 47      ;
; decryption_core:decryp_core[0].dc1|decrypt_msg:dc_msg|state[0]                                                                                                                                           ; 43      ;
; decryption_core:decryp_core[2].dc1|decrypt_msg:dc_msg|state[0]                                                                                                                                           ; 47      ;
; decryption_core:decryp_core[6].dc1|decrypt_msg:dc_msg|state[0]                                                                                                                                           ; 47      ;
; decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4|state[4]                                                                                                                                            ; 9       ;
; decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4|state[0]                                                                                                                                            ; 8       ;
; decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4|state[4]                                                                                                                                            ; 9       ;
; decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4|state[0]                                                                                                                                            ; 8       ;
; decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4|state[4]                                                                                                                                            ; 9       ;
; decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4|state[0]                                                                                                                                            ; 8       ;
; decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4|state[4]                                                                                                                                            ; 9       ;
; decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4|state[0]                                                                                                                                            ; 8       ;
; decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4|state[4]                                                                                                                                            ; 9       ;
; decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4|state[0]                                                                                                                                            ; 7       ;
; decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4|state[4]                                                                                                                                            ; 9       ;
; decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4|state[0]                                                                                                                                            ; 7       ;
; decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4|state[4]                                                                                                                                            ; 9       ;
; decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4|state[0]                                                                                                                                            ; 7       ;
; decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4|state[4]                                                                                                                                            ; 9       ;
; decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4|state[0]                                                                                                                                            ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; Total number of inverted registers = 39                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|shuffle_mem:s_mem|sec_data[7]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|shuffle_mem:s_mem|sec_data[7]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|shuffle_mem:s_mem|sec_data[1]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|shuffle_mem:s_mem|sec_data[4]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|shuffle_mem:s_mem|sec_data[3]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|shuffle_mem:s_mem|sec_data[6]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|shuffle_mem:s_mem|sec_data[7]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|shuffle_mem:s_mem|sec_data[7]                                                                                                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|shuffle_mem:s_mem|s_data[5]                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|shuffle_mem:s_mem|s_data[7]                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|shuffle_mem:s_mem|s_data[7]                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|shuffle_mem:s_mem|s_data[0]                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|shuffle_mem:s_mem|s_data[4]                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|shuffle_mem:s_mem|s_data[5]                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|shuffle_mem:s_mem|s_data[1]                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|shuffle_mem:s_mem|s_data[3]                                                                                                                                                                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                     ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                     ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                     ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                     ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                     ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                     ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                     ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                     ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|shuffle_mem:s_mem|s_address[0]                                                                                                                                                                 ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|shuffle_mem:s_mem|s_address[3]                                                                                                                                                                 ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|shuffle_mem:s_mem|s_address[6]                                                                                                                                                                 ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|shuffle_mem:s_mem|s_address[2]                                                                                                                                                                 ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|shuffle_mem:s_mem|s_address[7]                                                                                                                                                                 ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|shuffle_mem:s_mem|s_address[5]                                                                                                                                                                 ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|shuffle_mem:s_mem|s_address[0]                                                                                                                                                                 ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|shuffle_mem:s_mem|s_address[1]                                                                                                                                                                 ;
; 132:1              ; 8 bits    ; 704 LEs       ; 0 LEs                ; 704 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|decrypt_msg:dc_msg|dm_w_data[1]                                                                                                                                                                ;
; 132:1              ; 8 bits    ; 704 LEs       ; 0 LEs                ; 704 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|decrypt_msg:dc_msg|dm_w_data[4]                                                                                                                                                                ;
; 132:1              ; 8 bits    ; 704 LEs       ; 0 LEs                ; 704 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|decrypt_msg:dc_msg|dm_w_data[2]                                                                                                                                                                ;
; 132:1              ; 8 bits    ; 704 LEs       ; 0 LEs                ; 704 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|decrypt_msg:dc_msg|dm_w_data[6]                                                                                                                                                                ;
; 132:1              ; 8 bits    ; 704 LEs       ; 0 LEs                ; 704 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|decrypt_msg:dc_msg|dm_w_data[1]                                                                                                                                                                ;
; 132:1              ; 8 bits    ; 704 LEs       ; 0 LEs                ; 704 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|decrypt_msg:dc_msg|dm_w_data[2]                                                                                                                                                                ;
; 132:1              ; 8 bits    ; 704 LEs       ; 0 LEs                ; 704 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|decrypt_msg:dc_msg|dm_w_data[0]                                                                                                                                                                ;
; 132:1              ; 8 bits    ; 704 LEs       ; 0 LEs                ; 704 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|decrypt_msg:dc_msg|dm_w_data[6]                                                                                                                                                                ;
; 132:1              ; 8 bits    ; 704 LEs       ; 16 LEs               ; 688 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[0].dc1|decrypt_msg:dc_msg|dm_w_address[5]                                                                                                                                                             ;
; 132:1              ; 8 bits    ; 704 LEs       ; 16 LEs               ; 688 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[1].dc1|decrypt_msg:dc_msg|dm_w_address[3]                                                                                                                                                             ;
; 132:1              ; 8 bits    ; 704 LEs       ; 16 LEs               ; 688 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[2].dc1|decrypt_msg:dc_msg|dm_w_address[6]                                                                                                                                                             ;
; 132:1              ; 8 bits    ; 704 LEs       ; 16 LEs               ; 688 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[3].dc1|decrypt_msg:dc_msg|dm_w_address[6]                                                                                                                                                             ;
; 132:1              ; 8 bits    ; 704 LEs       ; 16 LEs               ; 688 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[4].dc1|decrypt_msg:dc_msg|dm_w_address[7]                                                                                                                                                             ;
; 132:1              ; 8 bits    ; 704 LEs       ; 16 LEs               ; 688 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[5].dc1|decrypt_msg:dc_msg|dm_w_address[7]                                                                                                                                                             ;
; 132:1              ; 8 bits    ; 704 LEs       ; 16 LEs               ; 688 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[6].dc1|decrypt_msg:dc_msg|dm_w_address[4]                                                                                                                                                             ;
; 132:1              ; 8 bits    ; 704 LEs       ; 16 LEs               ; 688 LEs                ; Yes        ; |ksa|decryption_core:decryp_core[7].dc1|decrypt_msg:dc_msg|dm_w_address[1]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[0].dc1|select_working_mem_input:sgmi|out_address[5]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[1].dc1|select_working_mem_input:sgmi|out_address[4]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[2].dc1|select_working_mem_input:sgmi|out_address[0]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[3].dc1|select_working_mem_input:sgmi|out_address[3]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[4].dc1|select_working_mem_input:sgmi|out_address[3]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[5].dc1|select_working_mem_input:sgmi|out_address[7]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[6].dc1|select_working_mem_input:sgmi|out_address[1]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[7].dc1|select_working_mem_input:sgmi|out_address[0]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[0].dc1|select_working_mem_input:sgmi|out_data[7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[1].dc1|select_working_mem_input:sgmi|out_data[3]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[2].dc1|select_working_mem_input:sgmi|out_data[4]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[3].dc1|select_working_mem_input:sgmi|out_data[7]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[4].dc1|select_working_mem_input:sgmi|out_data[6]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[5].dc1|select_working_mem_input:sgmi|out_data[6]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[6].dc1|select_working_mem_input:sgmi|out_data[3]                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|decryption_core:decryp_core[7].dc1|select_working_mem_input:sgmi|out_data[6]                                                                                                                                                      ;
; 256:1              ; 42 bits   ; 7140 LEs      ; 210 LEs              ; 6930 LEs               ; No         ; |ksa|mux_8_to_1:m6|Selector5                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][2]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][1]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[13][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[14][3]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[15][2]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[16][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[17][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[18][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[19][3]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[20][3]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[21][1]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[22][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[23][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[24][0]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][4]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][4]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][2]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][0]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][0]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][0]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][2]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[13][4]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[14][0]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[15][2]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[16][2]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[17][3]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[18][4]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[19][4]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[20][3]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[21][2]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[22][1]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[23][2]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[24][4]                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 204:1              ; 4 bits    ; 544 LEs       ; 324 LEs              ; 220 LEs                ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
; 52:1               ; 3 bits    ; 102 LEs       ; 66 LEs               ; 36 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 52:1               ; 5 bits    ; 170 LEs       ; 80 LEs               ; 90 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ksa ;
+----------------+---------+------------------------------------------+
; Parameter Name ; Value   ; Type                                     ;
+----------------+---------+------------------------------------------+
; CORE_COUNT     ; 8       ; Signed Integer                           ;
; KEY_SPACE      ; 8388608 ; Signed Integer                           ;
+----------------+---------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_to_1:m1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; input_size     ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_to_1:m2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; input_size     ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_to_1:m3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; input_size     ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_to_1:m4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; input_size     ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_to_1:m5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; input_size     ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_8_to_1:m6 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; input_size     ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1 ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; start_key      ; 0       ; Signed Integer                                       ;
; max_key        ; 1048626 ; Signed Integer                                       ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|load_mem:l_mem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; IDLE           ; 00000 ; Unsigned Binary                                                       ;
; BEGIN_LOAD     ; 00001 ; Unsigned Binary                                                       ;
; INC_COUNT      ; 00010 ; Unsigned Binary                                                       ;
; LOAD_DATA      ; 01011 ; Unsigned Binary                                                       ;
; WRITE_DATA     ; 01100 ; Unsigned Binary                                                       ;
; CHECK_DONE     ; 00101 ; Unsigned Binary                                                       ;
; LOAD_DONE      ; 10110 ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|shuffle_mem:s_mem ;
+----------------+---------+------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                   ;
+----------------+---------+------------------------------------------------------------------------+
; IDLE           ; 0000000 ; Unsigned Binary                                                        ;
; START          ; 0000001 ; Unsigned Binary                                                        ;
; READ_I         ; 0000010 ; Unsigned Binary                                                        ;
; HOLD_I_R       ; 0000011 ; Unsigned Binary                                                        ;
; SAVE_I         ; 0000100 ; Unsigned Binary                                                        ;
; LOAD_SCKEY     ; 0000101 ; Unsigned Binary                                                        ;
; CALC_J         ; 0000110 ; Unsigned Binary                                                        ;
; READ_J         ; 0000111 ; Unsigned Binary                                                        ;
; HOLD_J_R       ; 0001000 ; Unsigned Binary                                                        ;
; SAVE_J         ; 0001001 ; Unsigned Binary                                                        ;
; WRITE_J        ; 0101010 ; Unsigned Binary                                                        ;
; WRITE_I        ; 0101011 ; Unsigned Binary                                                        ;
; CHECK_DONE     ; 0010100 ; Unsigned Binary                                                        ;
; INC_COUNT      ; 0010101 ; Unsigned Binary                                                        ;
; DONE           ; 1010110 ; Unsigned Binary                                                        ;
+----------------+---------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|decrypt_msg:dc_msg ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; IDLE           ; 000000001 ; Unsigned Binary                                                       ;
; INC_I          ; 000000010 ; Unsigned Binary                                                       ;
; LOAD_I         ; 000000011 ; Unsigned Binary                                                       ;
; READ_I         ; 000000100 ; Unsigned Binary                                                       ;
; SAVE_I         ; 000000101 ; Unsigned Binary                                                       ;
; CALC_J         ; 000000110 ; Unsigned Binary                                                       ;
; LOAD_J         ; 000000111 ; Unsigned Binary                                                       ;
; READ_J         ; 000001000 ; Unsigned Binary                                                       ;
; SAVE_J         ; 000001001 ; Unsigned Binary                                                       ;
; WRITE_I        ; 001001010 ; Unsigned Binary                                                       ;
; WRITE_J        ; 001001011 ; Unsigned Binary                                                       ;
; CALC_F_IND     ; 000001110 ; Unsigned Binary                                                       ;
; LOAD_F_IND     ; 000001111 ; Unsigned Binary                                                       ;
; READ_F_IND     ; 000010000 ; Unsigned Binary                                                       ;
; LOAD_ENC       ; 000010001 ; Unsigned Binary                                                       ;
; READ_ENC       ; 000010010 ; Unsigned Binary                                                       ;
; CHK_DC_DATA    ; 000010011 ; Unsigned Binary                                                       ;
; WRITE_DC       ; 000110100 ; Unsigned Binary                                                       ;
; CHK_DONE       ; 000010101 ; Unsigned Binary                                                       ;
; INC_K          ; 000010110 ; Unsigned Binary                                                       ;
; DONE           ; 010010111 ; Unsigned Binary                                                       ;
; INVALID_D      ; 100011000 ; Unsigned Binary                                                       ;
; XOR_F_EN       ; 000011001 ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4 ;
+----------------+--------------------------+-------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                  ;
+----------------+--------------------------+-------------------------------------------------------+
; counter_start  ; 000000000000000000000000 ; Unsigned Binary                                       ;
; counter_end    ; 000100000000000000110010 ; Unsigned Binary                                       ;
+----------------+--------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                          ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped                                       ;
; WIDTH_A                            ; 8                                               ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                               ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                              ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WIDTH_B                            ; 1                                               ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                            ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; INIT_FILE                          ; ../secret_messages/msg_1_for_task2b/message.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_4492                                 ; Untyped                                       ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ck32      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1 ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; start_key      ; 1048576 ; Signed Integer                                       ;
; max_key        ; 2097202 ; Signed Integer                                       ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|load_mem:l_mem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; IDLE           ; 00000 ; Unsigned Binary                                                       ;
; BEGIN_LOAD     ; 00001 ; Unsigned Binary                                                       ;
; INC_COUNT      ; 00010 ; Unsigned Binary                                                       ;
; LOAD_DATA      ; 01011 ; Unsigned Binary                                                       ;
; WRITE_DATA     ; 01100 ; Unsigned Binary                                                       ;
; CHECK_DONE     ; 00101 ; Unsigned Binary                                                       ;
; LOAD_DONE      ; 10110 ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|shuffle_mem:s_mem ;
+----------------+---------+------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                   ;
+----------------+---------+------------------------------------------------------------------------+
; IDLE           ; 0000000 ; Unsigned Binary                                                        ;
; START          ; 0000001 ; Unsigned Binary                                                        ;
; READ_I         ; 0000010 ; Unsigned Binary                                                        ;
; HOLD_I_R       ; 0000011 ; Unsigned Binary                                                        ;
; SAVE_I         ; 0000100 ; Unsigned Binary                                                        ;
; LOAD_SCKEY     ; 0000101 ; Unsigned Binary                                                        ;
; CALC_J         ; 0000110 ; Unsigned Binary                                                        ;
; READ_J         ; 0000111 ; Unsigned Binary                                                        ;
; HOLD_J_R       ; 0001000 ; Unsigned Binary                                                        ;
; SAVE_J         ; 0001001 ; Unsigned Binary                                                        ;
; WRITE_J        ; 0101010 ; Unsigned Binary                                                        ;
; WRITE_I        ; 0101011 ; Unsigned Binary                                                        ;
; CHECK_DONE     ; 0010100 ; Unsigned Binary                                                        ;
; INC_COUNT      ; 0010101 ; Unsigned Binary                                                        ;
; DONE           ; 1010110 ; Unsigned Binary                                                        ;
+----------------+---------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|decrypt_msg:dc_msg ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; IDLE           ; 000000001 ; Unsigned Binary                                                       ;
; INC_I          ; 000000010 ; Unsigned Binary                                                       ;
; LOAD_I         ; 000000011 ; Unsigned Binary                                                       ;
; READ_I         ; 000000100 ; Unsigned Binary                                                       ;
; SAVE_I         ; 000000101 ; Unsigned Binary                                                       ;
; CALC_J         ; 000000110 ; Unsigned Binary                                                       ;
; LOAD_J         ; 000000111 ; Unsigned Binary                                                       ;
; READ_J         ; 000001000 ; Unsigned Binary                                                       ;
; SAVE_J         ; 000001001 ; Unsigned Binary                                                       ;
; WRITE_I        ; 001001010 ; Unsigned Binary                                                       ;
; WRITE_J        ; 001001011 ; Unsigned Binary                                                       ;
; CALC_F_IND     ; 000001110 ; Unsigned Binary                                                       ;
; LOAD_F_IND     ; 000001111 ; Unsigned Binary                                                       ;
; READ_F_IND     ; 000010000 ; Unsigned Binary                                                       ;
; LOAD_ENC       ; 000010001 ; Unsigned Binary                                                       ;
; READ_ENC       ; 000010010 ; Unsigned Binary                                                       ;
; CHK_DC_DATA    ; 000010011 ; Unsigned Binary                                                       ;
; WRITE_DC       ; 000110100 ; Unsigned Binary                                                       ;
; CHK_DONE       ; 000010101 ; Unsigned Binary                                                       ;
; INC_K          ; 000010110 ; Unsigned Binary                                                       ;
; DONE           ; 010010111 ; Unsigned Binary                                                       ;
; INVALID_D      ; 100011000 ; Unsigned Binary                                                       ;
; XOR_F_EN       ; 000011001 ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4 ;
+----------------+--------------------------+-------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                  ;
+----------------+--------------------------+-------------------------------------------------------+
; counter_start  ; 000100000000000000000000 ; Unsigned Binary                                       ;
; counter_end    ; 001000000000000000110010 ; Unsigned Binary                                       ;
+----------------+--------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                          ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped                                       ;
; WIDTH_A                            ; 8                                               ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                               ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                              ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WIDTH_B                            ; 1                                               ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                            ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; INIT_FILE                          ; ../secret_messages/msg_1_for_task2b/message.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_4492                                 ; Untyped                                       ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ck32      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1 ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; start_key      ; 2097152 ; Signed Integer                                       ;
; max_key        ; 3145778 ; Signed Integer                                       ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|load_mem:l_mem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; IDLE           ; 00000 ; Unsigned Binary                                                       ;
; BEGIN_LOAD     ; 00001 ; Unsigned Binary                                                       ;
; INC_COUNT      ; 00010 ; Unsigned Binary                                                       ;
; LOAD_DATA      ; 01011 ; Unsigned Binary                                                       ;
; WRITE_DATA     ; 01100 ; Unsigned Binary                                                       ;
; CHECK_DONE     ; 00101 ; Unsigned Binary                                                       ;
; LOAD_DONE      ; 10110 ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|shuffle_mem:s_mem ;
+----------------+---------+------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                   ;
+----------------+---------+------------------------------------------------------------------------+
; IDLE           ; 0000000 ; Unsigned Binary                                                        ;
; START          ; 0000001 ; Unsigned Binary                                                        ;
; READ_I         ; 0000010 ; Unsigned Binary                                                        ;
; HOLD_I_R       ; 0000011 ; Unsigned Binary                                                        ;
; SAVE_I         ; 0000100 ; Unsigned Binary                                                        ;
; LOAD_SCKEY     ; 0000101 ; Unsigned Binary                                                        ;
; CALC_J         ; 0000110 ; Unsigned Binary                                                        ;
; READ_J         ; 0000111 ; Unsigned Binary                                                        ;
; HOLD_J_R       ; 0001000 ; Unsigned Binary                                                        ;
; SAVE_J         ; 0001001 ; Unsigned Binary                                                        ;
; WRITE_J        ; 0101010 ; Unsigned Binary                                                        ;
; WRITE_I        ; 0101011 ; Unsigned Binary                                                        ;
; CHECK_DONE     ; 0010100 ; Unsigned Binary                                                        ;
; INC_COUNT      ; 0010101 ; Unsigned Binary                                                        ;
; DONE           ; 1010110 ; Unsigned Binary                                                        ;
+----------------+---------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|decrypt_msg:dc_msg ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; IDLE           ; 000000001 ; Unsigned Binary                                                       ;
; INC_I          ; 000000010 ; Unsigned Binary                                                       ;
; LOAD_I         ; 000000011 ; Unsigned Binary                                                       ;
; READ_I         ; 000000100 ; Unsigned Binary                                                       ;
; SAVE_I         ; 000000101 ; Unsigned Binary                                                       ;
; CALC_J         ; 000000110 ; Unsigned Binary                                                       ;
; LOAD_J         ; 000000111 ; Unsigned Binary                                                       ;
; READ_J         ; 000001000 ; Unsigned Binary                                                       ;
; SAVE_J         ; 000001001 ; Unsigned Binary                                                       ;
; WRITE_I        ; 001001010 ; Unsigned Binary                                                       ;
; WRITE_J        ; 001001011 ; Unsigned Binary                                                       ;
; CALC_F_IND     ; 000001110 ; Unsigned Binary                                                       ;
; LOAD_F_IND     ; 000001111 ; Unsigned Binary                                                       ;
; READ_F_IND     ; 000010000 ; Unsigned Binary                                                       ;
; LOAD_ENC       ; 000010001 ; Unsigned Binary                                                       ;
; READ_ENC       ; 000010010 ; Unsigned Binary                                                       ;
; CHK_DC_DATA    ; 000010011 ; Unsigned Binary                                                       ;
; WRITE_DC       ; 000110100 ; Unsigned Binary                                                       ;
; CHK_DONE       ; 000010101 ; Unsigned Binary                                                       ;
; INC_K          ; 000010110 ; Unsigned Binary                                                       ;
; DONE           ; 010010111 ; Unsigned Binary                                                       ;
; INVALID_D      ; 100011000 ; Unsigned Binary                                                       ;
; XOR_F_EN       ; 000011001 ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4 ;
+----------------+--------------------------+-------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                  ;
+----------------+--------------------------+-------------------------------------------------------+
; counter_start  ; 001000000000000000000000 ; Unsigned Binary                                       ;
; counter_end    ; 001100000000000000110010 ; Unsigned Binary                                       ;
+----------------+--------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                          ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped                                       ;
; WIDTH_A                            ; 8                                               ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                               ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                              ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WIDTH_B                            ; 1                                               ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                            ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; INIT_FILE                          ; ../secret_messages/msg_1_for_task2b/message.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_4492                                 ; Untyped                                       ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ck32      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1 ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; start_key      ; 3145728 ; Signed Integer                                       ;
; max_key        ; 4194354 ; Signed Integer                                       ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|load_mem:l_mem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; IDLE           ; 00000 ; Unsigned Binary                                                       ;
; BEGIN_LOAD     ; 00001 ; Unsigned Binary                                                       ;
; INC_COUNT      ; 00010 ; Unsigned Binary                                                       ;
; LOAD_DATA      ; 01011 ; Unsigned Binary                                                       ;
; WRITE_DATA     ; 01100 ; Unsigned Binary                                                       ;
; CHECK_DONE     ; 00101 ; Unsigned Binary                                                       ;
; LOAD_DONE      ; 10110 ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|shuffle_mem:s_mem ;
+----------------+---------+------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                   ;
+----------------+---------+------------------------------------------------------------------------+
; IDLE           ; 0000000 ; Unsigned Binary                                                        ;
; START          ; 0000001 ; Unsigned Binary                                                        ;
; READ_I         ; 0000010 ; Unsigned Binary                                                        ;
; HOLD_I_R       ; 0000011 ; Unsigned Binary                                                        ;
; SAVE_I         ; 0000100 ; Unsigned Binary                                                        ;
; LOAD_SCKEY     ; 0000101 ; Unsigned Binary                                                        ;
; CALC_J         ; 0000110 ; Unsigned Binary                                                        ;
; READ_J         ; 0000111 ; Unsigned Binary                                                        ;
; HOLD_J_R       ; 0001000 ; Unsigned Binary                                                        ;
; SAVE_J         ; 0001001 ; Unsigned Binary                                                        ;
; WRITE_J        ; 0101010 ; Unsigned Binary                                                        ;
; WRITE_I        ; 0101011 ; Unsigned Binary                                                        ;
; CHECK_DONE     ; 0010100 ; Unsigned Binary                                                        ;
; INC_COUNT      ; 0010101 ; Unsigned Binary                                                        ;
; DONE           ; 1010110 ; Unsigned Binary                                                        ;
+----------------+---------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|decrypt_msg:dc_msg ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; IDLE           ; 000000001 ; Unsigned Binary                                                       ;
; INC_I          ; 000000010 ; Unsigned Binary                                                       ;
; LOAD_I         ; 000000011 ; Unsigned Binary                                                       ;
; READ_I         ; 000000100 ; Unsigned Binary                                                       ;
; SAVE_I         ; 000000101 ; Unsigned Binary                                                       ;
; CALC_J         ; 000000110 ; Unsigned Binary                                                       ;
; LOAD_J         ; 000000111 ; Unsigned Binary                                                       ;
; READ_J         ; 000001000 ; Unsigned Binary                                                       ;
; SAVE_J         ; 000001001 ; Unsigned Binary                                                       ;
; WRITE_I        ; 001001010 ; Unsigned Binary                                                       ;
; WRITE_J        ; 001001011 ; Unsigned Binary                                                       ;
; CALC_F_IND     ; 000001110 ; Unsigned Binary                                                       ;
; LOAD_F_IND     ; 000001111 ; Unsigned Binary                                                       ;
; READ_F_IND     ; 000010000 ; Unsigned Binary                                                       ;
; LOAD_ENC       ; 000010001 ; Unsigned Binary                                                       ;
; READ_ENC       ; 000010010 ; Unsigned Binary                                                       ;
; CHK_DC_DATA    ; 000010011 ; Unsigned Binary                                                       ;
; WRITE_DC       ; 000110100 ; Unsigned Binary                                                       ;
; CHK_DONE       ; 000010101 ; Unsigned Binary                                                       ;
; INC_K          ; 000010110 ; Unsigned Binary                                                       ;
; DONE           ; 010010111 ; Unsigned Binary                                                       ;
; INVALID_D      ; 100011000 ; Unsigned Binary                                                       ;
; XOR_F_EN       ; 000011001 ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4 ;
+----------------+--------------------------+-------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                  ;
+----------------+--------------------------+-------------------------------------------------------+
; counter_start  ; 001100000000000000000000 ; Unsigned Binary                                       ;
; counter_end    ; 010000000000000000110010 ; Unsigned Binary                                       ;
+----------------+--------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                          ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped                                       ;
; WIDTH_A                            ; 8                                               ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                               ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                              ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WIDTH_B                            ; 1                                               ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                            ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; INIT_FILE                          ; ../secret_messages/msg_1_for_task2b/message.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_4492                                 ; Untyped                                       ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ck32      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1 ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; start_key      ; 4194304 ; Signed Integer                                       ;
; max_key        ; 5242930 ; Signed Integer                                       ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|load_mem:l_mem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; IDLE           ; 00000 ; Unsigned Binary                                                       ;
; BEGIN_LOAD     ; 00001 ; Unsigned Binary                                                       ;
; INC_COUNT      ; 00010 ; Unsigned Binary                                                       ;
; LOAD_DATA      ; 01011 ; Unsigned Binary                                                       ;
; WRITE_DATA     ; 01100 ; Unsigned Binary                                                       ;
; CHECK_DONE     ; 00101 ; Unsigned Binary                                                       ;
; LOAD_DONE      ; 10110 ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|shuffle_mem:s_mem ;
+----------------+---------+------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                   ;
+----------------+---------+------------------------------------------------------------------------+
; IDLE           ; 0000000 ; Unsigned Binary                                                        ;
; START          ; 0000001 ; Unsigned Binary                                                        ;
; READ_I         ; 0000010 ; Unsigned Binary                                                        ;
; HOLD_I_R       ; 0000011 ; Unsigned Binary                                                        ;
; SAVE_I         ; 0000100 ; Unsigned Binary                                                        ;
; LOAD_SCKEY     ; 0000101 ; Unsigned Binary                                                        ;
; CALC_J         ; 0000110 ; Unsigned Binary                                                        ;
; READ_J         ; 0000111 ; Unsigned Binary                                                        ;
; HOLD_J_R       ; 0001000 ; Unsigned Binary                                                        ;
; SAVE_J         ; 0001001 ; Unsigned Binary                                                        ;
; WRITE_J        ; 0101010 ; Unsigned Binary                                                        ;
; WRITE_I        ; 0101011 ; Unsigned Binary                                                        ;
; CHECK_DONE     ; 0010100 ; Unsigned Binary                                                        ;
; INC_COUNT      ; 0010101 ; Unsigned Binary                                                        ;
; DONE           ; 1010110 ; Unsigned Binary                                                        ;
+----------------+---------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|decrypt_msg:dc_msg ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; IDLE           ; 000000001 ; Unsigned Binary                                                       ;
; INC_I          ; 000000010 ; Unsigned Binary                                                       ;
; LOAD_I         ; 000000011 ; Unsigned Binary                                                       ;
; READ_I         ; 000000100 ; Unsigned Binary                                                       ;
; SAVE_I         ; 000000101 ; Unsigned Binary                                                       ;
; CALC_J         ; 000000110 ; Unsigned Binary                                                       ;
; LOAD_J         ; 000000111 ; Unsigned Binary                                                       ;
; READ_J         ; 000001000 ; Unsigned Binary                                                       ;
; SAVE_J         ; 000001001 ; Unsigned Binary                                                       ;
; WRITE_I        ; 001001010 ; Unsigned Binary                                                       ;
; WRITE_J        ; 001001011 ; Unsigned Binary                                                       ;
; CALC_F_IND     ; 000001110 ; Unsigned Binary                                                       ;
; LOAD_F_IND     ; 000001111 ; Unsigned Binary                                                       ;
; READ_F_IND     ; 000010000 ; Unsigned Binary                                                       ;
; LOAD_ENC       ; 000010001 ; Unsigned Binary                                                       ;
; READ_ENC       ; 000010010 ; Unsigned Binary                                                       ;
; CHK_DC_DATA    ; 000010011 ; Unsigned Binary                                                       ;
; WRITE_DC       ; 000110100 ; Unsigned Binary                                                       ;
; CHK_DONE       ; 000010101 ; Unsigned Binary                                                       ;
; INC_K          ; 000010110 ; Unsigned Binary                                                       ;
; DONE           ; 010010111 ; Unsigned Binary                                                       ;
; INVALID_D      ; 100011000 ; Unsigned Binary                                                       ;
; XOR_F_EN       ; 000011001 ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4 ;
+----------------+--------------------------+-------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                  ;
+----------------+--------------------------+-------------------------------------------------------+
; counter_start  ; 010000000000000000000000 ; Unsigned Binary                                       ;
; counter_end    ; 010100000000000000110010 ; Unsigned Binary                                       ;
+----------------+--------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                          ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped                                       ;
; WIDTH_A                            ; 8                                               ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                               ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                              ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WIDTH_B                            ; 1                                               ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                            ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; INIT_FILE                          ; ../secret_messages/msg_1_for_task2b/message.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_4492                                 ; Untyped                                       ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ck32      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1 ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; start_key      ; 5242880 ; Signed Integer                                       ;
; max_key        ; 6291506 ; Signed Integer                                       ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|load_mem:l_mem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; IDLE           ; 00000 ; Unsigned Binary                                                       ;
; BEGIN_LOAD     ; 00001 ; Unsigned Binary                                                       ;
; INC_COUNT      ; 00010 ; Unsigned Binary                                                       ;
; LOAD_DATA      ; 01011 ; Unsigned Binary                                                       ;
; WRITE_DATA     ; 01100 ; Unsigned Binary                                                       ;
; CHECK_DONE     ; 00101 ; Unsigned Binary                                                       ;
; LOAD_DONE      ; 10110 ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|shuffle_mem:s_mem ;
+----------------+---------+------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                   ;
+----------------+---------+------------------------------------------------------------------------+
; IDLE           ; 0000000 ; Unsigned Binary                                                        ;
; START          ; 0000001 ; Unsigned Binary                                                        ;
; READ_I         ; 0000010 ; Unsigned Binary                                                        ;
; HOLD_I_R       ; 0000011 ; Unsigned Binary                                                        ;
; SAVE_I         ; 0000100 ; Unsigned Binary                                                        ;
; LOAD_SCKEY     ; 0000101 ; Unsigned Binary                                                        ;
; CALC_J         ; 0000110 ; Unsigned Binary                                                        ;
; READ_J         ; 0000111 ; Unsigned Binary                                                        ;
; HOLD_J_R       ; 0001000 ; Unsigned Binary                                                        ;
; SAVE_J         ; 0001001 ; Unsigned Binary                                                        ;
; WRITE_J        ; 0101010 ; Unsigned Binary                                                        ;
; WRITE_I        ; 0101011 ; Unsigned Binary                                                        ;
; CHECK_DONE     ; 0010100 ; Unsigned Binary                                                        ;
; INC_COUNT      ; 0010101 ; Unsigned Binary                                                        ;
; DONE           ; 1010110 ; Unsigned Binary                                                        ;
+----------------+---------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|decrypt_msg:dc_msg ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; IDLE           ; 000000001 ; Unsigned Binary                                                       ;
; INC_I          ; 000000010 ; Unsigned Binary                                                       ;
; LOAD_I         ; 000000011 ; Unsigned Binary                                                       ;
; READ_I         ; 000000100 ; Unsigned Binary                                                       ;
; SAVE_I         ; 000000101 ; Unsigned Binary                                                       ;
; CALC_J         ; 000000110 ; Unsigned Binary                                                       ;
; LOAD_J         ; 000000111 ; Unsigned Binary                                                       ;
; READ_J         ; 000001000 ; Unsigned Binary                                                       ;
; SAVE_J         ; 000001001 ; Unsigned Binary                                                       ;
; WRITE_I        ; 001001010 ; Unsigned Binary                                                       ;
; WRITE_J        ; 001001011 ; Unsigned Binary                                                       ;
; CALC_F_IND     ; 000001110 ; Unsigned Binary                                                       ;
; LOAD_F_IND     ; 000001111 ; Unsigned Binary                                                       ;
; READ_F_IND     ; 000010000 ; Unsigned Binary                                                       ;
; LOAD_ENC       ; 000010001 ; Unsigned Binary                                                       ;
; READ_ENC       ; 000010010 ; Unsigned Binary                                                       ;
; CHK_DC_DATA    ; 000010011 ; Unsigned Binary                                                       ;
; WRITE_DC       ; 000110100 ; Unsigned Binary                                                       ;
; CHK_DONE       ; 000010101 ; Unsigned Binary                                                       ;
; INC_K          ; 000010110 ; Unsigned Binary                                                       ;
; DONE           ; 010010111 ; Unsigned Binary                                                       ;
; INVALID_D      ; 100011000 ; Unsigned Binary                                                       ;
; XOR_F_EN       ; 000011001 ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4 ;
+----------------+--------------------------+-------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                  ;
+----------------+--------------------------+-------------------------------------------------------+
; counter_start  ; 010100000000000000000000 ; Unsigned Binary                                       ;
; counter_end    ; 011000000000000000110010 ; Unsigned Binary                                       ;
+----------------+--------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                          ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped                                       ;
; WIDTH_A                            ; 8                                               ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                               ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                              ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WIDTH_B                            ; 1                                               ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                            ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; INIT_FILE                          ; ../secret_messages/msg_1_for_task2b/message.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_4492                                 ; Untyped                                       ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ck32      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1 ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; start_key      ; 6291456 ; Signed Integer                                       ;
; max_key        ; 7340082 ; Signed Integer                                       ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|load_mem:l_mem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; IDLE           ; 00000 ; Unsigned Binary                                                       ;
; BEGIN_LOAD     ; 00001 ; Unsigned Binary                                                       ;
; INC_COUNT      ; 00010 ; Unsigned Binary                                                       ;
; LOAD_DATA      ; 01011 ; Unsigned Binary                                                       ;
; WRITE_DATA     ; 01100 ; Unsigned Binary                                                       ;
; CHECK_DONE     ; 00101 ; Unsigned Binary                                                       ;
; LOAD_DONE      ; 10110 ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|shuffle_mem:s_mem ;
+----------------+---------+------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                   ;
+----------------+---------+------------------------------------------------------------------------+
; IDLE           ; 0000000 ; Unsigned Binary                                                        ;
; START          ; 0000001 ; Unsigned Binary                                                        ;
; READ_I         ; 0000010 ; Unsigned Binary                                                        ;
; HOLD_I_R       ; 0000011 ; Unsigned Binary                                                        ;
; SAVE_I         ; 0000100 ; Unsigned Binary                                                        ;
; LOAD_SCKEY     ; 0000101 ; Unsigned Binary                                                        ;
; CALC_J         ; 0000110 ; Unsigned Binary                                                        ;
; READ_J         ; 0000111 ; Unsigned Binary                                                        ;
; HOLD_J_R       ; 0001000 ; Unsigned Binary                                                        ;
; SAVE_J         ; 0001001 ; Unsigned Binary                                                        ;
; WRITE_J        ; 0101010 ; Unsigned Binary                                                        ;
; WRITE_I        ; 0101011 ; Unsigned Binary                                                        ;
; CHECK_DONE     ; 0010100 ; Unsigned Binary                                                        ;
; INC_COUNT      ; 0010101 ; Unsigned Binary                                                        ;
; DONE           ; 1010110 ; Unsigned Binary                                                        ;
+----------------+---------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|decrypt_msg:dc_msg ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; IDLE           ; 000000001 ; Unsigned Binary                                                       ;
; INC_I          ; 000000010 ; Unsigned Binary                                                       ;
; LOAD_I         ; 000000011 ; Unsigned Binary                                                       ;
; READ_I         ; 000000100 ; Unsigned Binary                                                       ;
; SAVE_I         ; 000000101 ; Unsigned Binary                                                       ;
; CALC_J         ; 000000110 ; Unsigned Binary                                                       ;
; LOAD_J         ; 000000111 ; Unsigned Binary                                                       ;
; READ_J         ; 000001000 ; Unsigned Binary                                                       ;
; SAVE_J         ; 000001001 ; Unsigned Binary                                                       ;
; WRITE_I        ; 001001010 ; Unsigned Binary                                                       ;
; WRITE_J        ; 001001011 ; Unsigned Binary                                                       ;
; CALC_F_IND     ; 000001110 ; Unsigned Binary                                                       ;
; LOAD_F_IND     ; 000001111 ; Unsigned Binary                                                       ;
; READ_F_IND     ; 000010000 ; Unsigned Binary                                                       ;
; LOAD_ENC       ; 000010001 ; Unsigned Binary                                                       ;
; READ_ENC       ; 000010010 ; Unsigned Binary                                                       ;
; CHK_DC_DATA    ; 000010011 ; Unsigned Binary                                                       ;
; WRITE_DC       ; 000110100 ; Unsigned Binary                                                       ;
; CHK_DONE       ; 000010101 ; Unsigned Binary                                                       ;
; INC_K          ; 000010110 ; Unsigned Binary                                                       ;
; DONE           ; 010010111 ; Unsigned Binary                                                       ;
; INVALID_D      ; 100011000 ; Unsigned Binary                                                       ;
; XOR_F_EN       ; 000011001 ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4 ;
+----------------+--------------------------+-------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                  ;
+----------------+--------------------------+-------------------------------------------------------+
; counter_start  ; 011000000000000000000000 ; Unsigned Binary                                       ;
; counter_end    ; 011100000000000000110010 ; Unsigned Binary                                       ;
+----------------+--------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                          ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped                                       ;
; WIDTH_A                            ; 8                                               ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                               ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                              ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WIDTH_B                            ; 1                                               ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                            ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; INIT_FILE                          ; ../secret_messages/msg_1_for_task2b/message.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_4492                                 ; Untyped                                       ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ck32      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1 ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; start_key      ; 7340032 ; Signed Integer                                       ;
; max_key        ; 8388658 ; Signed Integer                                       ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|load_mem:l_mem ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; IDLE           ; 00000 ; Unsigned Binary                                                       ;
; BEGIN_LOAD     ; 00001 ; Unsigned Binary                                                       ;
; INC_COUNT      ; 00010 ; Unsigned Binary                                                       ;
; LOAD_DATA      ; 01011 ; Unsigned Binary                                                       ;
; WRITE_DATA     ; 01100 ; Unsigned Binary                                                       ;
; CHECK_DONE     ; 00101 ; Unsigned Binary                                                       ;
; LOAD_DONE      ; 10110 ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|shuffle_mem:s_mem ;
+----------------+---------+------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                   ;
+----------------+---------+------------------------------------------------------------------------+
; IDLE           ; 0000000 ; Unsigned Binary                                                        ;
; START          ; 0000001 ; Unsigned Binary                                                        ;
; READ_I         ; 0000010 ; Unsigned Binary                                                        ;
; HOLD_I_R       ; 0000011 ; Unsigned Binary                                                        ;
; SAVE_I         ; 0000100 ; Unsigned Binary                                                        ;
; LOAD_SCKEY     ; 0000101 ; Unsigned Binary                                                        ;
; CALC_J         ; 0000110 ; Unsigned Binary                                                        ;
; READ_J         ; 0000111 ; Unsigned Binary                                                        ;
; HOLD_J_R       ; 0001000 ; Unsigned Binary                                                        ;
; SAVE_J         ; 0001001 ; Unsigned Binary                                                        ;
; WRITE_J        ; 0101010 ; Unsigned Binary                                                        ;
; WRITE_I        ; 0101011 ; Unsigned Binary                                                        ;
; CHECK_DONE     ; 0010100 ; Unsigned Binary                                                        ;
; INC_COUNT      ; 0010101 ; Unsigned Binary                                                        ;
; DONE           ; 1010110 ; Unsigned Binary                                                        ;
+----------------+---------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|decrypt_msg:dc_msg ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; IDLE           ; 000000001 ; Unsigned Binary                                                       ;
; INC_I          ; 000000010 ; Unsigned Binary                                                       ;
; LOAD_I         ; 000000011 ; Unsigned Binary                                                       ;
; READ_I         ; 000000100 ; Unsigned Binary                                                       ;
; SAVE_I         ; 000000101 ; Unsigned Binary                                                       ;
; CALC_J         ; 000000110 ; Unsigned Binary                                                       ;
; LOAD_J         ; 000000111 ; Unsigned Binary                                                       ;
; READ_J         ; 000001000 ; Unsigned Binary                                                       ;
; SAVE_J         ; 000001001 ; Unsigned Binary                                                       ;
; WRITE_I        ; 001001010 ; Unsigned Binary                                                       ;
; WRITE_J        ; 001001011 ; Unsigned Binary                                                       ;
; CALC_F_IND     ; 000001110 ; Unsigned Binary                                                       ;
; LOAD_F_IND     ; 000001111 ; Unsigned Binary                                                       ;
; READ_F_IND     ; 000010000 ; Unsigned Binary                                                       ;
; LOAD_ENC       ; 000010001 ; Unsigned Binary                                                       ;
; READ_ENC       ; 000010010 ; Unsigned Binary                                                       ;
; CHK_DC_DATA    ; 000010011 ; Unsigned Binary                                                       ;
; WRITE_DC       ; 000110100 ; Unsigned Binary                                                       ;
; CHK_DONE       ; 000010101 ; Unsigned Binary                                                       ;
; INC_K          ; 000010110 ; Unsigned Binary                                                       ;
; DONE           ; 010010111 ; Unsigned Binary                                                       ;
; INVALID_D      ; 100011000 ; Unsigned Binary                                                       ;
; XOR_F_EN       ; 000011001 ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4 ;
+----------------+--------------------------+-------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                  ;
+----------------+--------------------------+-------------------------------------------------------+
; counter_start  ; 011100000000000000000000 ; Unsigned Binary                                       ;
; counter_end    ; 100000000000000000110010 ; Unsigned Binary                                       ;
+----------------+--------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                          ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped                                       ;
; WIDTH_A                            ; 8                                               ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                               ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                              ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WIDTH_B                            ; 1                                               ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M10K                                            ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                       ;
; INIT_FILE                          ; ../secret_messages/msg_1_for_task2b/message.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_4492                                 ; Untyped                                       ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ck32      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 24                                                                                      ;
; Entity Instance                           ; decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram"                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom"                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[7].dc1|select_working_mem_input:sgmi"                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; out_wren ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_wren[7..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; start ; Input ; Info     ; Stuck at VCC                                          ;
+-------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[7].dc1|decrypt_msg:dc_msg"                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; dm_en_r_address[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_dc_address[7..5]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram"                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom"                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[6].dc1|select_working_mem_input:sgmi"                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; out_wren ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_wren[7..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; start ; Input ; Info     ; Stuck at VCC                                          ;
+-------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[6].dc1|decrypt_msg:dc_msg"                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; dm_en_r_address[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_dc_address[7..5]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram"                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom"                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[5].dc1|select_working_mem_input:sgmi"                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; out_wren ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_wren[7..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; start ; Input ; Info     ; Stuck at VCC                                          ;
+-------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[5].dc1|decrypt_msg:dc_msg"                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; dm_en_r_address[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_dc_address[7..5]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram"                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom"                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[4].dc1|select_working_mem_input:sgmi"                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; out_wren ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_wren[7..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; start ; Input ; Info     ; Stuck at VCC                                          ;
+-------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[4].dc1|decrypt_msg:dc_msg"                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; dm_en_r_address[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_dc_address[7..5]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram"                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom"                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[3].dc1|select_working_mem_input:sgmi"                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; out_wren ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_wren[7..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; start ; Input ; Info     ; Stuck at VCC                                          ;
+-------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[3].dc1|decrypt_msg:dc_msg"                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; dm_en_r_address[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_dc_address[7..5]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram"                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom"                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[2].dc1|select_working_mem_input:sgmi"                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; out_wren ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_wren[7..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; start ; Input ; Info     ; Stuck at VCC                                          ;
+-------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[2].dc1|decrypt_msg:dc_msg"                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; dm_en_r_address[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_dc_address[7..5]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram"                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom"                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[1].dc1|select_working_mem_input:sgmi"                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; out_wren ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_wren[7..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; start ; Input ; Info     ; Stuck at VCC                                          ;
+-------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[1].dc1|decrypt_msg:dc_msg"                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; dm_en_r_address[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_dc_address[7..5]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram"                                                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom"                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[0].dc1|select_working_mem_input:sgmi"                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; out_wren ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_wren[7..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; start ; Input ; Info     ; Stuck at VCC                                          ;
+-------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decryption_core:decryp_core[0].dc1|decrypt_msg:dc_msg"                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; dm_en_r_address[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_dc_address[7..5]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_8_to_1:m6"                                                                                                                              ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in1[7..7]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in2[7..7]" will be connected to GND. ;
; in3  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in3[7..7]" will be connected to GND. ;
; in4  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in4[7..7]" will be connected to GND. ;
; in5  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in5[7..7]" will be connected to GND. ;
; in6  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in6[7..7]" will be connected to GND. ;
; in7  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in7[7..7]" will be connected to GND. ;
; in8  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in8[7..7]" will be connected to GND. ;
; out1 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out1[7..7]" have no fanouts                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_8_to_1:m5"                                                                                                                              ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in1[7..7]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in2[7..7]" will be connected to GND. ;
; in3  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in3[7..7]" will be connected to GND. ;
; in4  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in4[7..7]" will be connected to GND. ;
; in5  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in5[7..7]" will be connected to GND. ;
; in6  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in6[7..7]" will be connected to GND. ;
; in7  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in7[7..7]" will be connected to GND. ;
; in8  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in8[7..7]" will be connected to GND. ;
; out1 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out1[7..7]" have no fanouts                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_8_to_1:m4"                                                                                                                              ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in1[7..7]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in2[7..7]" will be connected to GND. ;
; in3  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in3[7..7]" will be connected to GND. ;
; in4  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in4[7..7]" will be connected to GND. ;
; in5  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in5[7..7]" will be connected to GND. ;
; in6  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in6[7..7]" will be connected to GND. ;
; in7  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in7[7..7]" will be connected to GND. ;
; in8  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in8[7..7]" will be connected to GND. ;
; out1 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out1[7..7]" have no fanouts                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_8_to_1:m3"                                                                                                                              ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in1[7..7]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in2[7..7]" will be connected to GND. ;
; in3  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in3[7..7]" will be connected to GND. ;
; in4  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in4[7..7]" will be connected to GND. ;
; in5  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in5[7..7]" will be connected to GND. ;
; in6  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in6[7..7]" will be connected to GND. ;
; in7  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in7[7..7]" will be connected to GND. ;
; in8  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in8[7..7]" will be connected to GND. ;
; out1 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out1[7..7]" have no fanouts                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_8_to_1:m2"                                                                                                                              ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in1[7..7]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in2[7..7]" will be connected to GND. ;
; in3  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in3[7..7]" will be connected to GND. ;
; in4  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in4[7..7]" will be connected to GND. ;
; in5  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in5[7..7]" will be connected to GND. ;
; in6  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in6[7..7]" will be connected to GND. ;
; in7  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in7[7..7]" will be connected to GND. ;
; in8  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in8[7..7]" will be connected to GND. ;
; out1 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out1[7..7]" have no fanouts                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_8_to_1:m1"                                                                                                                              ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in1[7..7]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in2[7..7]" will be connected to GND. ;
; in3  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in3[7..7]" will be connected to GND. ;
; in4  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in4[7..7]" will be connected to GND. ;
; in5  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in5[7..7]" will be connected to GND. ;
; in6  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in6[7..7]" will be connected to GND. ;
; in7  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in7[7..7]" will be connected to GND. ;
; in8  ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in8[7..7]" will be connected to GND. ;
; out1 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out1[7..7]" have no fanouts                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "edge_detector:sync_reset_key" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; vcc   ; Input ; Info     ; Stuck at VCC                  ;
; reset ; Input ; Info     ; Stuck at GND                  ;
+-------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                     ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated         ;
; 1              ; EN_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated ;
; 2              ; DC_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated  ;
; 3              ; S           ; 8     ; 256   ; Read/Write ; decryption_core:decryp_core[1].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated         ;
; 4              ; EN_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[1].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated ;
; 5              ; DC_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[1].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated  ;
; 6              ; S           ; 8     ; 256   ; Read/Write ; decryption_core:decryp_core[2].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated         ;
; 7              ; EN_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[2].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated ;
; 8              ; DC_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[2].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated  ;
; 9              ; S           ; 8     ; 256   ; Read/Write ; decryption_core:decryp_core[3].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated         ;
; 10             ; EN_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[3].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated ;
; 11             ; DC_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[3].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated  ;
; 12             ; S           ; 8     ; 256   ; Read/Write ; decryption_core:decryp_core[4].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated         ;
; 13             ; EN_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[4].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated ;
; 14             ; DC_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[4].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated  ;
; 15             ; S           ; 8     ; 256   ; Read/Write ; decryption_core:decryp_core[5].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated         ;
; 16             ; EN_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[5].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated ;
; 17             ; DC_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[5].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated  ;
; 18             ; S           ; 8     ; 256   ; Read/Write ; decryption_core:decryp_core[6].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated         ;
; 19             ; EN_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[6].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated ;
; 20             ; DC_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[6].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated  ;
; 21             ; S           ; 8     ; 256   ; Read/Write ; decryption_core:decryp_core[7].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated         ;
; 22             ; EN_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[7].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated ;
; 23             ; DC_R        ; 8     ; 32    ; Read/Write ; decryption_core:decryp_core[7].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated  ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2653                        ;
;     CLR               ; 321                         ;
;     CLR SCLR          ; 48                          ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 680                         ;
;     ENA CLR           ; 832                         ;
;     ENA CLR SLD       ; 64                          ;
;     ENA SCLR          ; 64                          ;
;     ENA SLD           ; 384                         ;
;     plain             ; 252                         ;
; arriav_lcell_comb     ; 3316                        ;
;     arith             ; 544                         ;
;         1 data inputs ; 384                         ;
;         2 data inputs ; 160                         ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 2700                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 221                         ;
;         3 data inputs ; 164                         ;
;         4 data inputs ; 719                         ;
;         5 data inputs ; 869                         ;
;         6 data inputs ; 662                         ;
;     shared            ; 64                          ;
;         3 data inputs ; 64                          ;
; boundary_port         ; 571                         ;
; stratixv_ram_block    ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 1.79                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 348                                      ;
;     CLR               ; 3                                        ;
;     ENA               ; 26                                       ;
;     ENA CLR           ; 289                                      ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 8                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 14                                       ;
; arriav_lcell_comb     ; 573                                      ;
;     arith             ; 8                                        ;
;         1 data inputs ; 8                                        ;
;     extend            ; 8                                        ;
;         7 data inputs ; 8                                        ;
;     normal            ; 557                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 32                                       ;
;         3 data inputs ; 270                                      ;
;         4 data inputs ; 33                                       ;
;         5 data inputs ; 60                                       ;
;         6 data inputs ; 155                                      ;
; boundary_port         ; 1384                                     ;
;                       ;                                          ;
; Max LUT depth         ; 7.00                                     ;
; Average LUT depth     ; 1.95                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Fri Mar 15 06:08:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa
Info (12021): Found 1 design units, including 1 entities, in source file encrypted_rom.v
    Info (12023): Found entity 1: encrypted_rom
Info (12021): Found 1 design units, including 1 entities, in source file decrpted_ram.v
    Info (12023): Found entity 1: decrpted_ram
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Warning (12125): Using design file edge_detector.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: edge_detector
Info (12128): Elaborating entity "edge_detector" for hierarchy "edge_detector:sync_reset_key"
Warning (12125): Using design file mux_8_to_1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_8_to_1
Info (12128): Elaborating entity "mux_8_to_1" for hierarchy "mux_8_to_1:m1"
Warning (12125): Using design file decryption_core.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decryption_core
Info (12128): Elaborating entity "decryption_core" for hierarchy "decryption_core:decryp_core[0].dc1"
Warning (12125): Using design file load_mem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: load_mem
Info (12128): Elaborating entity "load_mem" for hierarchy "decryption_core:decryp_core[0].dc1|load_mem:l_mem"
Warning (12125): Using design file shuffle_mem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shuffle_mem
Info (12128): Elaborating entity "shuffle_mem" for hierarchy "decryption_core:decryp_core[0].dc1|shuffle_mem:s_mem"
Warning (12125): Using design file decrypt_msg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decrypt_msg
Info (12128): Elaborating entity "decrypt_msg" for hierarchy "decryption_core:decryp_core[0].dc1|decrypt_msg:dc_msg"
Warning (12125): Using design file rc4_key_cycle.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rc4_key_cycle
Warning (10222): Verilog HDL Parameter Declaration warning at rc4_key_cycle.sv(18): Parameter Declaration in module "rc4_key_cycle" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at rc4_key_cycle.sv(19): Parameter Declaration in module "rc4_key_cycle" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at rc4_key_cycle.sv(20): Parameter Declaration in module "rc4_key_cycle" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at rc4_key_cycle.sv(21): Parameter Declaration in module "rc4_key_cycle" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at rc4_key_cycle.sv(22): Parameter Declaration in module "rc4_key_cycle" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at rc4_key_cycle.sv(23): Parameter Declaration in module "rc4_key_cycle" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at rc4_key_cycle.sv(24): Parameter Declaration in module "rc4_key_cycle" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at rc4_key_cycle.sv(25): Parameter Declaration in module "rc4_key_cycle" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12128): Elaborating entity "rc4_key_cycle" for hierarchy "decryption_core:decryp_core[0].dc1|rc4_key_cycle:rc4"
Warning (12125): Using design file select_working_mem_input.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: select_working_mem_input
Info (12128): Elaborating entity "select_working_mem_input" for hierarchy "decryption_core:decryp_core[0].dc1|select_working_mem_input:sgmi"
Info (12128): Elaborating entity "s_memory" for hierarchy "decryption_core:decryp_core[0].dc1|s_memory:mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf
    Info (12023): Found entity 1: altsyncram_2d32
Info (12128): Elaborating entity "altsyncram_2d32" for hierarchy "decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf
    Info (12023): Found entity 1: altsyncram_dsp2
Info (12128): Elaborating entity "altsyncram_dsp2" for hierarchy "decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "decryption_core:decryp_core[0].dc1|s_memory:mem|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "encrypted_rom" for hierarchy "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../secret_messages/msg_1_for_task2b/message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=EN_R"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4492.tdf
    Info (12023): Found entity 1: altsyncram_4492
Info (12128): Elaborating entity "altsyncram_4492" for hierarchy "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_38v2.tdf
    Info (12023): Found entity 1: altsyncram_38v2
Info (12128): Elaborating entity "altsyncram_38v2" for hierarchy "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|altsyncram_38v2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "decryption_core:decryp_core[0].dc1|encrypted_rom:en_rom|altsyncram:altsyncram_component|altsyncram_4492:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1162764114"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "decrpted_ram" for hierarchy "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DC_R"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ck32.tdf
    Info (12023): Found entity 1: altsyncram_ck32
Info (12128): Elaborating entity "altsyncram_ck32" for hierarchy "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nop2.tdf
    Info (12023): Found entity 1: altsyncram_nop2
Info (12128): Elaborating entity "altsyncram_nop2" for hierarchy "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|altsyncram_nop2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "decryption_core:decryp_core[0].dc1|decrpted_ram:dc_ram|altsyncram:altsyncram_component|altsyncram_ck32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145266002"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Warning (12125): Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "decryption_core:decryp_core[0].dc1|SevenSegmentDisplayDecoder:hexDisplay0"
Info (12128): Elaborating entity "decryption_core" for hierarchy "decryption_core:decryp_core[1].dc1"
Info (12128): Elaborating entity "rc4_key_cycle" for hierarchy "decryption_core:decryp_core[1].dc1|rc4_key_cycle:rc4"
Info (12128): Elaborating entity "decryption_core" for hierarchy "decryption_core:decryp_core[2].dc1"
Info (12128): Elaborating entity "rc4_key_cycle" for hierarchy "decryption_core:decryp_core[2].dc1|rc4_key_cycle:rc4"
Info (12128): Elaborating entity "decryption_core" for hierarchy "decryption_core:decryp_core[3].dc1"
Info (12128): Elaborating entity "rc4_key_cycle" for hierarchy "decryption_core:decryp_core[3].dc1|rc4_key_cycle:rc4"
Info (12128): Elaborating entity "decryption_core" for hierarchy "decryption_core:decryp_core[4].dc1"
Info (12128): Elaborating entity "rc4_key_cycle" for hierarchy "decryption_core:decryp_core[4].dc1|rc4_key_cycle:rc4"
Info (12128): Elaborating entity "decryption_core" for hierarchy "decryption_core:decryp_core[5].dc1"
Info (12128): Elaborating entity "rc4_key_cycle" for hierarchy "decryption_core:decryp_core[5].dc1|rc4_key_cycle:rc4"
Info (12128): Elaborating entity "decryption_core" for hierarchy "decryption_core:decryp_core[6].dc1"
Info (12128): Elaborating entity "rc4_key_cycle" for hierarchy "decryption_core:decryp_core[6].dc1|rc4_key_cycle:rc4"
Info (12128): Elaborating entity "decryption_core" for hierarchy "decryption_core:decryp_core[7].dc1"
Info (12128): Elaborating entity "rc4_key_cycle" for hierarchy "decryption_core:decryp_core[7].dc1|rc4_key_cycle:rc4"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Warning (12241): 30 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/cpen_311/Lab4_template_de1soc/template_de1soc/output_files/rc4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 5353 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 5089 logic cells
    Info (21064): Implemented 192 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 5026 megabytes
    Info: Processing ended: Fri Mar 15 06:08:51 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/cpen_311/Lab4_template_de1soc/template_de1soc/output_files/rc4.map.smsg.


