<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xs:noNamespaceSchemaLocation="svd_schema.xsd">
  <peripheral>
    <name>GCR</name>
    <description>Global Control Registers.</description>
    <baseAddress>0x40000000</baseAddress>
    <addressBlock>
      <offset>0</offset>
      <size>0x400</size>
      <usage>registers</usage>
    </addressBlock>
    <registers>
      <register>
        <name>SCON</name>
        <description>System Control.</description>
        <addressOffset>0x00</addressOffset>
        <resetMask>0xFFFFFFFE</resetMask>
        <fields>
          <field>
            <name>BSTAPEN</name>
            <description>Boundary Scan TAP enable. When enabled, the JTAG port is connected to the Boundary Scan TAP. Otherwise, the port is connected to the ARM ICE function. This bit is reset by the POR. Reset value and access depend on the part number.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Boundary Scan TAP port disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Boundary Scan TAP port enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SBUSARB</name>
            <description>System bus abritration scheme. These bits are used to select between Fixed-burst abritration and Round-Robin scheme. The Round-Robin scheme is selected by default. These bits are reset by the system reset.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>fix</name>
                <description>Fixed Burst abritration.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>round</name>
                <description>Round-robin scheme.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>FLASH_PAGE_FLIP</name>
            <description>Flips the Flash bottom and top halves. (Depending on the total flash size, each half is either 256K or 512K). Initiating a flash page flip will cause a flush of both the data buffer on the DCODE bus and the internal instruction buffer.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>normal</name>
                <description>Physical layout matches logical layout.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>swapped</name>
                <description>Bottom half mapped to logical top half and vice versa.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CCACHE_FLUSH</name>
            <description>Code Cache Flush. This bit is used to flush the code caches and the instruction buffer of the Cortex-M4. </description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>normal</name>
                <description>Normal Code Cache Operation</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>flush</name>
                <description>Code Caches and CPU instruction buffer are flushed </description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>DCACHE_FLUSH</name>
            <description>Data Cache Flush. The system cache(s) will be flushed when this bit is set. </description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>normal</name>
                <description>Normal System Cache Operation</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>flush</name>
                <description>System Cache is flushed </description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SRCC_DIS</name>
            <description>SPIXR Cache Controller Disable. Disables the SRCC used for SPIXR code and data cache. Setting this field disables the cache and bypasses the cache line buffer.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>en</name>
                <description>Is enabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>dis</name>
                <description>Is Disabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CCHK</name>
            <description>Compute ROM Checksum. This bit is self-cleared when calculation is completed. Once set, software clearing this bit is ignored and the bit will remain set until the operation is completed.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>complete</name>
                <description>No operation/complete.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>start</name>
                <description>Start operation.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CHKRES</name>
            <description>ROM Checksum Result. This bit is only valid when CHKRD=1.</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>pass</name>
                <description>ROM Checksum Correct.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>fail</name>
                <description>ROM Checksum Fail.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>OVR</name>
            <description>Operating Voltage Range. Setting these bits according to the VCore voltage allows the on-chip Random-Access memories to operate in their optimal timing range.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>0_9V</name>
                <description>0.9V +/- 10%</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_0V</name>
                <description>1.0V +/- 10%</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_1V</name>
                <description>1.1V +/- 10%</description>
                <value>2</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>RSTR0</name>
        <description>Reset.</description>
        <addressOffset>0x04</addressOffset>
        <fields>
          <field>
            <name>DMA</name>
            <description>DMA Reset.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>reset</name>
              <usage>read-write</usage>
              <enumeratedValue>
                <name>reset_done</name>
                <description>Reset complete.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>busy</name>
                <description>Starts Reset or indicates reset in progress.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="DMA">
            <name>WDT0</name>
            <description>Watchdog Timer Reset.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>GPIO0</name>
            <description>GPIO0 Reset. Setting this bit to 1 resets GPIO0 pins to their default states.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>GPIO1</name>
            <description>GPIO1 Reset. Setting this bit to 1 resets GPIO1 pins to their default states.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>TIMER0</name>
            <description>Timer0 Reset. Setting this bit to 1 resets Timer 0 blocks.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>TIMER1</name>
            <description>Timer1 Reset. Setting this bit to 1 resets Timer 1 blocks.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>TIMER2</name>
            <description>Timer2 Reset. Setting this bit to 1 resets Timer 2 blocks.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>TIMER3</name>
            <description>Timer3 Reset. Setting this bit to 1 resets Timer 3 blocks.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>TIMER4</name>
            <description>Timer3 Reset. Setting this bit to 1 resets Timer 4 blocks.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>TIMER5</name>
            <description>Timer3 Reset. Setting this bit to 1 resets Timer 5 blocks.</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>UART0</name>
            <description>UART0 Reset. Setting this bit to 1 resets all UART 0 blocks.</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>UART1</name>
            <description>UART1 Reset. Setting this bit to 1 resets all UART 1 blocks.</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>SPI1</name>
            <description>SPI1 Reset. Setting this bit to 1 resets all SPI 1 blocks.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>SPI2</name>
            <description>SPI2 Reset. Setting this bit to 1 resets all SPI 2 blocks.</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>I2C0</name>
            <description>I2C0 Reset.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>RTC</name>
            <description>Real Time Clock Reset.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>CRYPTO</name>
            <description>Cryptographic Reset. Setting this bit to 1 resets the AES block, the SHA block and the DES block.</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>SMPHR</name>
            <description>SMPHR Reset. Setting this bit to 1 resets the SMPHR block.</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>USB</name>
            <description>USB Reset. Setting this bit resets both USB blocks.</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>ADC</name>
            <description>Analog to Digital Reset.</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>DMA1</name>
            <description>DMA 1 Reset.</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>UART2</name>
            <description>UART2 Reset. Setting this bit to 1 resets all UART 2 blocks.</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>SRST</name>
            <description>Soft Reset. Setting this bit to 1 resets everything except the CPU and the watchdog timer.</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>PRST</name>
            <description>Peripheral Reset. Setting this bit to 1 resets all peripherals. The CPU core, the watchdog timer, and all GPIO pins are unaffected by this reset.</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="DMA">
            <name>SYSTEM</name>
            <description>System Reset. Setting this bit to 1 resets the CPU core and all peripherals, including the watchdog timer.</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>CLKCN</name>
        <description>Clock Control.</description>
        <addressOffset>0x08</addressOffset>
        <resetValue>0x00000008</resetValue>
        <fields>
          <field>
            <name>PSC</name>
            <description>Prescaler Select. This 3 bit field sets the system operating frequency by controlling the prescaler that divides the output of the PLL0.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>div1</name>
                <description>Divide by 1.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div2</name>
                <description>Divide by 2.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div4</name>
                <description>Divide by 4.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div8</name>
                <description>Divide by 8.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div16</name>
                <description>Divide by 16.</description>
                <value>4</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div32</name>
                <description>Divide by 32.</description>
                <value>5</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div64</name>
                <description>Divide by 64.</description>
                <value>6</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div128</name>
                <description>Divide by 128.</description>
                <value>7</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CLKSEL</name>
            <description>Clock Source Select. This 3 bit field selects the source for the system clock.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>HIRC</name>
                <description>HIRC Clock</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>XTAL32M</name>
                <description>32MHz Crystal is used for the system clock.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>LIRC8</name>
                <description>8kHz LIRC is used for the system clock.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>HIRC96</name>
                <description>The internal 96 MHz oscillator is used for the system clock.</description>
                <value>4</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>HIRC8</name>
                <description>The internal 8 MHz oscillator is used for the system clock.</description>
                <value>5</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>XTAL32k</name>
                <description> 32kHz is used for the system clock.</description>
                <value>6</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CKRDY</name>
            <description>Clock Ready. This read only bit reflects whether the currently selected system clock source is running.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
            <enumeratedValues>
              <enumeratedValue>
                <name>busy</name>
                <description>Switchover to the new clock source (as selected by CLKSEL) has not yet occurred.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ready</name>
                <description>System clock running from CLKSEL clock source.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CCD</name>
            <description>Cryptographic clock divider</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
            <enumeratedValues>
              <enumeratedValue>
                <name>non_div</name>
                <description>The cryptographic accelerator clock is running in non-divided mode.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div</name>
                <description>The cryptographic accelerator clock is running in divided mode.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>X32M_EN</name>
            <description>32MHz Crystal Oscillator Enable.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Is Disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Is Enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>X32K_EN</name>
            <description>32kHz Crystal Oscillator Enable.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Is Disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Is Enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="X32K_EN">
            <name>HIRC_EN</name>
            <description>60MHz High Frequency Internal Reference Clock Enable.</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="X32K_EN">
            <name>HIRC96M_EN</name>
            <description>96MHz High Frequency Internal Reference Clock Enable.</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="X32K_EN">
            <name>HIRC8M_EN</name>
            <description>8MHz High Frequency Internal Reference Clock Enable.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HIRC8M_VS</name>
            <description>8MHz High Frequency Internal Reference Clock Voltage Select. This register bit is used to select the power supply to the HIRC8M.</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>Vcor</name>
                <description>VCore Supply</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1V</name>
                <description>Dedicated 1v regulated supply.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>X32M_RDY</name>
            <description>32MHz Crystal Oscillator Ready</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
            <enumeratedValues>
              <enumeratedValue>
                <name>not</name>
                <description>Is not Ready.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ready</name>
                <description>Is Ready.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>X32K_RDY</name>
            <description>32kHz Crystal Oscillator Ready</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
            <access>read-only</access>
            <enumeratedValues>
              <enumeratedValue>
                <name>not</name>
                <description>Is not Ready.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ready</name>
                <description>Is Ready.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="X32K_RDY">
            <name>HIRC_RDY</name>
            <description>60MHz HIRC Ready.</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="X32K_RDY">
            <name>HIRC96M_RDY</name>
            <description>96MHz HIRC Ready.</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="X32K_RDY">
            <name>HIRC8M_RDY</name>
            <description>8MHz HIRC Ready.</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PM</name>
        <description>Power Management.</description>
        <addressOffset>0x0C</addressOffset>
        <fields>
          <field>
            <name>MODE</name>
            <description>Operating Mode. This two bit field selects the current operating mode for the device. Note that code execution only occurs during ACTIVE mode.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>active</name>
                <description>Active Mode.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>deepsleep</name>
                <description>DeepSleep Mode.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>shutdown</name>
                <description>Shutdown Mode.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>backup</name>
                <description>Backup Mode.</description>
                <value>4</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>GPIOWKEN</name>
            <description>GPIO Wake Up Enable. This bit enables all GPIO pins as potential wakeup sources. Any GPIO configured for wakeup is capable of causing an exit from IDLE or STANDBY modes when this bit is set.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>Wake Up Disable.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>Wake Up Enable.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="GPIOWKEN">
            <name>RTCWKEN</name>
            <description>RTC Alarm Wake Up Enable. This bit enables RTC alarm as wakeup source. If enabled, the desired RTC alarm must be configured via the RTC control registers.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIOWKEN">
            <name>USBWKEN</name>
            <description>USB Wake Up Enable. This bit enables USB activity as wakeup source.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIOWKEN">
            <name>WUTWKEN</name>
            <description>WUT Wake Up Enable. This bit enables WUT IRQ as wakeup source.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIOWKEN">
            <name>compwken</name>
            <description>COMPARATOR Input Wake Up Enable. This bit enables COMP IRQ activity as wakeup source.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>HIRCPD</name>
            <description>HIRC Power Down. This bit selects HIRC power state in DEEPSLEEP mode. </description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>active</name>
                <description>Mode is Active.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>deepsleep</name>
                <description>Powered down in DEEPSLEEP.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="HIRCPD">
            <name>HIRC96MPD</name>
            <description>96MHz power down. This bit selects 96MHz HIRC power state in DEEPSLEEP mode. </description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="HIRCPD">
            <name>HIRC8MPD</name>
            <description>8MHz power down. This bit selects 8MHz HIRC power state in DEEPSLEEP mode. </description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>XTALPB</name>
            <description>32MHz Bluetooth Oscillator Bypass. </description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PCKDIV</name>
        <description>Peripheral Clock Divider.</description>
        <addressOffset>0x18</addressOffset>
        <resetValue>0x00000001</resetValue>
        <fields>
          <field>
            <name>SDHCFRQ</name>
            <description>SDHC Clock Frequency. This bits defines the clock frequency of SDHC.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>48MHz</name>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>24MHz</name>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ADCFRQ</name>
            <description>ADC clock Frequency. These bits define the ADC clock frequency. FADC = FPCLK/(ADCFRQ).</description>
            <bitOffset>10</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>AONCD</name>
            <description>Always-ON(AON) domain CLock Divider. These bits define the AON domain clock divider.</description>
            <bitOffset>14</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>div_4</name>
                <description>PCLK divide by 4.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div_8</name>
                <description>PCLK divide by 8.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div_16</name>
                <description>PCLK divide by 16.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>div_32</name>
                <description>PCLK divide by 32.</description>
                <value>3</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>PERCKCN0</name>
        <description>Peripheral Clock Disable.</description>
        <addressOffset>0x24</addressOffset>
        <fields>
          <field>
            <name>GPIO0D</name>
            <description>GPIO0 Disable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>en</name>
                <description>enable it.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>dis</name>
                <description>disable it.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="GPIO0D">
            <name>GPIO1D</name>
            <description>GPIO1 Disable.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>USBD</name>
            <description>USB Disable.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>DMAD</name>
            <description>DMA Disable.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>SPI1D</name>
            <description>SPI 1 Disable.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>SPI2D</name>
            <description>SPI 2 Disable.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>UART0D</name>
            <description>UART 0 Disable.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>UART1D</name>
            <description>UART 1 Disable.</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>I2C0D</name>
            <description>I2C 0 Disable.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>CRYPTOD</name>
            <description>Crypto Disable.</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>TIMER0D</name>
            <description>Timer 0 Disable.</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>TIMER1D</name>
            <description>Timer 1 Disable.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>TIMER2D</name>
            <description>Timer 2 Disable.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>TIMER3D</name>
            <description>Timer 3 Disable.</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>TIMER4D</name>
            <description>Timer 4 Disable.</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>TIMER5D</name>
            <description>Timer 5 Disable.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>ADCD</name>
            <description>ADC Disable.</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>I2C1D</name>
            <description>I2C 1 Disable.</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>PTD</name>
            <description>PT Clock Disable.</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>SPIXIPD</name>
            <description>SPI XiP Disable.</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="GPIO0D">
            <name>SPIMD</name>
            <description>SPI XiP Master Controller Disable.</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>MEMCKCN</name>
        <description>Memory Clock Control Register.</description>
        <addressOffset>0x28</addressOffset>
        <fields>
          <field>
            <name>FWS</name>
            <description>Flash Wait State. These bits define the number of wait-state cycles per Flash data read access. Minimum wait state is 2.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>SYSRAM0LS</name>
            <description>System RAM 0 Light Sleep Mode.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>active</name>
                <description>RAM is active.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>light_sleep</name>
                <description>RAM is in Light Sleep mode.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>SYSRAM1LS</name>
            <description>System RAM 1 Light Sleep Mode.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>SYSRAM2LS</name>
            <description>System RAM 2 Light Sleep Mode.</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>SYSRAM3LS</name>
            <description>System RAM 3 Light Sleep Mode.</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>SYSRAM4LS</name>
            <description>System RAM 4 Light Sleep Mode.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>SYSRAM5LS</name>
            <description>System RAM 5 Light Sleep Mode.</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>SYSRAM6LS</name>
            <description>System RAM 6 Light Sleep Mode.</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>ICACHELS</name>
            <description>ICache RAM Light Sleep Mode.</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>ICACHEXIPLS</name>
            <description>ICACHE-XIP RAM Light Sleep Mode.</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>SCACHELS</name>
            <description>SysCache RAM Light Sleep Mode.</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>CRYPTOLS</name>
            <description>CRYPTO RAM Light Sleep Mode.</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>USBLS</name>
            <description>USB FIFO Light Sleep Mode.</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>ROM0LS</name>
            <description>ROM Light Sleep Mode.</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>ROM1LS</name>
            <description>ROM1 Light Sleep Mode.</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SYSRAM0LS">
            <name>ICACHE1LS</name>
            <description>ICache RAM Light Sleep Mode.</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>MEMZCN</name>
        <description>Memory Zeroize Control.</description>
        <addressOffset>0x2C</addressOffset>
        <fields>
          <field>
            <name>SRAM0Z</name>
            <description>System RAM Block 0.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>nop</name>
                <description>No operation/complete.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>start</name>
                <description>Start operation.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>SRAM1Z</name>
            <description>System RAM Block 1.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>SRAM2</name>
            <description>System RAM Block 2.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>SRAM3Z</name>
            <description>System RAM Block 3.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>SRAM4Z</name>
            <description>System RAM Block 4.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>SRAM5Z</name>
            <description>System RAM Block 5.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>SRAM6Z</name>
            <description>System RAM Block 6.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>ICACHEZ</name>
            <description>Instruction Cache.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>ICACHEXIPZ</name>
            <description>Instruction Cache XIP Data and Tag Ram zeroizatoin.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>SCACHEDATAZ</name>
            <description>System Cache Data Ram Zeroization.</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>SCACHETAGZ</name>
            <description>System Cache Tag Zeroization.</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>CRYPTOZ</name>
            <description>Crypto (MAA) Memory.</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>USBFIFOZ</name>
            <description>USB FIFO Zeroizatoin.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="SRAM0Z">
            <name>ICACHE1Z</name>
            <description>Instruction Cache.</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>SYSST</name>
        <description>System Status Register.</description>
        <addressOffset>0x40</addressOffset>
        <fields>
          <field>
            <name>ICELOCK</name>
            <description>ARM ICE Lock Status.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>unlocked</name>
                <description>ICE is unlocked.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>locked</name>
                <description>ICE is locked.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>CODEINTERR</name>
            <description>Code Integrity Error Flag. This bit indicates a code integrity error has occured in XiP interface. </description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>norm</name>
                <description>Normal Operating Condition.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>code</name>
                <description>Code Integrity Error.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>SCMEMF</name>
            <description>System Cache Memory Fault Flag. This bit indicates a memory fault has occured in the System Cache while receiving data from the Hyperbus Interface.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>norm</name>
                <description>Normal Operating Condition.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>memory</name>
                <description>Memory Fault.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>RSTR1</name>
        <description>Reset 1.</description>
        <addressOffset>0x44</addressOffset>
        <fields>
          <field>
            <name>I2C1</name>
            <description>I2C1 Reset.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <name>reset_read</name>
              <usage>read</usage>
              <enumeratedValue>
                <name>reset_done</name>
                <description>Reset complete.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>busy</name>
                <description>Starts reset or indicates reset in progress.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="I2C1">
            <name>PT</name>
            <description>PT Reset.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>SPIXIP</name>
            <description>SPI XiP Master Reset.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>XSPIM</name>
            <description>GSPI XiP Master Controller Reset.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>SDHC</name>
            <description>SDHC/SDIO Reset.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>OWIRE</name>
            <description>OWIRE Reset.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>WDT1</name>
            <description>WDT1 Reset.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>SPI0</name>
            <description>SPI0 Reset.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>SPIXMEM</name>
            <description>SPIXMEM Reset.</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>SMPHR</name>
            <description>SMPHR Reset.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>WDT2</name>
            <description>WDT2 Reset.</description>
            <bitOffset>17</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>BTLE</name>
            <description>BTLE Reset.</description>
            <bitOffset>18</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>AUDIO</name>
            <description>AUDIO Reset.</description>
            <bitOffset>19</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>I2C2</name>
            <description>I2C2 Reset.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>RPU</name>
            <description>RPU Reset.</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>HTMR0</name>
            <description>HTMR0 Reset.</description>
            <bitOffset>22</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>HTMR1</name>
            <description>HTMR1 Reset.</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>DVS</name>
            <description>DVS Reset.</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="I2C1">
            <name>SIMO</name>
            <description>SIMO Reset.</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PERCKCN1</name>
        <description>Peripheral Clock Disable.</description>
        <addressOffset>0x48</addressOffset>
        <fields>
          <field>
            <name>BTLED</name>
            <description>BTLE Disable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>en</name>
                <description>Enable.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>UART2D</name>
            <description>UART2 Disable.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>en</name>
                <description>Enable.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="UART2D">
            <name>TRNGD</name>
            <description>TRNG Disable.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>SCACHED</name>
            <description>System Cache Clock Disable.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>SDMAD</name>
            <description>SDMA Clock Disable.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>SMPHRD</name>
            <description>Semaphore Clock Disable.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>SDHCD</name>
            <description>SDHC/SDIO Clock Disable.</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>ICACHEXIPD</name>
            <description>ICache XIP Clock Disable.</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>OWIRED</name>
            <description>One-Wire Clock Disable.</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>SPI0D</name>
            <description>SPI0 Clock Disable.</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>SPIXIPDD</name>
            <description>SPI-XIP Data Clock Disable</description>
            <bitOffset>20</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>DMA1D</name>
            <description>DMA1 Clock Disable</description>
            <bitOffset>21</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>AUDIOD</name>
            <description>AUDIO Clock Disable</description>
            <bitOffset>23</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>I2C2D</name>
            <description>I2C 2 Clock Disable</description>
            <bitOffset>24</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>HTMR0D</name>
            <description>HTMR 0 Clock Disable</description>
            <bitOffset>25</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>HTMR1D</name>
            <description>HTMR 1 Clock Disable</description>
            <bitOffset>26</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>WDT0D</name>
            <description>WDT0 Clock Disable</description>
            <bitOffset>27</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>WDT1D</name>
            <description>WDT1 Clock Disable</description>
            <bitOffset>28</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>WDT2D</name>
            <description>WDT2 Clock Disable</description>
            <bitOffset>29</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="UART2D">
            <name>CPU1D</name>
            <description>CPU1 Clock Disable</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>EVENT_EN</name>
        <description>Event Enable Register.</description>
        <addressOffset>0x4C</addressOffset>
        <fields>
          <field>
            <name>CPU0DMAEVENT</name>
            <description>Enable DMA event. When this bit is set, a DMA event will cause an RXEV event to wake the CPU from WFE sleep mode.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CPU0DMA1EVENT</name>
            <description>Enable RXEV pin event. When this bit is set, a logic high of GPIO0[24] will cause an RXEV event to wake the CPU from WFE sleep mode. </description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CPU0TXEVENT</name>
            <description>Enable TXEV pin event. When this bit is set, TXEV event from the CPU is output to GPIO[25].</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CPU1DMAEVENT</name>
            <description>Enable DMA event. When this bit is set, a DMA event will cause an RXEV event to wake the CPU from WFE sleep mode.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CPU1DMA1EVENT</name>
            <description>Enable RXEV pin event. When this bit is set, a logic high of GPIO0[24] will cause an RXEV event to wake the CPU from WFE sleep mode. </description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>CPU1TXEVENT</name>
            <description>Enable TXEV pin event. When this bit is set, TXEV event from the CPU is output to GPIO[25].</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>REVISION</name>
        <description>Revision Register.</description>
        <addressOffset>0x50</addressOffset>
        <access>read-only</access>
        <fields>
          <field>
            <name>REVISION</name>
            <description>Manufacturer Chip Revision. </description>
            <bitOffset>0</bitOffset>
            <bitWidth>16</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>SYSSIE</name>
        <description>System Status Interrupt Enable Register.</description>
        <addressOffset>0x54</addressOffset>
        <fields>
          <field>
            <name>ICEULIE</name>
            <description>ARM ICE Unlock Interrupt Enable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="ICEULIE">
            <name>CIEIE</name>
            <description>Code Integrity Error Interrupt Enable.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="ICEULIE">
            <name>SCMFIE</name>
            <description>System Cache Memory Fault Interrupt Enable.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ECC_ER</name>
        <description>ECC Error Register</description>
        <addressOffset>0x64</addressOffset>
        <fields>
          <field>
            <name>SYSRAM0ECCERR</name>
            <description>ECC System RAM0 Error Flag. Write 1 to clear.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM1ECCERR</name>
            <description>ECC System RAM1 Error Flag. Write 1 to clear.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM2ECCERR</name>
            <description>ECC System RAM2 Error Flag. Write 1 to clear.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM3ECCERR</name>
            <description>ECC System RAM3 Error Flag. Write 1 to clear.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM4ECCERR</name>
            <description>ECC System RAM4 Error Flag. Write 1 to clear.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM5ECCERR</name>
            <description>ECC System RAM5 Error Flag. Write 1 to clear.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM6ECCERR</name>
            <description>ECC System RAM6 Error Flag. Write 1 to clear.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IC0ECCERR</name>
            <description>ECC Icache0 Error Flag. Write 1 to clear.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IC1ECCERR</name>
            <description>ECC Icache1 Error Flag. Write 1 to clear.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ICXIPECCERR</name>
            <description>ECC IcacheXIP Error Flag. Write 1 to clear.</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FL0ECCERR</name>
            <description>ECC Flash0 Error Flag. Write 1 to clear.</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FL1ECCERR</name>
            <description>ECC Flash1 Error Flag. Write 1 to clear.</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ECC_CED</name>
        <description>ECC Correctable Error Detected Register</description>
        <addressOffset>0x68</addressOffset>
        <fields>
          <field>
            <name>SYSRAM0ECCNDED</name>
            <description>ECC System RAM0 Error Flag. Write 1 to clear.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM1ECCNDED</name>
            <description>ECC System RAM1 Not Double Error Detect. Write 1 to clear.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM2ECCNDED</name>
            <description>ECC System RAM2 Not Double Error Detect. Write 1 to clear.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM3ECCNDED</name>
            <description>ECC System RAM3 Not Double Error Detect. Write 1 to clear.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM4ECCNDED</name>
            <description>ECC System RAM4 Not Double Error Detect. Write 1 to clear.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM5ECCNDED</name>
            <description>ECC System RAM5 Not Double Error Detect. Write 1 to clear.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IC0ECCNDED</name>
            <description>ECC Icache0 Not Double Error Detect. Write 1 to clear.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IC1ECCNDED</name>
            <description>ECC Icache1 Not Double Error Detect. Write 1 to clear.</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ICXIPECCNDED</name>
            <description>ECC IcacheXIP Not Double Error Detect. Write 1 to clear.</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FL0ECCNDED</name>
            <description>ECC Flash0 Not Double Error Detect. Write 1 to clear.</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FL1ECCNDED</name>
            <description>ECC Flash1 Not Double Error Detect. Write 1 to clear.</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ECC_IRQEN</name>
        <description>ECC IRQ Enable Register</description>
        <addressOffset>0x6C</addressOffset>
        <fields>
          <field>
            <name>SYSRAM0ECCEN</name>
            <description>System RAM0 ECC Error Interrupt Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM1ECCEN</name>
            <description>System RAM1 ECC Error Interrupt Enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM2ECCEN</name>
            <description>System RAM2 ECC Error Interrupt Enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM3ECCEN</name>
            <description>System RAM3 ECC Error Interrupt Enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM4ECCEN</name>
            <description>System RAM4 ECC Error Interrupt Enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SYSRAM5ECCEN</name>
            <description>System RAM5 ECC Error Interrupt Enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IC0ECCEN</name>
            <description>Icache0 ECC Error Interrupt Enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>IC1ECCEN</name>
            <description>Icache1 ECC Error Interrupt Enable</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ICXIPECCEN</name>
            <description>IcacheXIP ECC Error Interrupt Enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FL0ECCEN</name>
            <description>Flash0 NError ECC Interrupt Enable</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FL1ECCEN</name>
            <description>Flash1 ECC Error Interrupt Enable</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>ECC_ERRAD</name>
        <description>ECC Error Address Register</description>
        <addressOffset>0x70</addressOffset>
        <fields>
          <field>
            <name>DATARAMADDR</name>
            <description>ECC Error Address.Data Ram Address.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>13</bitWidth>
          </field>
          <field>
            <name>DATARAMBANK</name>
            <description>ECC Error Address.Data Error Bank.</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>DATARAMERR</name>
            <description>ECC Error Address.Data Ram Error.</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TAGRAMADDR</name>
            <description>ECC Error Address.Tag Ram Address.</description>
            <bitOffset>16</bitOffset>
            <bitWidth>13</bitWidth>
          </field>
          <field>
            <name>TAGRAMBANK</name>
            <description>ECC Error Address.Tag Ram Bank.</description>
            <bitOffset>30</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>TAGRAMERR</name>
            <description>ECC Error Address.Tag Ram Error.</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>BTLE_LDOCR</name>
        <description>BTLE LDO Control Register</description>
        <addressOffset>0x74</addressOffset>
        <fields>
          <field>
            <name>LDOTXEN</name>
            <description>LDOTX Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDOTXOPULLD</name>
            <description>LDOTX PULL Disable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDOTXVSEL</name>
            <description>LDOTX Voltage Setting</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>0_7</name>
                <description>0.7V</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>0_85</name>
                <description>0.85V</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>0_9</name>
                <description>0.9V</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_1</name>
                <description>1.1V</description>
                <value>3</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDORXEN</name>
            <description>LDORX Enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDORXPULLD</name>
            <description>LDORX Pulldown</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDORXVSEL</name>
            <description>LDORX Output Voltage Setting</description>
            <bitOffset>6</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>0_7</name>
                <description>0.7V</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>0_85</name>
                <description>0.85V</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>0_9</name>
                <description>0.9V</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_1</name>
                <description>1.1V</description>
                <value>3</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDORXBYP</name>
            <description>LDORX Bypass Enable</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDORXDISCH</name>
            <description>LDORX Discharge</description>
            <bitOffset>9</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDOTXBYP</name>
            <description>LDOTX Bypass Enable</description>
            <bitOffset>10</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDOTXDISCH</name>
            <description>LDOTX Discharge</description>
            <bitOffset>11</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDOTXENDLY</name>
            <description>LDOTX Enable Delay</description>
            <bitOffset>12</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDORXENDLY</name>
            <description>LDORX Enable Delay</description>
            <bitOffset>13</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>dis</name>
                <description>disabled.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>LDORXBYPENENDLY</name>
            <description>LDOTX Bypass Enable Delay</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>LDOTXBYPENENDLY</name>
            <description>LDORX Bypass Enable Delay</description>
            <bitOffset>15</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>BTLE_LDODCR</name>
        <description>BTLE LDO Delay Register</description>
        <addressOffset>0x78</addressOffset>
        <fields>
          <field>
            <name>BYPDLYCNT</name>
            <description>Bypass Delay Count. Count delay base on PCLK.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>LDORXDLYCNT</name>
            <description>LDORX Delay Count. Count delay base on PCLK/128.</description>
            <bitOffset>8</bitOffset>
            <bitWidth>9</bitWidth>
          </field>
          <field>
            <name>LDOTXDLYCNT</name>
            <description>LDOTX Delay Count. Count delay base on PCLK/128.</description>
            <bitOffset>20</bitOffset>
            <bitWidth>9</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>GP0</name>
        <description>General Purpose Register 0</description>
        <addressOffset>0x80</addressOffset>
        <fields>
          <field>
            <name>GPR0</name>
            <description>User-defined register RAM.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>APB_ASYNC</name>
        <description>APB Asynchronous Bridge Select Register</description>
        <addressOffset>0x84</addressOffset>
        <fields>
          <field>
            <name>APBASYNCI2C0</name>
            <description>Feeds I2C0 with either PCLK or 7.37MHz Clk</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>pclk</name>
                <description>PCLK Source</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>7mclk</name>
                <description>7.37MHz Source</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field derivedFrom="APBASYNCI2C0">
            <name>APBASYNCI2C1</name>
            <description>Feeds I2C1 with either PCLK or 7.37MHz Clk</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="APBASYNCI2C0">
            <name>APBASYNCI2C2</name>
            <description>Feeds I2C2 with either PCLK or 7.37MHz Clk</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field derivedFrom="APBASYNCI2C0">
            <name>APBASYNCPT</name>
            <description>Feeds PT with either PCLK or 7.37MHz Clk</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
</device>