================================================================================ 
Commit: 5639e98f40a98e81dbedf48f51d6b837eb0e333e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:40:51 2022 +0800 
-------------------------------------------------------------------------------- 
Update Readme file

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/Readme.md

================================================================================ 
Commit: 74d7320009404bd8eed1c57517cd609bfa46a339 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3297_01

(cherry picked from commit e8ae5f661a23b62791a3a1bc7d97046192451687)

Sun Jul 17 08:49:11 2022 -0700
Original commit date: Sun Jul 17 08:49:11 2022 -0700
Original commit hash: 754b6f709659188e8e4987e83a0e48265810b982

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c011851f16ca7438415f918c125f78696d56b2a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:26 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 53

(cherry picked from commit c2525519cee65fc2dc8cdf0d8407a14347ce2d1a)

Sun Jul 17 01:52:22 2022 -0700
Original commit date: Sun Jul 17 01:52:22 2022 -0700
Original commit hash: 1b141a070df5b54dc18810286868622088e578e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6f1a138df5ce0530a56b29a15a01a091111729f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:23 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3297_00

(cherry picked from commit 59ce2d557008589d6b76878f4deaedbb19d459a8)

Sun Jul 17 01:47:43 2022 -0700
Original commit date: Sun Jul 17 01:47:43 2022 -0700
Original commit hash: 035ce6980451385722308a059e6c9bd6e1f5f582

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 90b2e8668a5ac40bdf00eec114f38c5cfbd4fba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:21 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 52

(cherry picked from commit 74da6c9a506ccacc9227e0119be31446df59f484)

Sat Jul 16 01:22:09 2022 -0700
Original commit date: Sat Jul 16 01:22:09 2022 -0700
Original commit hash: f4491a02db54cf1981ae8d67d270feb99fd5ef77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b35970bd77bf980942d055d3e802f7b5182b6dd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:19 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx] Update SB1 GPIO GPP_E_16 setting

[Feature Description]
The GPIO setting in RPL-SBGA must be updated
according to the latest version of platform mapping doc.

[Resolution]
GPP_E_16 change the reset setting to Host deep reset.

[Impacted Platform]
RPL-Hx

Hsd-es-id: 15011582725
Original commit date: Fri Jul 15 16:10:39 2022 +0800
Change-Id: Idf60ad79f14f6b2123830a37d0dad8b1cc41657a
Original commit hash: 8ff8c64b56196eab51e10c5f306122fa64ed183d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: b23c19bf163e98b745ca20c47fd4b97175c34a45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3295_00

(cherry picked from commit 7bce46851f75b268607ca71250d041b29bd18d57)

Fri Jul 15 08:46:38 2022 -0700
Original commit date: Fri Jul 15 08:46:38 2022 -0700
Original commit hash: 11ce3e78fae71f156fbb9a1207dc9b46b2aa108d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6e5989c79f086682b080f095c9923305e99dbe49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:10 2022 +0800 
-------------------------------------------------------------------------------- 
Updated Readme.md file

[Issue/Feature Description]
Updated Readme.md file while include BKM for UFS device provisioning
tool

Hsd-es-id: 16017265142
Original commit date: Tue Jul 12 01:06:00 2022 -0700
Change-Id: I471498c1ae844f142bb4df49aab6774a85d79037
Original commit hash: 184b7c4b8eb6815d83cc197d0fb0ce461f3ca4a9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md

================================================================================ 
Commit: 6a88a130efdd5b48777fd332a15ebc4803c46d77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:08 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] BIOS to limit Itrip to ICCMAX.app baseline value in PD spec

Hsd-es-id: 15011564415
Original commit date: Wed Jul 13 14:10:40 2022 +0800
Change-Id: Ic3f76962c2d6588dbff8f39f58d0d1efcc8ae446
Original commit hash: 3bf3011f1fc1906bf5c087f2ac4b1b87b3a66da4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 61109e1fa4ca668abcc60bd48ed548ed0f30d70f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 51

(cherry picked from commit 12b8171145691ea881aae8cb37fbebebd147633e)

Fri Jul 15 01:47:19 2022 -0700
Original commit date: Fri Jul 15 01:47:19 2022 -0700
Original commit hash: 1882853f69c51ccf687e5cf06220ca466210a2f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c6d544b23c21a08f30be78deb69bc5e6e1f6e0c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:04 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add back the BIOS debug log of GetClkReqForClkSrc

[Issue/Feature Description]
The following BIOS debug log of GetClkReqForClkSrc had been removed since HSD:15010772470

GetClkReqForClkSrc 0->0, register 03020100
GetClkReqForClkSrc 1->1, register 03020100
GetClkReqForClkSrc 2->2, register 03020100
GetClkReqForClkSrc 3->3, register 03020100
GetClkReqForClkSrc 4->4, register 00000504
GetClkReqForClkSrc 5->5, register 00000504

Due to we had published a doc #626766 in RDC to guide customer how to debug PCIe Clkreq issue via BIOS debug log since TGL platform,
The BIOS log of "GetClkReqForClkSrc" , "Clock[] Usage" & Clock[] Clkreq" are the requirements for debugging customer's PCIe related issue.
So add back the BIOS debug log of GetClkReqForClkSrc.

[Resolution]
If issue resolution, describe generally how was this fixed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15011558287
Original commit date: Thu Jul 14 17:51:26 2022 +0800
Change-Id: I392e343a70a7bf073105035c3ebb9f9411ef835e
Original commit hash: 236020ef2436c2fb5702ac08014f7e2fde718911

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c

================================================================================ 
Commit: 547081d246e09f84d5aaf348baa219143712cc31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:30:01 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS][RPLHX] Deprecated DlVR support

Hsd-es-id: 15011527605
Original commit date: Wed Jul 13 15:07:34 2022 +0800
Change-Id: I66699576877baddf88454bd12923f745e2a7092c
Original commit hash: 44dcd646444fff849af407442c0115a05e2abc1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 76e0ccd36311d1de657c0cf68ecf7cdcd4f1c29c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:58 2022 +0800 
-------------------------------------------------------------------------------- 
[CBnT][S-ACM][RPL] Update S-ACM support of TS handle logic in 0T profile

[Issue Description]
1. ACM must default to "TS_Support policy == Disabled" if CBnT execution
profile is 0T and input policies are invalid. In this 0T case, ACM must
"repurpose" Bit54 of BOOTSTATUS register FED300A0 to indicate policy
corruption to BIOS, so that in case of 0T profile, BIOS can detect this
bit and further decide to recover the system via EC, provided BIOS has
IBB-Redundancy in SPINOR.
2. ACM must default to "TS_Support policy == Enabled" if CBnT execution
profile is any of 3/4/5/3T/4T/5T and input policies are invalid.

[Resolution]
CapsuleUpdate:
1. First check if ACM entry is supported.
2. If support then check if FIT is corrupted.
3. If FIT is not corrupted, check the ACM policy based on the ACM policy
bit 54.
- If this bit is 0, means the policy has been corrupted and is not valid.
- If this bit is 1, means the policy is valid.

[Impacted Platforms]
ADL, RPL

Hsd-es-id: 16017247606
Original commit date: Wed Jul 13 10:06:04 2022 +0800
Change-Id: Iee9e1fdf2ceb2653a92e28971e920480f8c1ec3c
Original commit hash: e3397feda70152fd3e59682c05cb0966091e4438

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf

================================================================================ 
Commit: 906b85eeb8bda0be3d6ae4fa9a2e05c60f11da4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:54 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL][FSP-API]HsPhy FW download flow in FSP

Hsd-es-id: 15011473704
Original commit date: Tue Jul 12 23:28:24 2022 +0530
Change-Id: I88643889096bb9488cb01675e79d07a8ca08605f
Original commit hash: ce320bfd19bae8e460dcdb3c62bc6426a51cb573

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.c
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiHsPhyFwDownload/PeiHsPhyFwDownload.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiHsPhyFwDownload/PeiHsPhyFwDownload.inf
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/HsPhyFwDownload.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 0c4704e759b4689fc404670c767a2e985c12ab00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:51 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3294_00

(cherry picked from commit e98914f0432d60fa89fa50a505d7ecf41d65583a)

Thu Jul 14 08:46:26 2022 -0700
Original commit date: Thu Jul 14 08:46:26 2022 -0700
Original commit hash: 138daf67e665edab045a30e830ee3af0a43abe84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cc2300e42b259228a98cc37d8aa04f0dc2c39eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:50 2022 +0800 
-------------------------------------------------------------------------------- 
Open FSP S UPD VccInAuxImonSlope in Partial Header

[Issue/Feature Description]
Publish VccIn Aux to Partial header

[Resolution]
Pushed VccIn Aux to partial open source fro FSP

Package/Module:

[Impacted Platform]
ADL-N

Hsd-es-id: 16017236921
Original commit date: Wed Jul 13 12:27:21 2022 +0530
Change-Id: I64d01823c6183f8efa78e15d6991de6320c51777
Original commit hash: 9cf06d2fa102336400be4279ea7c52931473ed50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdListAdln/FSPS.txt

================================================================================ 
Commit: da08c1a7894149558f3fc524eb2b3b481f900bdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 50

(cherry picked from commit 9fb4ebeca8b569fbab946ce1eaeca7cf8beaa8e6)

Thu Jul 14 01:22:34 2022 -0700
Original commit date: Thu Jul 14 01:22:34 2022 -0700
Original commit hash: bf78c83d17030ea789df81ed1132ab86ea81bb6a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ba4ffd86d3ec0dc69db9438af61839b8737361bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:45 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.51

Hsd-es-id: N/A
Original commit date: Thu Jul 14 01:20:50 2022 -0700
Original commit hash: 70b85f75229ecc61bea1e2bad3830d73a4cd0873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 79cc271bdee839dd7634f19162d597a2b0814053 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:43 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011553412][LPDDR5 LPDDR4] Update VccddqVoltage and UI mask
[Feature Description]
Update VccddqVoltage and UI mask

[Resolution]
Update VccddqVoltage and UI mask

[Impacted Platform]
LPDDR5 LPDDR4

Hsd-es-id: 15011553412
Original commit date: Wed Jun 22 23:47:52 2022 +0800
Change-Id: I02987369317521358faed637912684daf1ed754e
Original commit hash: aba66b0bc51dc3bf44ffe58a3410564adf4dfd3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ffc8c5290c7d6b4d35bd95fc6147a1d4ebc1921f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:40 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.50

Hsd-es-id: N/A
Original commit date: Wed Jul 13 19:02:33 2022 -0700
Original commit hash: 737d663184a1c3fc4c24f4ce3e0ffc326ee6f9fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88a11c86b3ad1066ad24a012a9d4c45ef6bf9117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:38 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011498773][DDR5 DDR4 LP4] Update the default value of dqrx_cmn_rxmctleeq

[Feature Description]
Update the default value of dqrx_cmn_rxmctleeq

[Resolution]
Update the default value of dqrx_cmn_rxmctleeq from 0xF to 0x8

[Impacted Platform]
DDR5 DDR4 LPDDR4

Hsd-es-id: 15011498773
Original commit date: Wed Jun 29 21:51:50 2022 +0800
Change-Id: I5611c43dcd2c3bdbae54419d1969b6d0e91960b6
Original commit hash: cf0d52816e6df47771eca07d47cdd76394122fb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 68484d7da2f5860b375f9f752b69e9ac09c7f2de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:35 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3293_00

(cherry picked from commit 76f5ba4a5c622b4febbfd0a629d1c961fc8a76c0)

Wed Jul 13 08:46:31 2022 -0700
Original commit date: Wed Jul 13 08:46:31 2022 -0700
Original commit hash: 457c2a7967152acf5662b828fa44175913719641

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8fee77202d78563be2a3b79ab43ed5fa5aaa7079 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:33 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Support ADL with RPL X-comp BIOS - Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events"

[Issue Description]
The original patch will cause device hung in ADL-S Native platform.

[Resolution]
Revert the original patch.

[Impacted Platform]
ADL-S

Hsd-es-id: 15011568572
Original commit date: Wed Jul 13 21:48:11 2022 +0800
Change-Id: Ie81a0d0658c9fd161838f4f5f527c8fef95b627a
Original commit hash: 7d9f8a7d89285a482c76277f3f9349bc3b8f1414

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 49ea031877c34d3332e8005bc96a3f625eec411a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.49

Hsd-es-id: N/A
Original commit date: Wed Jul 13 05:58:55 2022 -0700
Original commit hash: fd90ac4aa746008f6ffe3f7181d9c24319b21bb3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c3d6ea876ab839cf8649c1cc7c8c19611efb332 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011567567][LPDDR5x ] Add LPDDR5x SPD read support

[Feature Description]
Add LPDDR5x SPD read support

[Resolution]
Add LPDDR5x SPD read support

[Impacted Platform]
LPDDR5x

Hsd-es-id: 15011567567
Original commit date: Wed Jul 13 15:03:46 2022 +0800
Change-Id: Iea3ddd74eddfe578092fe6abf8520b9b80ce131a
Original commit hash: 65a342ddf48adde17bbef3c591ba4069dd66bc33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/MrcOemPlatform.c

================================================================================ 
Commit: a1a81b1f9437864fd6111e95ca3bc1df6f0353fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:28 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA] Updated USB OC mapping

[Issue/Feature Description]
USB OC mapping is modified in order to use Physical GPIO.

[Impacted Platform]
RPL-SBGA DDR5

Hsd-es-id: 15011539040
Original commit date: Thu Jul 7 11:57:28 2022 +0800
Change-Id: I976656aba9326afc45cf512a224af4faea4175d4
Original commit hash: ff54f34108693aad586a77aa90efa884196e6cd8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: bc1d7d6b09c4ad36240904221e884ac49f464bc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:25 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 49

(cherry picked from commit 306e46cfa2835219456ba16f22c75fb9fa55e512)

Wed Jul 13 01:22:15 2022 -0700
Original commit date: Wed Jul 13 01:22:15 2022 -0700
Original commit hash: f7354ae7cb1f34a1e4d13fe0f571f2401b51b2d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: caaf24849748ed1f631b046b1e044b111d01ec8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:20 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update Pmax help string

Psys Pmax power, defined in 1/8 Watt or Percent increments. For Watts, Range is 0-8191 (ex. for 125W, enter 1000). For ATX12VO Percent, Range is 0-1600 (ex. for 200%, enter 1600). Uses BIOS VR mailbox command 0xB.

Hsd-es-id: 15011560535
Original commit date: Tue Jul 12 13:46:04 2022 +0800
Change-Id: Ibd406bb59f207e408b1a210acbf96ef19a2b1029
Original commit hash: 56bfdac84792c37479cf3733ff62afea987eccef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: f37b5227ae6a72f826296708ef676b91bb1bc824 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:18 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx][WA] Add power cycle on PCH M.2 slot

[Issue Description]
In SAF mode, some NIST193 SSD on PCH M.2 Slot can't be detected in first boot.
PCIe register - SLSST.PDS is 0.

[Resolution]
In BIOS boot phase, introduce one power cycle on PCH M.2 slot.
Implemented by changing GPIO config in EarlyPreMem, PreMem, PostMem phases.

[Impacted Platform]
RPL-SBGA DDR5 RVP

Hsd-es-id: 15011560000
Original commit date: Thu Jul 7 11:42:28 2022 +0800
Change-Id: I073511787a6e46eb601d39b6062b8b9b5ea1b8b3
Original commit hash: 33d7fc997d8d26698a50a378d328d76e3c50b4cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc

================================================================================ 
Commit: b65b4c4babc186f24e72d38afafa435a631cbea5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:16 2022 +0800 
-------------------------------------------------------------------------------- 
Nvme recovery: Enhancement for Boot partition write

128K write is not stable, and bios changed to 4K
write to enhance the success rate.

Hsd-es-id: 15011559967
Original commit date: Tue Jul 12 13:19:16 2022 +0800
Change-Id: I95bf99159861d29dd0d88c649be0c5c03732512e
Original commit hash: 15e0e06e59f57e67d74d151d6a90f57b5c4b0f96

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c

================================================================================ 
Commit: cb0f2c022a73d585c96d10a019123415b3829528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3292_00

(cherry picked from commit 2f64c48ab8adefe8c83052658ab79473b973546b)

Tue Jul 12 08:46:39 2022 -0700
Original commit date: Tue Jul 12 08:46:39 2022 -0700
Original commit hash: a572fea4582c4280db6f964bc3e91d522fafc95c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a9acc00175bcb60667cda6fa0cf4fc515fc66121 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:10 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.48

Hsd-es-id: N/A
Original commit date: Tue Jul 12 07:30:16 2022 -0700
Original commit hash: 32faf54f3cdfcab236ac7b32dfc070b97715efdb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa3c8765acb40fd2ce4e86b0e292e26b514474af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:09 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011561509][LPDDR5x ] Add LPDDR5x support

[Feature Description]
Add LPDDR5x support

[Resolution]
Add LPDDR5x support

[Impacted Platform]
LPDDR5x

Hsd-es-id: 15011561509
Original commit date: Tue Jul 12 14:59:55 2022 +0800
Change-Id: I4061d548d9a233ad4985a846f625b6884ba93242
Original commit hash: 147dce4963de605fc1f4f09e3c15c7b26756dc55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: b5672e0207b21d256cfd24e575bece1d0de2513d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:07 2022 +0800 
-------------------------------------------------------------------------------- 
Features/Storage/EmmcFeaturePkg: Add BKM to ReadMe.md file

Update BKM information for eMMC tuning UEFI application in Readme.md file

Hsd-es-id: 16017264288
Original commit date: Tue Jul 12 12:48:31 2022 +0530
Change-Id: Icfa795e18e1e5c9ebd224b576c167fde9232dee8
Original commit hash: 5e3212e99da58a37f4aa9c2c3095c0775f34fe8a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/Readme.md

================================================================================ 
Commit: fc6f50eee005789c78107a8bd32c7ae498ff4b60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:04 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x4

Add uCode m_c0_b06a2_00004104.pdb for RPL-P J0

Hsd-es-id: 15011284395
Original commit date: Wed Jun 22 20:17:11 2022 +0800
Change-Id: If1c49d42246ce050288cfb8dc73f06425d811069
Original commit hash: 377a8861e9db5399d26e53cd7c1c06488ef03ec6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5f238e099051d76f6171bb2812136483587dc975 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:29:02 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 48

(cherry picked from commit bd6f5a157aa16608f46143b83a54b1506adb4c34)

Tue Jul 12 01:22:22 2022 -0700
Original commit date: Tue Jul 12 01:22:22 2022 -0700
Original commit hash: cd64a9f5fbc34fc5b18892d56e0a3cb7b2fa0491

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 53ca6799b12a00a50840197e8b18019bf8a1ab1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3291_00

(cherry picked from commit 868edabe69f0fde4903713becf6933fe7c2c6939)

Mon Jul 11 08:46:30 2022 -0700
Original commit date: Mon Jul 11 08:46:30 2022 -0700
Original commit hash: 402125cd96fd90b909b965fd57994a711ae86d9a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a5c53cefa3c3a0df84c5c07e34ef115289657868 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:57 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][RPE/LPE Hackathon][RPLS_upgrade] BIOS reports RPE/LPE last status as success after completion of all erase actions even though if one is failed

[Issue/Feature Description]
[RPL-S][RPE/LPE Hackathon][RPLS_upgrade] BIOS reports RPE/LPE last status as success after completion of all erase actions even though if one is failed

Hsd-es-id: 15011506917
Original commit date: Fri Jul 8 21:51:26 2022 +0530
Change-Id: I061cce8727fdf8bd7be16a7299b2f0aa7e16cb43
Original commit hash: 95c815cbe0b99dfd10d1cd6a843716a34c7ecf21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: a16473eb4b05d3eac0d70d635fa1322060ac15b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.47

Hsd-es-id: N/A
Original commit date: Mon Jul 11 06:36:06 2022 -0700
Original commit hash: 8672b866f45903bb6ddf2a61f3ee08a583ce0f11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 95ded973f483ca6cb1c2faa8f815966fd8e5d3c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | OC] Quickly sweep Dimm Tap1 and Tap2 during Early Write Timing 2D training

[Issues]
With some XMP memory modules. memory training at Early Write Timing 2D
often fails.
MRC need configure DIMM DFE values, before Early Write Timing 2D
training.

[Resolution]
In MrcEarlyWriteTimingCentering2D,
if EarlyWriteTimingCentering2D fails, or the eye width
is < 5, do a quick sweep with Tap1, Tap2.

[Impacted Platform]
ADL-S DDR5 OC.

Hsd-es-id: 15011495396
Original commit date: Mon Jul 11 10:16:26 2022 +0800
Change-Id: Ia27dfe659c6a3e70ab7cf7cb25a268dc82a86e92
Original commit hash: ce28b5f0f704a85970efd6c3887aa0d2d434540a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 7cc3f9fb90e64f6bea13cee18d04a3799950dfc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:50 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 47

(cherry picked from commit 8446bc73a792934d06282975340f8b5388cba2a5)

Mon Jul 11 01:21:45 2022 -0700
Original commit date: Mon Jul 11 01:21:45 2022 -0700
Original commit hash: fba59506e0e530fa98ea082ed4cea6213fedc1b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 66038c090cafcd0b4e63b1f541f502d7f573446d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:49 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.46

Hsd-es-id: N/A
Original commit date: Mon Jul 11 00:41:00 2022 -0700
Original commit hash: 19396efee35a2aaf033d777312ff3306629db5a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7342a60f1a6350ca9ddf4007a8dec3f744529cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:47 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011408923][ADL-P | LPDDR5] Set bit 7 of dllcomp_cmn_bonus for LPDDR5
[Feature Description]
Set bit 7 of dllcomp_cmn_bonus for LPDDR5

[Resolution]
Set bit 7 of dllcomp_cmn_bonus for LPDDR5

[Impacted Platform]
LPDDR5

Hsd-es-id: 15011408923
Original commit date: Wed May 11 14:20:48 2022 +0800
Change-Id: I84039f96dbcb74673d2e3b4e7f5d77ae108c4448
Original commit hash: 40a5053aec67ed36587f2d23ed8a80c7fdbbea9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5946a12e8bf87a11512068439bef612e4c7726f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:45 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.45

Hsd-es-id: N/A
Original commit date: Mon Jul 11 00:12:05 2022 -0700
Original commit hash: 2c60f4aaaa5cd5234b245df1f0a3592ee0e0bdfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3cc0b6fea203903bef6d27d2463d01402b8cbc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:43 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Change default RxVref with an offset calculated from DRAM VDD

[Feature Description]
ECT fails with some XMP memory modules. Such memory XMP data
asks to configure DRAM VDD/VDDQ to high voltage even at 1.4V.

[Resolution]
Tune default RxVref by adding offset (Dram VDD - 1100) /2.

Usually, user need increase VCCVDD2 voltage by BIOS menu options.
Otherwise, Early ReadMPR might fail.

[Impacted Platform]
ADL-S DDR5 OC.

Hsd-es-id: 15011519143
Original commit date: Mon Jul 4 15:00:01 2022 +0800
Change-Id: I6aed081fcb050751b50d8efe8d40bb58a74bc7e6
Original commit hash: 3d7e0bbed1fdfb2c3aeefc6835a5e320e722ad30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c562dc67d0588c8d306789fee5a287f8edc5db1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:39 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx]Modify the setup menu option "Skip Power Check" to "Disabled" by default.
If RPL-Hx is powered by AC/DC battery, capsule won't be updated if AC/DC battery is less than 25%.
On ATX powered RPL-Hx, please change "Skip Power Check" option to "Enabled" for the capsule test case.

Hsd-es-id: 16017241527
Original commit date: Mon Jul 11 10:21:05 2022 +0800
Change-Id: Ieae8a6cb287ea09539d589e128a39e9a84067130
Original commit hash: 1be82e4297d5341c77aaf41c76efe3cb714dd5ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 7b22fee244c3806ec6adeadfab25ff59721b0fd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:35 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3287_00

(cherry picked from commit 6f4f029f5cf883f0bac0e6d608868aadcfb48c2f)

Sun Jul 10 08:46:35 2022 -0700
Original commit date: Sun Jul 10 08:46:35 2022 -0700
Original commit hash: 5af99feab4a4d9c3c1046f68efe679a493bcf9fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f81dd87abe6e7721d7a4c9684a6d1adaa95560e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:33 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.44

Hsd-es-id: N/A
Original commit date: Sun Jul 10 02:32:08 2022 -0700
Original commit hash: dca63b9c66ca4909b10b986dacfbb806e765eb8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46fe58c40aecabeb2718bc03d344810584c10ac1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:31 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | OC] Resequence training order at WarmReset and S3

[Issue/Feature Description]
Users report hang at WarmReset when DMB or RMF is enabled and system
is running at high SAGV point.

[Resolution]
During WarmReset, the training sequence of SAGV points might be
different from the one at ColdBoot. If WarmRset sequence is
Sagv point 1,2,4,3 or 2,3,4,1, MRC will not run training
for LastSaGvPoint or the MF_GV_1 steps.

If sequence is 1,2,4,3, change it to 1,2,3,4;
If sequence is 2,3,4,1, change it to 4,3,2,1;

Package/Module:

[Impacted Platform]
ADL-S RPL_S OC.

Hsd-es-id: 22015463606,15011530240
Original commit date: Wed Jul 6 14:55:01 2022 +0800
Change-Id: I00235601d7dd1175af52759d44f6f0b26fca8703
Original commit hash: 58cc766f11e1311f5203d69e0800a3ece44b03f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: f03d5afec71bb2bac6c819da9f9c57aab622c0fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 46

(cherry picked from commit 157121257f3d2ee099f07ba8358e71b0897de44b)

Sun Jul 10 01:21:52 2022 -0700
Original commit date: Sun Jul 10 01:21:52 2022 -0700
Original commit hash: 1ff7de3da7b513298e75916b9c2f1b52ddfc16db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f05f8b2ca7f5f2292ab4b273df36974ddd88b280 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:26 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.43

Hsd-es-id: N/A
Original commit date: Sat Jul 9 09:10:35 2022 -0700
Original commit hash: fbcf5d8bff7cf8a7225ec02a97008ff7126cb9d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77dd6d86bcb1935568f72e2531c077c109f5f009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:24 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Change XMP tCL if it's much smaller than STD_PROFILE's

[Issues]
Some DDR5 XMP memory provides inappropriate tCL value which is
too small, such like 30. STD profile's tCL usually is 40.
ECT might fail when tCL is too small.

[Resolution]
When parsing tAAmin, check if it's much smaller than STD profile's.
If so, change it to (STD profile's tCL - 2). Such formula is
based on experiments using a few memory modules.

[Impacted Platform]
ADL-S DDR5 OC.

Hsd-es-id: 15011486350
Original commit date: Wed Jun 29 15:52:33 2022 +0800
Change-Id: I26a29dbc2424e8554a726f22bd72b623569b2820
Original commit hash: b80c83acacbabc64a56c7ef8d7429d72f9cae4c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 8aed013164e0fa7e5e4fe729e8c61d33265895bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3286_00

(cherry picked from commit 3b5ce481a3f3525f3f7838148b6caaf2536ae06f)

Sat Jul 9 08:49:39 2022 -0700
Original commit date: Sat Jul 9 08:49:39 2022 -0700
Original commit hash: 86a14a1f154bacd9f2b4efcd5b4dbf1714eaccd8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b2e71cf17feb4bfc47edb25faab29a6ff9ff61a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:19 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.42

Hsd-es-id: N/A
Original commit date: Sat Jul 9 05:49:45 2022 -0700
Original commit hash: cb2fe1627441b70eaf36a445eb5793186fb4df15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e04db3951924079a4ecb703681101e81a00ef1e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:17 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011473353][DDR5]Reduce vref set times during MrcReadTimingCenteringJR in the first boot

[Feature Description]
The VREF = 0, no need to run multiple times during MrcReadTimingCenteringJR

[Resolution]
Reduce vref set times during MrcReadTimingCenteringJR

[Impacted Area]
DDR5

Hsd-es-id: 15011473353
Original commit date: Fri May 6 18:10:18 2022 +0800
Change-Id: I86ff159e23c9de65d6dff916572b9e36b29fb3be
Original commit hash: 82d353a64acc5ef04d2983b1618e983850d91f7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 8ce6f63473b1de12b3b96e776c235c47cc4fa004 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 45

(cherry picked from commit efcc8d0f6777e15cc6a432659ee1e47349aa687d)

Sat Jul 9 01:25:28 2022 -0700
Original commit date: Sat Jul 9 01:25:28 2022 -0700
Original commit hash: 006e6d327428d3237fd0dc7ad4717a0bd570f88f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1cddc80d4fd7e0a4899bd405c5ef290457729da1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:14 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.41

Hsd-es-id: N/A
Original commit date: Fri Jul 8 17:52:07 2022 -0700
Original commit hash: 28095421b6bdd7c280dbddb155bb77a5f46b543b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b2ab356f94652dbfdc8d63537aed8c557dc8791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:12 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011540632][DDR5 LPDDR5] Frequency update for DDR5 and LPDDR5

[Feature Description]
Frequency update for DDR5 and LPDDR5

[Resolution]
Frequency update for DDR5 and LPDDR5

[Impacted Platform]
DDR5 LPDDR5

Hsd-es-id: 15011540632
Original commit date: Tue Jul 5 22:34:15 2022 +0800
Change-Id: I993979428623c4ea01040e16c402ee148de1857e
Original commit hash: 917eb98e90a5fc878806c484c8ef42f92ba922e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 1c7ede40cd3317296d40d093206b10fbc5403bb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:08 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.40

Hsd-es-id: N/A
Original commit date: Fri Jul 8 10:06:38 2022 -0700
Original commit hash: 0676f9ed546a43c07623e18ce8a1ff2c16ed062e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aad2f7fec80f3a26b3525be10a34c1182ad35ad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:06 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16017236920][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Update Read CPL credits to avoid running out of cmi completion credits

[Issue Description]
Memory read test to check zeros during TXTClean hung due to running out of cmi completion credits

[Resolution]
Add MrcCpgcModifyReadCredits function to change RD_CPL_CREDITS_INIT for Scrubbing/TXT/Alias test and restore after the test.
This function reduces CPGC read credits to 10 during memory scrubbing to avoid buffer overflow.

[Affected Platforms]
[ADL-P ADL-M | LP4 LP5 DDR4 DDR5]

[Impacted Registers]
Mc [x] Phy [ ] Both [ ]

Hsd-es-id: 16017236920
Original commit date: Thu Jun 9 20:53:26 2022 +0530
Change-Id: I7a26df514be55edd977232a08068831f662c81db
Original commit hash: a61d07e0c657a58d87000ccf83f55f142f29cfbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h

================================================================================ 
Commit: 09eb3b4d91f295c134d45ec20fd5131a4b3a74d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3285_00

(cherry picked from commit cc3d12d10ceccfab6aa32dd5cffd0b2a36d5855d)

Fri Jul 8 08:46:43 2022 -0700
Original commit date: Fri Jul 8 08:46:43 2022 -0700
Original commit hash: 947b54cf9e3f2c9747117ef3c15c056b7cc39c35

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f6f939d4580274522aebcda7f26e6606259151f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:03 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX Mobile AEP]Adding Missed GPIO changes

[Feature Description]
Added WLAN , EDP Mux and SSD power disable GPIO changes in GpioTableRplSPostMem.dsc and PeiInitPostMemLib.c file

RPL-S

Hsd-es-id: 16017244953
Original commit date: Fri Jul 8 10:35:44 2022 +0530
Change-Id: If73d0f7d3f29cb539fe35de0317888502892c7ee
Original commit hash: 7e80483acab5688352f6f3dccab66fed5372376a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 401e3e184929687d177c240ef4f58ef1d875372d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:28:01 2022 +0800 
-------------------------------------------------------------------------------- 
[MTL][ADL][LNL] PCI Express Root Complex (PNP0A08) ACPI Power Resource (\_SB.PC00.D3C) causes devices to stay in D0 on S3

[Issue/Feature Description]
The BIOS is going to update D3C, DMA0, and DMA1 Powerresource package system level to '0' for the fixed the issue

[Resolution]
Update system level of PowerResource(TBT0), PowerResource(TBT1) and PowerResource(D3C) to 0.

[Impacted Platform]
MTL, ADL, LNL, etc

Hsd-es-id: 22015139063
Original commit date: Thu Jul 7 15:48:01 2022 +0800
Change-Id: I6f62ac608857ba21859ae307487fecf84fc894ff
Original commit hash: 4b600fb6292932bde65c28985b02e56d9dbd6da7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: e9291d63b92bb6399d072cc10755215a97263c8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 44

(cherry picked from commit 14f09e21ec9d83bd63942216de72cb6c6d4f3025)

Fri Jul 8 01:22:21 2022 -0700
Original commit date: Fri Jul 8 01:22:21 2022 -0700
Original commit hash: 0ba53ee6a870208c86a4f5b61829325071e909f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7fc236fab2b85e41074ee349a0b40eb50119b5dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3284_00

(cherry picked from commit 44aaf22f85f33cdb4842751df412f80dc0bb0862)

Thu Jul 7 08:46:42 2022 -0700
Original commit date: Thu Jul 7 08:46:42 2022 -0700
Original commit hash: 07291336588799da7ae785db720f8b64848723d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f50fedb3d0e1fcbaf380fb1adaaacb71d346849f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 43

(cherry picked from commit 2b47c39be4a1bb5cfdbf6a8365cda02066bfba61)

Thu Jul 7 01:22:00 2022 -0700
Original commit date: Thu Jul 7 01:22:00 2022 -0700
Original commit hash: bb7e15dc5ba6a4ec1981d6c29b8f7b7be74d2df4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: de8afd4e765d557d52c083bef65a2ffbfd6d3b49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:51 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate GOP V1055

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16017235178
Original commit date: Thu Jul 7 11:54:14 2022 +0530
Change-Id: Ie0364b88c8b9de20390d2aa5155b8de7fda4e3a0
Original commit hash: fe6faa1975fef2e295c90f7d2c8eeb973059154f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 7cd63b95c98c8bbd0ef77e8cac70c7c117207459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:49 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Update FIVR programming for ADL-S and RPL-S

This commit contains the changes:
1. Update correct value for BitMask B_PMC_PWRM_VCCIN_AUX_CFG2_OFF_HCM_VOLT_TRANS_TIME
to 0x7FF as per ADL-P/S BWG
2. Add provision to update PchOffToHighCurModeVolTranTime for ADL-S and
RPL-S

Hsd-es-id: 15011231772
Original commit date: Tue Jul 5 20:43:03 2022 +0530
Change-Id: I8c9fea02393a32b8347147edf5c18c104d2b8a8b
Original commit hash: 2ecf17f6273ae1cdde8c1019308d0d3b0e23fb16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h

================================================================================ 
Commit: 6ee28c903c8aa42fd4ef102117c7e2078008273c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:46 2022 +0800 
-------------------------------------------------------------------------------- 
Feature/Storage: Fixed write Booster enable failure in ufs provisioning tool.

[Issue/Feature Description]
dExtendedUFSFeaturesSupport field in device descriptor indicates whether
write booster feature is supported by the given UFS card or not which is
misinterpreted and hence caused failure to enabled this feature.

[Resolution]
Swap the Endianess of the dExtendedUFSFeaturesSupport before interpretting.

Package/Module: Features\Storage\UfsFeaturePkg\UfsProvisioningTool

[Impacted Platform]
ALL

Hsd-es-id: 16017223991
Original commit date: Wed Jul 6 16:44:04 2022 +0530
Change-Id: Ibb94fb03f600d47ca567a74546d1939cbaaae990
Original commit hash: e99a861237b320e52f861ba68464ab8c113dec07

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: 75828af6d59a376ec503c34482a55bb1f642e4fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:44 2022 +0800 
-------------------------------------------------------------------------------- 
C1S/SmmCpuFeaturesLib: catch the exception for state save protoection enabled

When DGR enabled and State Save Protection enabled,
SMI handler can read only IO_MISC register, and parts of RAX if the SMI is an OUT type SMI.
If access to other registers, there will throw exception.
Solution: if DGR and State Save Protection enabled,
return NOT_FOUND when access the cpu save state to read cpu registers except the IO_MISC and RAX.

Hsd-es-id: 16017061564
Original commit date: Wed Jul 6 14:16:06 2022 +0800
Change-Id: Ide1d1664c71321e51df4c23938ccdb0c5c029b97
Original commit hash: e40a4e72d2221a96da9897949b086233b6f2da2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: 600589171dce9592d587a6b95858cb3f470b40f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:40 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3283_00

(cherry picked from commit e17e90a1218cf5935f4f2d1f91588b8d8ad3a177)

Wed Jul 6 08:46:40 2022 -0700
Original commit date: Wed Jul 6 08:46:40 2022 -0700
Original commit hash: 6ba05bfda72c3affcff9640411dfd866e35330a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aee8296a37bd0966e29ab718536af92681bb15e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:39 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL HX AEP]Added RTD3 changes and Xhci Signature change for Mini DT and Mobile

Hsd-es-id: 16017184268
Original commit date: Mon Jul 4 19:23:09 2022 +0530
Change-Id: I68c15977eb3ea64ea2735905b739d17c7bcece06
Original commit hash: 3002b4b35b0a7d9732dc1c0c1c9927dc18476961

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplHxMobileAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxMobileAep.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaAep.asl
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 9b8b1aefc7f04512136605ed7f46fe2db8ff3f77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:33 2022 +0800 
-------------------------------------------------------------------------------- 
Fix a build error about RPLS

[Issue Description]
Get a build error about an empty array.

[Resolution]
Remove the empty array

[Impacted Platform]
RPL-S

Hsd-es-id: 15011529945
Original commit date: Wed Jul 6 14:25:18 2022 +0800
Change-Id: I2a415df2f86e4c0e9c1c6764e61bc0cb5a5af733
Original commit hash: 8cbad5901f48dafa9066e8fa14b8f317b49ebdd6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: af47dc2de83addcbd7ab8a02de00aeb7759dfd06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 42

(cherry picked from commit 24383c16527f24915f4e2f8d3e64cee0b88040e9)

Wed Jul 6 01:22:33 2022 -0700
Original commit date: Wed Jul 6 01:22:33 2022 -0700
Original commit hash: ff1f960c3c174202393fde5fbca719cb6c828652

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cd2c41702ecc179ce232ac213a053dfb07f95937 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:30 2022 +0800 
-------------------------------------------------------------------------------- 
RPL-SBGA DDR5: Fix Lid wake not work when PCH LAN disabled

[Issue Description]
[RPL-HX][SV2] LID switch cannot wake system from S3 if GBE LAN disabled
in BIOS setup

[Resolution]
SBGA RVP design GBE wake and lid wake sharing same GPD_2 pin. By default,
GPD2 is for GBE wake usage(Native F1). This patch adds code to check PCH
LAN/PCH LAN Wake enable status. if disable, reconfigure GPD_2 to GPIO SCI
input to avoid LAN disable impact LID wake

[Impacted Platform]
RPL-SBGA DDR5

Hsd-es-id: 15011522513
Original commit date: Wed Jun 29 21:54:37 2022 +0800
Change-Id: I4665c10bd401d912c098efb2b10026ea6d0d88be
Original commit hash: e99fb9f163cd7bb5e86fda97d4d79ea9c9ee95b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPostMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 95f928905cdcc724b6fd0c1e7634611a26233311 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:28 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] SFF 28W DG2 128 AEP - Add EDP mux change.

Added EDP mux GPIO changes for RPL PX DG2 AEP platform.

Hsd-es-id: 16017141437
Original commit date: Tue Jun 28 16:46:56 2022 +0530
Change-Id: I86b9af02e6b2c41ec5b875ae91c64f1b868c6286
Original commit hash: df670732666d3448ac27dbf3663ae56423979ca2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc

================================================================================ 
Commit: 0b411eb8f2f8752dde006d393d2f65653e152f15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:26 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Px][GC][ISE]Set THC0 to none

[Description]
THC0 in BIOS setup menu should be none in default.

[Resolution]
Remove THC0/1 setting from BoardConfigPatchTable of RPL-Px.

[Impacted Platform]
RPL-Px

Hsd-es-id: 15011507359
Original commit date: Sat Jul 2 09:36:56 2022 +0800
Change-Id: I6fe4a5853d2c27bf2454c14586d346b87a7d1cee
Original commit hash: 27d23f5bb7b0b9b2339002e38e8ab2c3147abba6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h

================================================================================ 
Commit: 06d6b5f406ec4a7073d2783cf1f64aca5f2c75c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:23 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.39

Hsd-es-id: N/A
Original commit date: Tue Jul 5 08:52:06 2022 -0700
Original commit hash: 7916d8984f6f3b27e7a853d24de33fabdd3a608f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a628d871f52e3a1b215be2a0132de0b6da12df87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:21 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3282_00

(cherry picked from commit c03e07eb332b4b52a3a7f0d8a0250949c06cf587)

Tue Jul 5 08:46:38 2022 -0700
Original commit date: Tue Jul 5 08:46:38 2022 -0700
Original commit hash: 513edbf52bf441bacc2e23a4917c47c052303603

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bbac85a9a57410d78da3ae5ee79d0309ac38eb58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:18 2022 +0800 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events

Hsd-es-id: 15011522544
Original commit date: Mon Jul 4 15:59:07 2022 +0800
Change-Id: I1547218b1c26e1b3b4fa08f16dca66f12b2047e5
Original commit hash: edfa0aabb8fce79fd6d131683aef7861a1c8a294

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: ae5cd01d00de0f4ad01d20fb19637cdb6c222c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:16 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL HX Mobile AEP]Added Config Patch Table Changes.

Hsd-es-id: 16017202554
Original commit date: Tue Jun 28 14:13:23 2022 +0530
Change-Id: I83cb2d6182cbfd53f8fc3153b977392c034f21e1
Original commit hash: 74010334b4543fdbefd2de81fbc426f1b33a96b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 8d34967361506c54f5cf85f92acf4f5694505eaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 41

(cherry picked from commit b751acf736594653973523fcf0bb7fff06eb4271)

Tue Jul 5 01:22:17 2022 -0700
Original commit date: Tue Jul 5 01:22:17 2022 -0700
Original commit hash: 7f64f2d7d11a2562966537c9be1ac5acc2b93310

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 01921713a964e829777513b400ca85180e44dd06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:12 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.38

Hsd-es-id: N/A
Original commit date: Mon Jul 4 23:52:31 2022 -0700
Original commit hash: 55b2691a88cb8219f91121efcf50a8c6de4a8fea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b0f219dc9d93bd82657efcbe73bcda957431f488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:08 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][RPL-HX] [RPL_CPU+RPL_PCH] [2 STAR 1 DC4][OC]Overclocked GT frequency not retaining after S3 and S4 cycles.

- GT freqency overirdes does not need to proform warm-reset

Hsd-es-id: 16017141813
Original commit date: Sun Jul 3 20:00:31 2022 -0700
Change-Id: I94739fe0fe661ae48ac22beeb2845f4627dd9e9e
Original commit hash: 3f922537f4a12faa377b4a73cb17071ef810e716

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 4dd50ffe4ac99370d96ed9ab342001edb691f994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:04 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3281_00

(cherry picked from commit 08bfd302b53b1094e25d3e6225fc90d84fd14321)

Mon Jul 4 08:46:39 2022 -0700
Original commit date: Mon Jul 4 08:46:39 2022 -0700
Original commit hash: 6d2e77f5befeed79a2f6f8406ffc0169f5b67ffa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a368d4e22e9fd7e094def17acaceb6799c9da18e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:03 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PMC: Adding PCI Enum Done Notification IPC command for FSP API.

Moved the code which send the PCI Enum Done Notification IPC command to common place.

Hsd-es-id: 16017123260
Original commit date: Thu Jun 30 12:13:43 2022 +0530
Change-Id: Icc18bbc9b81c3a22cf818857046d5d8b4dfa72b7
Original commit hash: a64a770c14c4829b58ab8fd61f16b762142411e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c

================================================================================ 
Commit: a2e56368c4c71b352f170fbd50d489b44e505859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:27:01 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL-P] Add uCode support for RPL-P J0 - 0x4"

[Issue/Feature Description]
we see different SoC BSOD caused by the ucode patch.

[Resolution]
revert the ucode patch.

[Impacted Platform]
RPL-P

Hsd-es-id: 15011481718
Original commit date: Mon Jul 4 14:30:27 2022 +0800
Change-Id: I3ee76203ec6359179e8ee89bf8628c781981cff5
Original commit hash: 045a6bf50a941c614b11f51e32e7fd897505817a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 65f8f7d3c44dd9dee4fef3ed0290e63e7ec9db2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 40

(cherry picked from commit f26a48ed62c0dcd95e3bc9012fc96dbda286148f)

Mon Jul 4 01:23:46 2022 -0700
Original commit date: Mon Jul 4 01:23:46 2022 -0700
Original commit hash: 4f3a83400ee8d4df64198e25cccdd2217293c131

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 23c46ea629d850ae04dc64c2579fa87a641d4d97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:56 2022 +0800 
-------------------------------------------------------------------------------- 
Revert [RPL Hx Mini DT AEP] Added RTD3 support changes

Reverting due to regression on USB SSDT for ADL-N is overridden by RPL AEP USB SSDT.
This reverts commit d25ffc50743ba509c94f8c61955b40d23bc1ac4c.

Hsd-es-id: 16017165658
Original commit date: Mon Jul 4 11:18:42 2022 +0530
Change-Id: I7bcbd6be4252f9296f5fdf9fce580f010c04f31e
Original commit hash: 74d8864337dea457c4afa38cdefa4f0f3fcde7d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc

================================================================================ 
Commit: cf0ca220653b219ae16669710ccd4e2162a08006 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:54 2022 +0800 
-------------------------------------------------------------------------------- 
Revert [RPL HX Mobile Aep] Added RTD3 file Changes

Reverting due to regression on USB SSDT for ADL-N is overridden by RPL AEP USB SSDT.
This reverts commit a19bf2fe8b268a9571c384687fb4851dfa2e82a8.

Hsd-es-id: 16017165658
Original commit date: Mon Jul 4 10:56:49 2022 +0530
Change-Id: Ibcde47e00902d50fe9c461796e859aba4612acc0
Original commit hash: 8d6f623844e86735bc1fdae897087ed5395bb399

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplHxMobileAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxMobileAep.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 06f5c48653f2a4f3b30c3d79b57eb19e4b5235ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:52 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: [ADL] BIOS setup show Intel Turbo Boost Technology item in Performance page when disable "Intel SpeedStep & Intel Speed Shift Technology" on Intel Pentium SKU.

Change logic to disable turbo mode if EIST and HWP are both disabled

Hsd-es-id: 15011322570
Original commit date: Tue Jun 21 15:41:57 2022 +0800
Change-Id: I4ce469f3c228c4b45b55b9ba7603a611ebb49098
Original commit hash: 73640a9b531e40f15a48f507eaaf5cbdb8a86489

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: e728c0bf1f5fcf00e5c6476cd502a77e4fa3f649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:50 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL][PNP] BIOS ignores XmlCli/flash settings for TME and possibily
other BIOS knobs

[Issue/Feature Description]
Override BIOS via xmlcli to have TME/SaGv/C6Dram not been patched by
patch table

[Resolution]
- Read default variable BIT7 indicates it's override by xmlcli
- If BIT7 is set then skip patch table process

[Impacted Platform]
RPL-S

Hsd-es-id: 1309923152
Original commit date: Wed Jun 22 01:46:37 2022 +0800
Change-Id: I32ca742979b87970b54d929c7fe5e9e3df1eabcf
Original commit hash: 833770d5d5b5385bc248ab5f7eafe68c25cbca91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 1fd01c43caccddf9d8bb88c1ea6a641cc48cacaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3277_00

(cherry picked from commit 3b9a911409f8e20db145c393a0e71c7e9e679cc5)

Sun Jul 3 08:46:38 2022 -0700
Original commit date: Sun Jul 3 08:46:38 2022 -0700
Original commit hash: 23147574140d99a8a0d4bdd77dc0456585e4bc89

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cdf04de08f44a94c1669bf70e9ca81b483adcffd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:45 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 39

(cherry picked from commit 2caca1903029013d21567763d0d2dab6b52710fb)

Sun Jul 3 01:22:09 2022 -0700
Original commit date: Sun Jul 3 01:22:09 2022 -0700
Original commit hash: 8aa34cac19b0606b203ff5d9deb44cc308c6b50d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 22bc401336ed1ec7144972f4dc7756334842a1a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3276_00

(cherry picked from commit 38e2bafc32b791f8053afaaa2273d1336bd95c05)

Sat Jul 2 08:47:35 2022 -0700
Original commit date: Sat Jul 2 08:47:35 2022 -0700
Original commit hash: 6c976c2025d0a060419de7e18ceffd12a73476ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9416b4f2e6a9c845bd1b64f706ed6d5520e5aaa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:40 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate Correct GbE update algorithm

1. Detect valid sector (1 or 2) to keep correct MAC after GbE update.
2. Correct checksum calculation.
3. Set Word03 bit 0 to indicate checksum field is valid.

Hsd-es-id: 15011457628
Original commit date: Fri Jul 1 16:56:11 2022 +0800
Change-Id: I7341550d41264c260025a0e954091d5088d66b7e
Original commit hash: b52d8a622177222e80da27a50e4fe850a7dee328

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c

================================================================================ 
Commit: 6047a67516b06743c8cb9b5c07efccb24384770f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 38

(cherry picked from commit 6fffa2cf5ea649f6832f4688c9da9d5043c24fab)

Sat Jul 2 01:25:15 2022 -0700
Original commit date: Sat Jul 2 01:25:15 2022 -0700
Original commit hash: 7796c8bfa7f73d88826b9c35850e7cc304746034

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 25dfdadb173474e66aa044ea209d13359737b54b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3275_00

(cherry picked from commit 12155d9eb15a532ef2ce74a76d5ff32fbd567acd)

Fri Jul 1 08:46:50 2022 -0700
Original commit date: Fri Jul 1 08:46:50 2022 -0700
Original commit hash: 4bf02fc62226a398744ac798898c755a4fe49cb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cedd5148eebafc1461e9d7ea6bb84e75f0ee6d05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:32 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.37

Hsd-es-id: N/A
Original commit date: Fri Jul 1 06:44:11 2022 -0700
Original commit hash: f1861f72d31581040b9b759c1f4dc5f7fa04055b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b4860d5b547e248a01c550535a79e109940a22a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:30 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011506962][ADL-S ADL-P ] Correct the IBECC Inj Addr compare and mask

[Feature Description]
Correct the IBECC Inj Addr compare and mask

[Resolution]
Correct the IBECC Inj Addr compare and mask

[Impacted Platform]
IBECC

Hsd-es-id: 15011506962
Original commit date: Tue Jun 28 20:04:03 2022 +0800
Change-Id: I826e9a27486ae50ea1f7f36175f85eec857e3484
Original commit hash: fa2836429451e7afe5db644e0bb4b2ee7b127b44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ead32b8fb0dca420d712c50df779fab05b4b20b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:26 2022 +0800 
-------------------------------------------------------------------------------- 
Feature/Storage: Fixed failure of UFS card re-provisioning from 8 LUNs to fewer LUNs

EFI UFS Provisioning Tool is not clearing previously allocated configuration
and hence config descriptor write in the tool failed when it is trying to allocate
fewer LUs. This is fixed by clearing unit descriptor part corresponding to previous
configuration in the configuration descriptor.

Hsd-es-id: 16017167348
Original commit date: Fri Jul 1 11:41:20 2022 +0530
Change-Id: I60cfac84be5089d6c2b0bf99c8bebe9dd78fb333
Original commit hash: 446620879c01b78296ffa9cab540f6929ce4b894

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: 41b4a7cb2a06c2e7e10141e758ddb1edf44f3e69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 37

(cherry picked from commit 54350a4ebb074a65d626893a6d990bab8afd9180)

Fri Jul 1 01:22:14 2022 -0700
Original commit date: Fri Jul 1 01:22:14 2022 -0700
Original commit hash: 68d4a1051d212f2ba47a3fdec2ddd5cf1af516c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 88bd4a82af9f9af4392ddc1eb74faa8f21bf2c2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:21 2022 +0800 
-------------------------------------------------------------------------------- 
BoardPkgPcdInit: Use user defined column and row

[Issue Description]
console may display the 80x50 without the integerated display or without
any display monitor connected to the SUT. Automation test depends on the
serial console with the 100x31 to config the bios knobs.

[Resolution]
Use the user defined column and row to avoid the random serial console
to abnormal console.

[Impacted Platform]
ALL

Hsd-es-id: 15011500026
Original commit date: Fri Jul 1 12:07:08 2022 +0800
Change-Id: Ib0a4ea5e3ea4d107de72e1ca66c3ef6190541223
Original commit hash: fd11cd5ce73301185f9b907963715dbe9c5eb24e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: db704443f842c4a9de813d7e09e57561f4603789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:20 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.36

Hsd-es-id: N/A
Original commit date: Thu Jun 30 17:04:08 2022 -0700
Original commit hash: 1336476004fba1e8c22da9225fa8b5f8af043b21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 230f0e0e721dc8fea582b48f2328494657bee831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:18 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011493724][ADL-S ADL-P | DDR5 LPDDR5] Restore the rxsdl_cmn_srzrcvenpimodovrdval and rxsdl_cmn_srzrcvenpiovrdval

[Feature Description]
Restore the rxsdl_cmn_srzrcvenpimodovrdval and rxsdl_cmn_srzrcvenpiovrdval

[Resolution]
Restore the rxsdl_cmn_srzrcvenpimodovrdval and rxsdl_cmn_srzrcvenpiovrdval

[Impacted Platform]
DDR5 LPDDR5

Hsd-es-id: 15011493724
Original commit date: Wed Jun 29 20:35:12 2022 +0800
Change-Id: I156eba0c8e45426ecc2112ba9892b3a28a3aec78
Original commit hash: 5600c6250fa4801d86402346f4a945182979b2b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: ce5db9ae81706babd3a046f7a86213e3b616a751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3274_00

(cherry picked from commit 3ed11c69aea1d90b4ece336c06946290335d8768)

Thu Jun 30 08:46:44 2022 -0700
Original commit date: Thu Jun 30 08:46:44 2022 -0700
Original commit hash: 9217fe8337e734bfc9df10a66978695165c732d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 913a1ae1441b3decac5158c7b474259ce7f4c9fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:11 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 36

(cherry picked from commit e82b4d0153fafed8406ee0e4ecb64b047b888fe7)

Thu Jun 30 01:22:09 2022 -0700
Original commit date: Thu Jun 30 01:22:09 2022 -0700
Original commit hash: b1d6d20222e9d7c323505f4f1ef4c283867dbf53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 573fb1a6a44248719908343c080699a0244faec6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:08 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3273_00

(cherry picked from commit 009f01d83101fa29e539a78fda94d5e944fe5594)

Wed Jun 29 08:46:48 2022 -0700
Original commit date: Wed Jun 29 08:46:48 2022 -0700
Original commit hash: 66ad5ffe95a3ee8e26d65ea900044e38e5167798

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5b46092b17b936d50a3db13ff73aeac54a029feb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:06 2022 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/RPE: SUT is going to S5 state automatically , once after triggering SSD Erase in Real Mode with SATA SSD on Debug BIOS. -- part 2.
Issue: When Resiliency or NvmeRecovery feature is enabled, the HddPassword is requested before erase callback function is invoked.
Solution: Move signal BdsEventBeforeConsoleBeforeEndOfDxe before PlatformBeforeEndOfDxeEvent.

Hsd-es-id: 15011340581
Original commit date: Mon Jun 27 15:31:52 2022 +0800
Change-Id: Ia978bb5e7deb2ae89ef29648b744d7c63f296d19
Original commit hash: 2fbe5a0a6a875fa781e6e6d36071126585168d1b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 230b847af0f37c24327876fe4b97d15423c35bae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:04 2022 +0800 
-------------------------------------------------------------------------------- 
IOP decodes MCTP MsgD0 with fabric decode instead of source decode directly to OPI/DMI

Hsd-es-id: 22015425748
Original commit date: Tue Jun 28 13:05:24 2022 +0530
Change-Id: I0b50331fe0e6a23ed611dc49b14ff1e80fea9d47
Original commit hash: 1a9359ea13fa36a979c96de190bf931f86aa981d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c

================================================================================ 
Commit: b459c18f4985511b3d1c53ae396bd9b67d6daeaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 35

(cherry picked from commit 0bbd621dce8414224e31647e5c31df7a0b650051)

Wed Jun 29 01:22:23 2022 -0700
Original commit date: Wed Jun 29 01:22:23 2022 -0700
Original commit hash: ebc95149a192bb858936cd3354effaf1fa808197

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 494a1222310e12c69f09fb51715eb431b8b75cdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:26:01 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.35

Hsd-es-id: N/A
Original commit date: Wed Jun 29 00:42:22 2022 -0700
Original commit hash: 38bba87c2e2ef9346dce97a0ec1a98f8105e05d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a71795fb7f37aab2c8355b3d1c6773cfccd201f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:58 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15011410722][ADL-N] update Sagv settings for 7W Sku

[Issue/Feature Description]
update Sagv settings for 7W Sku

[Resolution]
update Sagv settings for 7W Sku

[Impacted Platform]
ADL-N/Sagv

Hsd-es-id: 15011410722
Original commit date: Fri Jun 17 08:19:31 2022 +0800
Change-Id: Ia177e19f493963d588035e55bf99bc9d56ce11bf
Original commit hash: 0fd0f3b20c3a003c3b9ae8edde54ed3cfb2497fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9e81f503b6cfedb861d2e551dd161881515d6caf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:56 2022 +0800 
-------------------------------------------------------------------------------- 
Telemetry: telemetry returns wrong mask value for B0DAF0 offset 0x10

[Issue Description]
SOCWATCH does not recognize PMT commands, Tbir value = 0 if with THC0
device enable.

[Resolution]
Make sure that bit 15 in device 10 BAR (PMBAR) always be set to
0, Telemetry BAR size must be set to 64KB.

[Impacted Platform]
ALL

Hsd-es-id: 15011483639,1309921821,16015620031
Original commit date: Sat Jun 25 20:13:08 2022 +0800
Change-Id: I80115cbc63b5f9504450cc2e91d88fa429a08f12
Original commit hash: e20b1e0590b882a843a2d2fc55d5207f18d0db73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c

================================================================================ 
Commit: abf6a9c4050a806e9bf7fb646d8ced9ad7d73350 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:54 2022 +0800 
-------------------------------------------------------------------------------- 
WifiProfileSync: Support profile security type PSK_PASS_PHRASE

[Issue Description]
Triggering OCR HTTP with Wi-Fi WPA3 personal is failed, the reason
is that the password of WPA3 personal is saved as "PSK_PASS_PHRASE" format
but WifiProfileSync doesn't support this profile security type.

[Resolution]
Support profile security type PSK_PASS_PHRASE in WifiProfileSync

[Impacted Platform]
RPL-SBGA, RPL-P

Hsd-es-id: 15011479417
Original commit date: Tue Jun 28 08:35:52 2022 +0800
Change-Id: I8fb8320629154a62280e29ffb28d873cda752388
Original commit hash: 557cfeafc9f9a347901f8048cf28884ba6056661

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c

================================================================================ 
Commit: c611efe3af4068a3061b2995324a84106ecf722a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:50 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3272_00

(cherry picked from commit e3a472e0804be39fb7f4f1c4bb056f06638e6314)

Tue Jun 28 08:46:40 2022 -0700
Original commit date: Tue Jun 28 08:46:40 2022 -0700
Original commit hash: 544e10bc27b9f89ae5e4f1b3dc5a68142751ab4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa6b88b34224ea54c97d2ddaa92cdcf6689ce865 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 34

(cherry picked from commit a65084559474c3a6d12ad61bf0dc8b1e88458b5b)

Tue Jun 28 01:22:10 2022 -0700
Original commit date: Tue Jun 28 01:22:10 2022 -0700
Original commit hash: b2903d4c4fc35120e1081827ec032f34a22caa93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 48615aecd9184e76473c45874b86eac3b71b6760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:45 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Take 64K bytes FV size from FSPS to FSPM for the future extension

Raptorlake is going to exceed the FSPM fv image size in build target "SP_Wrapper_Performance_VS_Release_RPLP", this is blocking most ADL/RPL BIOS developers to merge the new code changes,
need to take 64K bytes FV size from FSPS to FSPM for the future extension for both release/debug mode for consistent.

Hsd-es-id: 15011455349
Original commit date: Thu Jun 23 17:32:21 2022 +0800
Change-Id: Ib3e3b600018be59ebaec73750af6bab6dad23b58
Original commit hash: b11f10fc92ef27be760ea9363e33232a186646ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRplWpa3.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 3ce6a1b4a8ef5d380c29aa523776ea484aca217d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:43 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/PeiDxeSmmPchInfoLib: Adding WM690 to supported PCHSKU list

- Adding {V_ADL_PCH_S_LPC_CFG_DEVICE_ID_MB_13, "WM690"}, to mSkuStrs []

Hsd-es-id: 16016750290
Original commit date: Fri Jun 17 02:24:39 2022 -0700
Change-Id: I63b0dd3ebe93d5e968df8b3d6285e7b15edea137
Original commit hash: bee597365536fd94a8ceb44a30d80e8df73a6e68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: eece7c4960178ad4ea2304c4dd031e2293ebc175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:40 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\QuickSpi; Add THC/QuickSPi policy control for power sequencing, delay (_INI, _RST)

Added ResetSequencingDelay to ThcConfig, used by
- ACPI _RST ()
- QuickSPi driver
Added CINI callback related logic
- Allows to perform device specific actions during initalization

Hsd-es-id: 14016640839
Original commit date: Tue May 3 11:55:15 2022 -0700
Change-Id: I749ef7d5a68b495f3bd7d29f1734e979c1454036
Original commit hash: f805ff322cea3a787824072011fb8dec7dd22ca7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/ThcAdl.asl
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 93a33bb7c382f49637b388a41dc6d5ef36b6f41a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:36 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3271_00

(cherry picked from commit e38ac3e44a8afcc3be643a858d7ba1f1790e83c1)

Mon Jun 27 08:47:04 2022 -0700
Original commit date: Mon Jun 27 08:47:04 2022 -0700
Original commit hash: 12f81529af6c0905e0b084958d0a2bab3d7e6841

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc672c78deca759c140e395506aa18cc2b341b9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:34 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.34

Hsd-es-id: N/A
Original commit date: Mon Jun 27 08:17:25 2022 -0700
Original commit hash: e557346b8f59a36c0efdb43e5fa082af4091f0eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b20633a7eec497d41cd5d33e2e82bee65670555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:32 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011392681][DDR5 LPDDR5 LPDDR4 ] Update the tZQCAL from /2 to /4 when programing to MC
[Feature Description]
Update the tZQCAL from /2 to /4 when programing to MC

[Resolution]
Update the tZQCAL from /2 to /4 when programing to MC

[Impacted Platform]
DDR5 LPDDR5 LPDDR4

Hsd-es-id: 15011392681
Original commit date: Wed Jun 15 10:39:55 2022 +0800
Change-Id: I67202d5c20c0232738ba461477e2bd31cadae246
Original commit hash: 53a4696d7df342edb4a75711e9d3009d6764c346

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 34bf858af12bcbd7909d413b527f2195182f80f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:29 2022 +0800 
-------------------------------------------------------------------------------- 
VCCIN_AUX daq measured v/s pcode reported delta analysis

Hsd-es-id: 16017108181
Original commit date: Mon Jun 27 12:01:07 2022 +0530
Change-Id: Ib0e373615b1465663af33fd5d0775ce3337b260e
Original commit hash: 753861f4224cb69a23892f83371961846f13cfab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: eb209e8ebeb7e61a06054c6a55e0ae0f06b5d53e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:27 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 33

(cherry picked from commit 33242a196794ae3f1359a2e2bf0a3e17cea8be8e)

Mon Jun 27 01:32:22 2022 -0700
Original commit date: Mon Jun 27 01:32:22 2022 -0700
Original commit hash: 6adc977f58e4cddc14f810fb8cf658d77d6be083

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9611bd4f74b5bf2ac8abd298b140049cfc45c123 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:20 2022 +0800 
-------------------------------------------------------------------------------- 
ConfigPatchTable: fix the build error

mRaptorlakeHxMiniDtDdr5SODimmSaSetupConfigPatchTable will be empty for
some specific build.

Hsd-es-id: 15011467527
Original commit date: Sun Jun 26 09:15:47 2022 +0800
Change-Id: Iffe344e3cb99134fb99b2a85e7491ce675bdbe5f
Original commit hash: e9abf1265c10a106cfee1340f4df1733883486ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 0fa09cb58a8c05fae461dea3f3abbf804960b437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:18 2022 +0800 
-------------------------------------------------------------------------------- 
ACX support for RPL

Hsd-es-id: 15011265083
Original commit date: Mon May 30 11:48:30 2022 +0200
Change-Id: I8bd5a3968cf5f46c1cffd942d00bc087c3f77f51
Original commit hash: a955a53c2a6e70b049f0ae9539984fe72262033d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireCodec.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaIda.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaIntelDisplayAudio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaSoundWireCtrl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaUsbAudioOffload.asl

================================================================================ 
Commit: 16e880fe721f32344233e623768bc391e1e0de69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3267_00

(cherry picked from commit 64fdf23990d95d83c21ff265d020e17f0e828a47)

Sun Jun 26 08:46:41 2022 -0700
Original commit date: Sun Jun 26 08:46:41 2022 -0700
Original commit hash: c552c13967ef936939d3c9989c9bd50e088a4eff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 919bce2aad064e4671308cba3647256276bcfd41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 32

(cherry picked from commit d07652bbc9741b47452f136dff7d058060935f91)

Sun Jun 26 01:22:46 2022 -0700
Original commit date: Sun Jun 26 01:22:46 2022 -0700
Original commit hash: 0dce6dc045ece15206fb757961b3735b852be8fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8ea8fc8dfe9fea351ade9b4e0b18fe4fd7c3fb1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3266_00

(cherry picked from commit 3d359f056107b4d8cce545543e4001e3a4349c7d)

Sat Jun 25 08:46:58 2022 -0700
Original commit date: Sat Jun 25 08:46:58 2022 -0700
Original commit hash: e21d83d2f8087778cdc8f132edc5b596e6d41648

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 843b4b87f70d313f9fc081f0e1a332d7153ffdc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 31

(cherry picked from commit 07d324fbfb02a1f2bf2d274769da10b83a492c6f)

Sat Jun 25 01:22:13 2022 -0700
Original commit date: Sat Jun 25 01:22:13 2022 -0700
Original commit hash: 1b788a850e2f62a651756a496b52e03ca9d3bffb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 969a6aef26c91569baf824df860fceb9f63b4f29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:05 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Me: Fix ASSERT in PeiMeUmaLib.c when DisableReset is Enabled.

Change: Added Conditional Check for ASSERT.
1. If Resets are enabled and it did not happened for some reason then ASSERT.
2. If Resets are disabled then return without asserting.

Hsd-es-id: 16017108163
Original commit date: Wed Jun 22 15:51:00 2022 +0530
Change-Id: I6755a4b1dac8679eec5a4bd35b4ff400c7b87be9
Original commit hash: 90ccf5d0e8c33d6d6d4ef2dea49459b3f66cfff8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf

================================================================================ 
Commit: bb4b0a56206f203ff3e25b75a6261d320daf7f74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:03 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Revert TME TPM log change

Revert the change to add additional TME log information.
It was decided that this change requires additional changes
to OS to recognize the new event types, therefore, its
needs to be revereted until a later time.

Hsd-es-id: 14016945382
Original commit date: Thu Jun 23 13:24:03 2022 -0700
Change-Id: I60bb092a39a74f75653499c2b67ab689c390eda3
Original commit hash: 2f5bc948b50b6e170181d9507dc230d4c4ba2ebd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: 5444e62b4f9f7989ac1235a3b0e31e3a7664df34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:25:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3265_00

(cherry picked from commit 9c3f730841479a0267d29dee9702d5b0dd73f7d1)

Fri Jun 24 08:46:49 2022 -0700
Original commit date: Fri Jun 24 08:46:49 2022 -0700
Original commit hash: 0425b70338b5e356df8b5bcc62303b27ae1449d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9eea7515f3f6ebe42b4b3265aa998dec26cad8ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:59 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.33

Hsd-es-id: N/A
Original commit date: Fri Jun 24 04:54:41 2022 -0700
Original commit hash: 4332d276ddca44dd15afb7e2bf6221ad0e4ec46d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8815b516ed0c87727c3e39b3808d5fbcec4fa97e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:55 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] Remove ADL-N PCD check

[Issue Description] The ADLN PCD check was added due to confirmation from EC team on applicability of fix (PR: #11481)
[Resolution] EC team has confirmed the fix is applicable for ADL-N and hence removing the ADL-N PCD check conditions to apply the fix
[Impacted Platform] ADL-N

Hsd-es-id: 16017106829
Original commit date: Fri Jun 24 11:57:16 2022 +0530
Change-Id: I8b1121b30f787ece3840da78ac5b09eef5d1a47b
Original commit hash: 10d3bd72731057a7bc7bfc420c2bb535bfafb077

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: 43aa896c0092da76ef1c0b3d2f1d8469ee3d4b2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 30

(cherry picked from commit 95f41e76badf5139183446b10f5aa58af09fbee9)

Fri Jun 24 01:22:03 2022 -0700
Original commit date: Fri Jun 24 01:22:03 2022 -0700
Original commit hash: fdc1a73e39ecd8e126937faf78ed68422722d1fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c3bd3a73e9a67a738f5133559c4093fbaff269df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:49 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX DT Mini AEP] Added configpatch table changes and other minor changes.

Added configpatch table change.
Removed TouchPad and TouchPanel RTD3 code.
Added OC mapping changes for USB3.
Added changes for super speed port.

Hsd-es-id: 16017083928
Original commit date: Thu Jun 23 12:55:44 2022 +0530
Change-Id: Ib2a55cc62de88d3725328edc5b3edeed8c2cb4c7
Original commit hash: d01ae98842afa07ea591f2fe9622a62b835e1016

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplHxMiniDtAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaAep.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 8222bd81acf46fa4ae7f2d53120b5079c4f8ecb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:47 2022 +0800 
-------------------------------------------------------------------------------- 
PCR[01] does not match error reported by SVT in DC Power mode

Follow SMBIOS spec - chapter7.23 Portable Battery(Type 22)
"PortableBatteryRecord->DevCapacity" should be extracting the design capacity (static data),
not the remaining capacity (dynamic data)
"PortableBatteryRecord->Voltage" should be extracting design voltage, not resolution voltage

Hsd-es-id: 16017059121
Original commit date: Thu Jun 23 15:36:07 2022 +0800
Change-Id: Iff9242f34b1a9c32a40e4a2281c65142cb7cd9e9
Original commit hash: d8ad817b2c0260e05aed0db72d7583a7e754aac5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Library/EcCommands.h
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: 6b4e50e0aa3c462c16e30d25f401cc16719e180b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:45 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Updated uCode support for RPL S B0

Updated the Ucode 0x00000016 of B0

Hsd-es-id: 15011456015
Original commit date: Thu Jun 23 23:02:49 2022 +0800
Change-Id: I754f7cc0cb7b2a43076d5a69b27ee65b622f2ca6
Original commit hash: 54057387cd1016efd9517550a996cc277ab8f41b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b111529c6dd19cfd087d7a5056b1d4ace9e6ab58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:43 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL HX Mobile Aep] Added RTD3 file Changes

Added RTD3 file changes.
Added USB port xhci file changes.
Added OC mapping change for USB3.

Hsd-es-id: 16017090745
Original commit date: Wed Jun 22 18:35:42 2022 +0530
Change-Id: Ic3566cbef589a26bbe1b071a273f073be9cf33b9
Original commit hash: 76378f3ef6bde43413cf1ecfdb551eab0a32e729

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplHxMobileAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxMobileAep.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: d03b5d370f6b1f919113c54a37ce74ce857c5828 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3264_00

(cherry picked from commit c75ebbfbe900400e5c0533654bc74fd53150d411)

Thu Jun 23 08:46:51 2022 -0700
Original commit date: Thu Jun 23 08:46:51 2022 -0700
Original commit hash: 3b450b5ca6de1944cd9f47e64693486503c8fd10

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 276731381985c97321a812b2fea22d0f34eafc66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:37 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.32

Hsd-es-id: N/A
Original commit date: Thu Jun 23 06:42:00 2022 -0700
Original commit hash: d339c61d28270b4f199a9be1cf1decf33b4c1266

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4b38adfa1584a373fa0eaaf5bd33310a3600de5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:35 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011455784][DDR5] update row and column address to follow spd spec 1.0

[Feature Description]
update row and column address to follow spd spec 1.0

[Resolution]
update row and column address to follow spd spec 1.0
#define MRC_SPD5_SDRAM_ROW_17 (0x01)
#define MRC_SPD5_SDRAM_ROW_18 (0x02)
#define MRC_SPD5_SDRAM_COLUMN_11 (0x01)

[Impacted Platform]
DDR5

Hsd-es-id: 15011455784
Original commit date: Wed Jun 22 10:37:12 2022 +0800
Change-Id: I75e327938476a30f252ce9f7c3ade04eea9ae963
Original commit hash: bb06969f189cd5a51c0953636f5f94104453d112

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: f3030935347926eacb67a5bb366b8727f3b3de34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 29

(cherry picked from commit a8c17b178e45bbf003fe0bbe25477d9334ec9091)

Thu Jun 23 01:21:56 2022 -0700
Original commit date: Thu Jun 23 01:21:56 2022 -0700
Original commit hash: dbeebfbf722c7ec56f6550277ca486ff6e8c7d97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b6c82c1c30cc1b948c66fcda6446bd50c54ba0f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:27 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x4

Add uCode m_c0_b06a2_00004104.pdb for RPL-P J0

Hsd-es-id: 15011284395
Original commit date: Wed Jun 22 20:17:11 2022 +0800
Change-Id: If1c49d42246ce050288cfb8dc73f06425d811069
Original commit hash: 964c1312ff7a568593c6de24ad33ac60954214e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8026d9005f58842c20b9b2c3b51d6c6b34a7aa1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3263_00

(cherry picked from commit 6cea697d4e0fe9a3112a70930c6bd34aae4d9b1d)

Wed Jun 22 08:46:50 2022 -0700
Original commit date: Wed Jun 22 08:46:50 2022 -0700
Original commit hash: d2b8ef9fc5e2f08ace0ab8d509030cd7ac042540

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e86030995bf091f1e9ad28104a2380fe423a009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:18 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS][Security]LPE related knobs not detected through xmlcli

Hsd-es-id: 16017056171
Original commit date: Wed Jun 15 17:02:46 2022 +0530
Change-Id: Ia3842f8d312bbd376194d571a8b06086b2218b3d
Original commit hash: 09db9dd20c12a7d9bde3d7a08e8b446ecf8841d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Setup.h
AlderLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 695afeeaed2736ade0927acb63d6978d04f9ebbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:16 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 28

(cherry picked from commit bf07c91a00e0fb354a0a817ddeeefaab80151258)

Wed Jun 22 01:22:19 2022 -0700
Original commit date: Wed Jun 22 01:22:19 2022 -0700
Original commit hash: c15e017db3f5d52f29c98bc6a3bc2fcb376a9326

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: af6cb712b664e42f059292fbe2f7ae02a2e37bc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:14 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL&RPL] Disable PS_ON for DDR4 board

[Issue/Feature Description]
ADL SBGA DDR4 RVP board is mobile workstation sku, and will
be used for both ADL&RPL SBGA program. PS_ON should be only
applicable for Desktop sku.

[Resolution]
Add Patchtable to disable PS_ON option for ADL SBGA DDR4 board.

[Impacted Platform]
ADL_SBGA&RPL-SBGA

Hsd-es-id: 16017052755
Original commit date: Wed Jun 22 11:51:15 2022 +0800
Change-Id: I51d6aa20d9ce05e159df5c3fec4fc2f917aeab2a
Original commit hash: 4871fd18c0e6eef3a6bd461c354e6ba7e1fde128

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 2b28b3d68ee8318ab69f22429b24db56d68aae37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:12 2022 +0800 
-------------------------------------------------------------------------------- 
[Rpl-Hx Mobile Aep] Bios Porting Changes

Hsd-es-id: 16017028311
Original commit date: Fri Jun 17 11:30:28 2022 +0530
Change-Id: I52c7653f944245ecd22979edb17b48292b5c5215
Original commit hash: 3a03df57ee96745c8a60a313369392b1c1b41b01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 01bf14eca6e783c0553ba5be17b4b1bda2dca202 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:08 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3262_00

(cherry picked from commit e149f5b2e0af6bedd6f231ee8052bf6a4a29adbd)

Tue Jun 21 08:46:47 2022 -0700
Original commit date: Tue Jun 21 08:46:47 2022 -0700
Original commit hash: 50ad8cda803126a058e3455c329bf192fb930e0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fe86e817387544e269b41f2630a15e432cc4c76c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:07 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL] Support BtGAcm capsule on BKC/Resiliency BIOS and Platform ID used by BiosGuard

[Issue/Feature Description]
Support to build BtGAcm capsule for BKC and Resiliency BIOS
Add the build time versioning for PlatId used by BiosGuard.

[Resolution]
1. Add the "-build" flag for BtGAcm to assign the debug/release BIOS.
2. Update the "CAP_PLATFORM_FULLNAME" to get the BGUP Platform ID.

[Impacted Platform]
ADL
RPL

Hsd-es-id: 16017060841
Original commit date: Tue Jun 21 17:19:43 2022 +0800
Change-Id: I45d2028a0e9d86644f95e70b01f9971d281c3bda
Original commit hash: 2c757d8b71d85e31bde4d2786a732a701a146f7e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: f658f0b2f87369b3ede499b93a6fb68f427fcbca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:05 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL Hx Mini DT AEP] Added RTD3 support changes.

Hsd-es-id: 16017006227
Original commit date: Wed Jun 15 18:02:12 2022 +0530
Change-Id: I239976e9dda4451b3d7baf278934816545aebe88
Original commit hash: 3075e6dcc18c0f6dff94795f8a382b4345c01b41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplHxMiniDtAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaAep.asl
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc

================================================================================ 
Commit: 71aed078d1383f34bad3ff61cc2d098a5382b186 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 27

(cherry picked from commit 0831933749ec84db3a298d386318ea801856a397)

Tue Jun 21 01:22:44 2022 -0700
Original commit date: Tue Jun 21 01:22:44 2022 -0700
Original commit hash: 32748fb61850f05b53e9653e232172ece5878b30

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 213b268ce2482fb11302431de020ba76d6457cfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:24:00 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix wrong IA TDC Tau[iRMS] and VR ICCMAX IN AUX value

Hsd-es-id: 22015385603
Original commit date: Tue Jun 21 10:47:08 2022 +0800
Change-Id: I06712867659fb044dd853607cc64e39a040be0ab
Original commit hash: 5b0a9ef8df053c1ad84b69913a5bd0ca71b83bbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 10274c1143ffc6474ff7a4939b7868e9da3b7969 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:23:54 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3261_00

(cherry picked from commit 2f6b776f3fc727770d6d8d8c479fedcb7c6a18b9)

Mon Jun 20 08:46:44 2022 -0700
Original commit date: Mon Jun 20 08:46:44 2022 -0700
Original commit hash: 1cd2dac7cdb448550afdd4e6347ae9c9b5c3d295

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 179203e35bf9212c96a511d1d3d7468f7815614d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:23:52 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA] Fix "WHQL/HCK - USB Exposed Port System Test (xHCI)" fail

[Issue/Feature Description]
modified: AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl
modified: AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

[Resolution]
Modify the port mapping

[Impacted Platform]
RPL-SBGA

Hsd-es-id: 16017009843
Original commit date: Mon Jun 20 16:54:52 2022 +0800
Change-Id: I1df2c327b45fd47e73d2a63357de0428bdfb2785
Original commit hash: 2bbfd095388e1c7e2d3599192893077ae7da58dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 058662f4fb722d669763702c5ccc602152f605de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:23:48 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 26

(cherry picked from commit 2c494f8416738ea8a039ff39a380f21145e104c2)

Mon Jun 20 01:22:29 2022 -0700
Original commit date: Mon Jun 20 01:22:29 2022 -0700
Original commit hash: 136f54b2b243e87bff8b2933a2713122d6eef107

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cb1146441d83b1712454ca2fb7a721d0ca48ab00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 25 16:23:46 2022 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Original commit date: Wed Jul 13 09:01:27 2022 +0800
Change-Id: I6831bbc50f94b076a68b2acca91c6f10bd8d6576
Original commit hash: 4dfb370d9bb93b6550bb5640159f9e4d98e9de30

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireCodec.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
AlderLakePlatSamplePkg/Include/Library/EcCommands.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/capsulebuild.bat
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaIda.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaIntelDisplayAudio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaSoundWireCtrl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaUsbAudioOffload.asl
