c2516f3d60c2 George.Huang 2020-08-28

AOS-271: arm64: dts: imx8mq: adjust ethernet pin values to lower the error rate

Suggested by Qisda

Change-Id: Icc41bf93ab9c7916dd0962f35410a1e6dac9c437

diff --git a/arch/arm64/boot/dts/freescale/idt_a300_evt-0_devboard_evt-0.dtsi b/arch/arm64/boot/dts/freescale/idt_a300_evt-0_devboard_evt-0.dtsi
index a146f75aca68..0a876ea52e52 100644
--- a/arch/arm64/boot/dts/freescale/idt_a300_evt-0_devboard_evt-0.dtsi
+++ b/arch/arm64/boot/dts/freescale/idt_a300_evt-0_devboard_evt-0.dtsi
@@ -840,18 +840,18 @@ pinctrl_fec1: fec1grp {
 		fsl,pins = <
 			MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC				0x3
 			MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO			0x23
-			MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x1f
-			MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x1f
-			MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x1f
-			MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x1f
-			MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x91
-			MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x91
-			MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x91
-			MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x91
-			MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
-			MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
-			MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
-			MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
+			MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x56
+			MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x56
+			MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x56
+			MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x56
+			MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x56
+			MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x56
+			MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x56
+			MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x56
+			MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x56
+			MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x56
+			MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x56
+			MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x56
 			MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9			0x19
 		>;
 	};
