11:49:13 INFO  : Registering command handlers for SDK TCF services
11:49:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
11:49:19 INFO  : XSCT server has started successfully.
11:49:23 INFO  : Processing command line option -hwspec C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
11:49:23 INFO  : Successfully done setting XSCT server connection channel  
11:49:24 INFO  : Successfully done setting SDK workspace  
11:53:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:53:50 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:54:01 INFO  : 'fpga -state' command is executed.
11:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:54:02 INFO  : 'jtag frequency' command is executed.
11:54:02 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:02 INFO  : Context for 'APU' is selected.
11:54:02 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:02 INFO  : Context for 'APU' is selected.
11:54:02 INFO  : 'stop' command is executed.
11:54:03 INFO  : 'ps7_init' command is executed.
11:54:03 INFO  : 'ps7_post_config' command is executed.
11:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:03 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:03 INFO  : Memory regions updated for context APU
11:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:04 INFO  : 'con' command is executed.
11:54:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:54:04 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
12:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:44:47 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
12:44:58 INFO  : Disconnected from the channel tcfchan#1.
12:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:44:59 INFO  : 'fpga -state' command is executed.
12:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:45:00 INFO  : 'jtag frequency' command is executed.
12:45:01 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:45:01 INFO  : Context for 'APU' is selected.
12:45:05 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:45:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:05 INFO  : Context for 'APU' is selected.
12:45:05 INFO  : 'stop' command is executed.
12:45:05 INFO  : 'ps7_init' command is executed.
12:45:06 INFO  : 'ps7_post_config' command is executed.
12:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:06 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:06 INFO  : Memory regions updated for context APU
12:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:06 INFO  : 'con' command is executed.
12:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:45:06 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:56:24 INFO  : Disconnected from the channel tcfchan#2.
13:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:56:26 INFO  : 'fpga -state' command is executed.
13:56:31 INFO  : Memory regions updated for context APU
13:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:56:41 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:56:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:56:44 INFO  : 'fpga -state' command is executed.
13:56:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:56:45 INFO  : 'jtag frequency' command is executed.
13:56:45 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:45 INFO  : Context for 'APU' is selected.
13:56:45 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:45 INFO  : Context for 'APU' is selected.
13:56:45 INFO  : 'stop' command is executed.
13:56:45 INFO  : 'ps7_init' command is executed.
13:56:45 INFO  : 'ps7_post_config' command is executed.
13:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:46 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:46 INFO  : Memory regions updated for context APU
13:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:46 INFO  : 'con' command is executed.
13:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:56:46 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:57:17 INFO  : Disconnected from the channel tcfchan#3.
13:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:57:18 INFO  : 'fpga -state' command is executed.
13:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:57:19 INFO  : 'jtag frequency' command is executed.
13:57:19 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:19 INFO  : Context for 'APU' is selected.
13:57:22 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:57:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:22 INFO  : Context for 'APU' is selected.
13:57:22 INFO  : 'stop' command is executed.
13:57:23 INFO  : 'ps7_init' command is executed.
13:57:23 INFO  : 'ps7_post_config' command is executed.
13:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:23 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:24 INFO  : Memory regions updated for context APU
13:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:24 INFO  : 'con' command is executed.
13:57:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:57:24 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:58:42 INFO  : Disconnected from the channel tcfchan#4.
13:58:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:58:43 INFO  : 'fpga -state' command is executed.
13:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:58:43 INFO  : 'jtag frequency' command is executed.
13:58:43 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:44 INFO  : Context for 'APU' is selected.
13:58:48 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:49 INFO  : Context for 'APU' is selected.
13:58:49 INFO  : 'stop' command is executed.
13:58:49 INFO  : 'ps7_init' command is executed.
13:58:49 INFO  : 'ps7_post_config' command is executed.
13:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:50 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:50 INFO  : Memory regions updated for context APU
13:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:51 INFO  : 'con' command is executed.
13:58:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:58:51 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:06:42 INFO  : Disconnected from the channel tcfchan#5.
14:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:07:59 INFO  : 'fpga -state' command is executed.
14:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:07:59 INFO  : 'jtag frequency' command is executed.
14:07:59 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:59 INFO  : Context for 'APU' is selected.
14:08:03 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:08:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:03 INFO  : Context for 'APU' is selected.
14:08:03 INFO  : 'stop' command is executed.
14:08:04 INFO  : 'ps7_init' command is executed.
14:08:04 INFO  : 'ps7_post_config' command is executed.
14:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:04 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:04 INFO  : Memory regions updated for context APU
14:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:05 INFO  : 'con' command is executed.
14:08:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:08:05 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:08:19 INFO  : Disconnected from the channel tcfchan#6.
14:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:08:20 INFO  : 'fpga -state' command is executed.
14:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:08:21 INFO  : 'jtag frequency' command is executed.
14:08:21 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:21 INFO  : Context for 'APU' is selected.
14:08:24 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:24 INFO  : Context for 'APU' is selected.
14:08:25 INFO  : 'stop' command is executed.
14:08:25 INFO  : 'ps7_init' command is executed.
14:08:25 INFO  : 'ps7_post_config' command is executed.
14:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:26 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:26 INFO  : Memory regions updated for context APU
14:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:26 INFO  : 'con' command is executed.
14:08:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:08:26 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:09:23 INFO  : Disconnected from the channel tcfchan#7.
17:59:01 INFO  : Registering command handlers for SDK TCF services
17:59:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
17:59:07 INFO  : XSCT server has started successfully.
17:59:10 INFO  : Processing command line option -hwspec C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
17:59:10 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
17:59:10 INFO  : Successfully done setting XSCT server connection channel  
17:59:17 INFO  : Successfully done setting SDK workspace  
18:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:18:43 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:19:03 INFO  : 'fpga -state' command is executed.
18:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:19:04 INFO  : 'jtag frequency' command is executed.
18:19:04 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:04 INFO  : Context for 'APU' is selected.
18:19:04 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:19:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:04 INFO  : Context for 'APU' is selected.
18:19:04 INFO  : 'stop' command is executed.
18:19:05 INFO  : 'ps7_init' command is executed.
18:19:05 INFO  : 'ps7_post_config' command is executed.
18:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:06 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:06 INFO  : Memory regions updated for context APU
18:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:07 INFO  : 'con' command is executed.
18:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:19:07 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:21:56 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:22:01 INFO  : Disconnected from the channel tcfchan#1.
18:22:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:22:02 INFO  : 'fpga -state' command is executed.
18:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:22:03 INFO  : 'jtag frequency' command is executed.
18:22:03 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:03 INFO  : Context for 'APU' is selected.
18:22:07 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:22:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:07 INFO  : Context for 'APU' is selected.
18:22:07 INFO  : 'stop' command is executed.
18:22:08 INFO  : 'ps7_init' command is executed.
18:22:08 INFO  : 'ps7_post_config' command is executed.
18:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:08 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:09 INFO  : Memory regions updated for context APU
18:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:09 INFO  : 'con' command is executed.
18:22:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:22:09 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:22:42 INFO  : Disconnected from the channel tcfchan#2.
18:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:22:44 INFO  : 'fpga -state' command is executed.
18:22:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:22:46 INFO  : 'jtag frequency' command is executed.
18:22:46 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:46 INFO  : Context for 'APU' is selected.
18:22:49 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:22:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:49 INFO  : Context for 'APU' is selected.
18:22:49 INFO  : 'stop' command is executed.
18:22:50 INFO  : 'ps7_init' command is executed.
18:22:50 INFO  : 'ps7_post_config' command is executed.
18:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:51 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:51 INFO  : Memory regions updated for context APU
18:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:52 INFO  : 'con' command is executed.
18:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:22:52 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:23:53 INFO  : Disconnected from the channel tcfchan#3.
18:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:24:47 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:24:56 INFO  : 'fpga -state' command is executed.
18:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:24:57 INFO  : 'jtag frequency' command is executed.
18:24:57 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:57 INFO  : Context for 'APU' is selected.
18:24:57 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:57 INFO  : Context for 'APU' is selected.
18:24:57 INFO  : 'stop' command is executed.
18:24:58 INFO  : 'ps7_init' command is executed.
18:24:58 INFO  : 'ps7_post_config' command is executed.
18:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:59 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:59 INFO  : Memory regions updated for context APU
18:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:00 INFO  : 'con' command is executed.
18:25:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:25:00 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:25:42 INFO  : Disconnected from the channel tcfchan#4.
18:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:26:13 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:26:46 INFO  : 'fpga -state' command is executed.
18:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:26:47 INFO  : 'jtag frequency' command is executed.
18:26:47 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:47 INFO  : Context for 'APU' is selected.
18:26:47 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:26:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:47 INFO  : Context for 'APU' is selected.
18:26:48 INFO  : 'stop' command is executed.
18:26:48 INFO  : 'ps7_init' command is executed.
18:26:48 INFO  : 'ps7_post_config' command is executed.
18:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:49 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:49 INFO  : Memory regions updated for context APU
18:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:49 INFO  : 'con' command is executed.
18:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:26:49 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:28:07 INFO  : Disconnected from the channel tcfchan#5.
18:28:58 INFO  : Registering command handlers for SDK TCF services
18:28:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
18:29:04 INFO  : XSCT server has started successfully.
18:29:04 INFO  : Successfully done setting XSCT server connection channel  
18:29:08 INFO  : Successfully done setting SDK workspace  
18:29:08 INFO  : Processing command line option -hwspec C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
18:29:08 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
18:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:29:33 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:29:47 INFO  : 'fpga -state' command is executed.
18:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:29:48 INFO  : 'jtag frequency' command is executed.
18:29:48 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:48 INFO  : Context for 'APU' is selected.
18:29:48 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:29:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:48 INFO  : Context for 'APU' is selected.
18:29:48 INFO  : 'stop' command is executed.
18:29:49 INFO  : 'ps7_init' command is executed.
18:29:49 INFO  : 'ps7_post_config' command is executed.
18:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:49 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:49 INFO  : Memory regions updated for context APU
18:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:50 INFO  : 'con' command is executed.
18:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:29:50 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:30:46 INFO  : Disconnected from the channel tcfchan#1.
18:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:30:48 INFO  : 'fpga -state' command is executed.
18:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:30:48 INFO  : 'jtag frequency' command is executed.
18:30:48 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:48 INFO  : Context for 'APU' is selected.
18:30:52 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:53 INFO  : Context for 'APU' is selected.
18:30:53 INFO  : 'stop' command is executed.
18:30:53 INFO  : 'ps7_init' command is executed.
18:30:53 INFO  : 'ps7_post_config' command is executed.
18:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:54 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:54 INFO  : Memory regions updated for context APU
18:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:54 INFO  : 'con' command is executed.
18:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:30:54 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:37:30 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:37:35 INFO  : Disconnected from the channel tcfchan#2.
18:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:37:36 INFO  : 'fpga -state' command is executed.
18:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:37:37 INFO  : 'jtag frequency' command is executed.
18:37:37 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:37 INFO  : Context for 'APU' is selected.
18:37:41 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:41 INFO  : Context for 'APU' is selected.
18:37:41 INFO  : 'stop' command is executed.
18:37:41 INFO  : 'ps7_init' command is executed.
18:37:41 INFO  : 'ps7_post_config' command is executed.
18:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:42 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:42 INFO  : Memory regions updated for context APU
18:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:42 INFO  : 'con' command is executed.
18:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:37:42 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:38:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:38:08 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:38:13 INFO  : Disconnected from the channel tcfchan#3.
18:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:38:14 INFO  : 'fpga -state' command is executed.
18:38:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:38:15 INFO  : 'jtag frequency' command is executed.
18:38:15 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:15 INFO  : Context for 'APU' is selected.
18:38:19 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:19 INFO  : Context for 'APU' is selected.
18:38:19 INFO  : 'stop' command is executed.
18:38:20 INFO  : 'ps7_init' command is executed.
18:38:20 INFO  : 'ps7_post_config' command is executed.
18:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:20 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:20 INFO  : Memory regions updated for context APU
18:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:21 INFO  : 'con' command is executed.
18:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:38:21 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:56:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541901315170,  Project:1541875665186
18:56:24 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:57:09 INFO  : Copied contents of C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
18:57:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:57:31 INFO  : 
18:57:32 INFO  : Updating hardware inferred compiler options for VISION.
18:57:32 INFO  : Clearing existing target manager status.
18:57:32 INFO  : Closing and re-opening the MSS file of ther project VISION_bsp
18:57:34 INFO  : Closing and re-opening the MSS file of ther project VISION_bsp
18:57:34 INFO  : Closing and re-opening the MSS file of ther project VISION_bsp
18:57:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:57:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:54 INFO  : Disconnected from the channel tcfchan#4.
18:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:59:03 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
18:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:59:22 INFO  : 'fpga -state' command is executed.
18:59:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:59:22 INFO  : 'jtag frequency' command is executed.
18:59:23 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:23 INFO  : Context for 'APU' is selected.
18:59:23 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:23 INFO  : Context for 'APU' is selected.
18:59:23 INFO  : 'stop' command is executed.
18:59:23 INFO  : 'ps7_init' command is executed.
18:59:23 INFO  : 'ps7_post_config' command is executed.
18:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:24 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:24 INFO  : Memory regions updated for context APU
18:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:25 INFO  : 'con' command is executed.
18:59:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:59:25 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:01:44 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:02:30 INFO  : Disconnected from the channel tcfchan#5.
19:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:02:31 INFO  : 'fpga -state' command is executed.
19:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:02:32 INFO  : 'jtag frequency' command is executed.
19:02:32 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:32 INFO  : Context for 'APU' is selected.
19:02:37 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:02:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:37 INFO  : Context for 'APU' is selected.
19:02:37 INFO  : 'stop' command is executed.
19:02:38 INFO  : 'ps7_init' command is executed.
19:02:38 INFO  : 'ps7_post_config' command is executed.
19:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:38 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:38 INFO  : Memory regions updated for context APU
19:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:39 INFO  : 'con' command is executed.
19:02:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:02:39 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:07:58 INFO  : Disconnected from the channel tcfchan#6.
19:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:07:59 INFO  : 'fpga -state' command is executed.
19:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:08:00 INFO  : 'jtag frequency' command is executed.
19:08:00 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:00 INFO  : Context for 'APU' is selected.
19:08:00 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:08:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:00 INFO  : Context for 'APU' is selected.
19:08:00 INFO  : 'stop' command is executed.
19:08:01 INFO  : 'ps7_init' command is executed.
19:08:01 INFO  : 'ps7_post_config' command is executed.
19:08:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:01 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:01 INFO  : Memory regions updated for context APU
19:08:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:02 INFO  : 'con' command is executed.
19:08:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:08:02 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:08:54 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:09:06 INFO  : Disconnected from the channel tcfchan#7.
19:09:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:09:07 INFO  : 'fpga -state' command is executed.
19:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:07 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:09:07 INFO  : 'jtag frequency' command is executed.
19:09:07 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:08 INFO  : Context for 'APU' is selected.
19:09:08 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:08 INFO  : Context for 'APU' is selected.
19:09:08 INFO  : 'stop' command is executed.
19:09:08 INFO  : 'ps7_init' command is executed.
19:09:08 INFO  : 'ps7_post_config' command is executed.
19:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:09 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:09 INFO  : Memory regions updated for context APU
19:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:09 INFO  : 'con' command is executed.
19:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:09:09 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:10:12 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:10:22 INFO  : Disconnected from the channel tcfchan#8.
19:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:10:23 INFO  : 'fpga -state' command is executed.
19:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:10:24 INFO  : 'jtag frequency' command is executed.
19:10:24 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:24 INFO  : Context for 'APU' is selected.
19:10:24 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:24 INFO  : Context for 'APU' is selected.
19:10:24 INFO  : 'stop' command is executed.
19:10:25 INFO  : 'ps7_init' command is executed.
19:10:25 INFO  : 'ps7_post_config' command is executed.
19:10:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:25 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:25 INFO  : Memory regions updated for context APU
19:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:26 INFO  : 'con' command is executed.
19:10:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:10:26 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:10:58 INFO  : Disconnected from the channel tcfchan#9.
19:10:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:11:00 INFO  : 'fpga -state' command is executed.
19:11:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:11:00 INFO  : 'jtag frequency' command is executed.
19:11:00 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:00 INFO  : Context for 'APU' is selected.
19:11:00 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:00 INFO  : Context for 'APU' is selected.
19:11:01 INFO  : 'stop' command is executed.
19:11:01 INFO  : 'ps7_init' command is executed.
19:11:01 INFO  : 'ps7_post_config' command is executed.
19:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:02 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:02 INFO  : Memory regions updated for context APU
19:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:03 INFO  : 'con' command is executed.
19:11:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:11:03 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:28:44 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:28:57 INFO  : Disconnected from the channel tcfchan#10.
19:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:28:58 INFO  : 'fpga -state' command is executed.
19:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:28:59 INFO  : 'jtag frequency' command is executed.
19:28:59 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:59 INFO  : Context for 'APU' is selected.
19:28:59 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:59 INFO  : Context for 'APU' is selected.
19:28:59 INFO  : 'stop' command is executed.
19:28:59 INFO  : 'ps7_init' command is executed.
19:28:59 INFO  : 'ps7_post_config' command is executed.
19:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:00 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:00 INFO  : Memory regions updated for context APU
19:29:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:00 INFO  : 'con' command is executed.
19:29:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:29:00 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:29:50 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:29:59 INFO  : Disconnected from the channel tcfchan#11.
19:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:30:01 INFO  : 'fpga -state' command is executed.
19:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:30:02 INFO  : 'jtag frequency' command is executed.
19:30:02 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:02 INFO  : Context for 'APU' is selected.
19:30:02 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:02 INFO  : Context for 'APU' is selected.
19:30:02 INFO  : 'stop' command is executed.
19:30:03 INFO  : 'ps7_init' command is executed.
19:30:03 INFO  : 'ps7_post_config' command is executed.
19:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:03 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:03 INFO  : Memory regions updated for context APU
19:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:04 INFO  : 'con' command is executed.
19:30:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:30:04 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:34:58 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:35:07 INFO  : Disconnected from the channel tcfchan#12.
19:35:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:35:08 INFO  : 'fpga -state' command is executed.
19:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:35:13 INFO  : 'jtag frequency' command is executed.
19:35:13 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:13 INFO  : Context for 'APU' is selected.
19:35:13 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:35:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:13 INFO  : Context for 'APU' is selected.
19:35:14 INFO  : 'stop' command is executed.
19:35:15 INFO  : 'ps7_init' command is executed.
19:35:15 INFO  : 'ps7_post_config' command is executed.
19:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:21 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:22 INFO  : Memory regions updated for context APU
19:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:22 INFO  : Disconnected from the channel tcfchan#13.
19:35:22 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
19:35:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:35:23 INFO  : 'fpga -state' command is executed.
19:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:35:24 INFO  : 'jtag frequency' command is executed.
19:35:24 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:24 INFO  : Context for 'APU' is selected.
19:35:24 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:24 INFO  : Context for 'APU' is selected.
19:35:24 INFO  : 'stop' command is executed.
19:35:25 INFO  : 'ps7_init' command is executed.
19:35:25 INFO  : 'ps7_post_config' command is executed.
19:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:25 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:26 INFO  : Memory regions updated for context APU
19:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:26 INFO  : 'con' command is executed.
19:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:35:26 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:23:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541906602692,  Project:1541901315170
20:23:54 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:24:41 INFO  : Copied contents of C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
20:24:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:25:01 INFO  : 
20:25:02 INFO  : Updating hardware inferred compiler options for VISION.
20:25:04 INFO  : Clearing existing target manager status.
20:25:04 INFO  : Closing and re-opening the MSS file of ther project VISION_bsp
20:25:08 INFO  : Closing and re-opening the MSS file of ther project VISION_bsp
20:25:08 INFO  : Closing and re-opening the MSS file of ther project VISION_bsp
20:25:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:25:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:26:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:27:00 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:31:33 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
20:31:40 INFO  : Disconnected from the channel tcfchan#14.
20:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:31:42 INFO  : 'fpga -state' command is executed.
20:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:31:42 INFO  : 'jtag frequency' command is executed.
20:31:42 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:42 INFO  : Context for 'APU' is selected.
20:31:42 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:43 INFO  : Context for 'APU' is selected.
20:31:43 INFO  : 'stop' command is executed.
20:31:43 INFO  : 'ps7_init' command is executed.
20:31:43 INFO  : 'ps7_post_config' command is executed.
20:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:44 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:44 INFO  : Memory regions updated for context APU
20:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:45 INFO  : 'con' command is executed.
20:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:31:45 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:35:37 INFO  : Disconnected from the channel tcfchan#15.
11:42:09 INFO  : Registering command handlers for SDK TCF services
11:42:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
11:42:11 INFO  : XSCT server has started successfully.
11:42:11 INFO  : Successfully done setting XSCT server connection channel  
11:42:12 INFO  : Successfully done setting SDK workspace  
11:42:12 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
11:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:46:58 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
11:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:47:09 INFO  : 'fpga -state' command is executed.
11:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:47:09 INFO  : 'jtag frequency' command is executed.
11:47:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:09 INFO  : Context for 'APU' is selected.
11:47:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:47:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:09 INFO  : Context for 'APU' is selected.
11:47:09 INFO  : 'stop' command is executed.
11:47:10 INFO  : 'ps7_init' command is executed.
11:47:10 INFO  : 'ps7_post_config' command is executed.
11:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:10 INFO  : Memory regions updated for context APU
11:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:10 INFO  : 'con' command is executed.
11:47:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:47:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:47:28 INFO  : Disconnected from the channel tcfchan#1.
11:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:47:29 INFO  : 'fpga -state' command is executed.
11:47:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:47:29 INFO  : 'jtag frequency' command is executed.
11:47:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:29 INFO  : Context for 'APU' is selected.
11:47:31 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:31 INFO  : Context for 'APU' is selected.
11:47:31 INFO  : 'stop' command is executed.
11:47:32 INFO  : 'ps7_init' command is executed.
11:47:32 INFO  : 'ps7_post_config' command is executed.
11:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:32 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:32 INFO  : Memory regions updated for context APU
11:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:32 INFO  : 'con' command is executed.
11:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:47:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
11:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:54:48 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
11:54:55 INFO  : Disconnected from the channel tcfchan#2.
11:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
11:54:56 INFO  : 'fpga -state' command is executed.
11:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
11:54:56 INFO  : 'jtag frequency' command is executed.
11:54:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:56 INFO  : Context for 'APU' is selected.
11:54:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
11:54:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:56 INFO  : Context for 'APU' is selected.
11:54:56 INFO  : 'stop' command is executed.
11:54:56 INFO  : 'ps7_init' command is executed.
11:54:56 INFO  : 'ps7_post_config' command is executed.
11:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:57 INFO  : Memory regions updated for context APU
11:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:57 INFO  : 'con' command is executed.
11:54:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

11:54:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
12:13:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541963620908,  Project:1541961702076
12:13:58 INFO  : Project VISION_wrapper_hw_platform_1's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:14:02 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_1\system.hdf.
12:14:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:14:07 INFO  : Clearing existing target manager status.
12:14:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:14:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:14:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:14:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
12:14:32 INFO  : Disconnected from the channel tcfchan#3.
12:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:14:33 INFO  : 'fpga -state' command is executed.
12:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:14:34 INFO  : 'jtag frequency' command is executed.
12:14:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:34 INFO  : Context for 'APU' is selected.
12:14:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:14:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:34 INFO  : Context for 'APU' is selected.
12:14:34 INFO  : 'stop' command is executed.
12:14:34 INFO  : 'ps7_init' command is executed.
12:14:34 INFO  : 'ps7_post_config' command is executed.
12:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:34 INFO  : Memory regions updated for context APU
12:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:34 INFO  : 'con' command is executed.
12:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:14:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
12:53:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541965935003,  Project:1541963620908
12:53:17 INFO  : Project VISION_wrapper_hw_platform_1's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:53:19 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_1\system.hdf.
12:53:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:53:22 INFO  : Clearing existing target manager status.
12:53:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:53:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:53:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:53:50 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
12:54:00 INFO  : Disconnected from the channel tcfchan#4.
12:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:54:01 INFO  : 'fpga -state' command is executed.
12:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:54:01 INFO  : 'jtag frequency' command is executed.
12:54:01 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:01 INFO  : Context for 'APU' is selected.
12:54:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:54:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:01 INFO  : Context for 'APU' is selected.
12:54:01 INFO  : 'stop' command is executed.
12:54:01 INFO  : 'ps7_init' command is executed.
12:54:01 INFO  : 'ps7_post_config' command is executed.
12:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:02 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:02 INFO  : Memory regions updated for context APU
12:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:02 INFO  : 'con' command is executed.
12:54:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:54:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
12:54:23 INFO  : Disconnected from the channel tcfchan#5.
12:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
12:54:24 INFO  : 'fpga -state' command is executed.
12:54:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
12:54:24 INFO  : 'jtag frequency' command is executed.
12:54:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:24 INFO  : Context for 'APU' is selected.
12:54:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
12:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:24 INFO  : Context for 'APU' is selected.
12:54:24 INFO  : 'stop' command is executed.
12:54:24 INFO  : 'ps7_init' command is executed.
12:54:24 INFO  : 'ps7_post_config' command is executed.
12:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:25 INFO  : Memory regions updated for context APU
12:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:25 INFO  : 'con' command is executed.
12:54:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

12:54:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:05:16 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
13:05:27 INFO  : Disconnected from the channel tcfchan#6.
13:05:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:05:28 INFO  : 'fpga -state' command is executed.
13:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:05:28 INFO  : 'jtag frequency' command is executed.
13:05:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:28 INFO  : Context for 'APU' is selected.
13:05:28 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:05:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:28 INFO  : Context for 'APU' is selected.
13:05:28 INFO  : 'stop' command is executed.
13:05:28 INFO  : 'ps7_init' command is executed.
13:05:28 INFO  : 'ps7_post_config' command is executed.
13:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:28 INFO  : Memory regions updated for context APU
13:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:29 INFO  : 'con' command is executed.
13:05:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:05:29 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:08:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
13:08:59 INFO  : Disconnected from the channel tcfchan#7.
13:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:09:01 INFO  : 'fpga -state' command is executed.
13:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:09:01 INFO  : 'jtag frequency' command is executed.
13:09:01 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:01 INFO  : Context for 'APU' is selected.
13:09:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:01 INFO  : Context for 'APU' is selected.
13:09:01 INFO  : 'stop' command is executed.
13:09:01 INFO  : 'ps7_init' command is executed.
13:09:01 INFO  : 'ps7_post_config' command is executed.
13:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:01 INFO  : Memory regions updated for context APU
13:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:01 INFO  : 'con' command is executed.
13:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:09:01 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:25:50 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
13:25:54 INFO  : Disconnected from the channel tcfchan#8.
13:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:25:55 INFO  : 'fpga -state' command is executed.
13:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:25:55 INFO  : 'jtag frequency' command is executed.
13:25:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:55 INFO  : Context for 'APU' is selected.
13:25:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:25:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:55 INFO  : Context for 'APU' is selected.
13:25:55 INFO  : 'stop' command is executed.
13:25:55 INFO  : 'ps7_init' command is executed.
13:25:55 INFO  : 'ps7_post_config' command is executed.
13:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:56 INFO  : Memory regions updated for context APU
13:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:56 INFO  : 'con' command is executed.
13:25:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:25:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:31:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541968201059,  Project:1541965935003
13:31:04 INFO  : Project VISION_wrapper_hw_platform_1's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:31:07 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_1\system.hdf.
13:31:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:31:11 INFO  : Clearing existing target manager status.
13:31:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:31:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:31:24 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
13:31:28 INFO  : Disconnected from the channel tcfchan#9.
13:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:31:29 INFO  : 'fpga -state' command is executed.
13:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:31:29 INFO  : 'jtag frequency' command is executed.
13:31:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:29 INFO  : Context for 'APU' is selected.
13:31:29 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:31:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:30 INFO  : Context for 'APU' is selected.
13:31:30 INFO  : 'stop' command is executed.
13:31:30 INFO  : 'ps7_init' command is executed.
13:31:30 INFO  : 'ps7_post_config' command is executed.
13:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:30 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:30 INFO  : Memory regions updated for context APU
13:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:30 INFO  : 'con' command is executed.
13:31:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:31:30 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:12:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541970600149,  Project:1541968201059
14:12:06 INFO  : Project VISION_wrapper_hw_platform_1's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:12:11 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_1\system.hdf.
14:12:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:12:15 INFO  : Clearing existing target manager status.
14:12:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:12:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:15:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
14:16:01 INFO  : Disconnected from the channel tcfchan#10.
14:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:16:02 INFO  : 'fpga -state' command is executed.
14:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:16:02 INFO  : 'jtag frequency' command is executed.
14:16:02 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:02 INFO  : Context for 'APU' is selected.
14:16:02 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:16:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:02 INFO  : Context for 'APU' is selected.
14:16:02 INFO  : 'stop' command is executed.
14:16:03 INFO  : 'ps7_init' command is executed.
14:16:03 INFO  : 'ps7_post_config' command is executed.
14:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:03 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:03 INFO  : Memory regions updated for context APU
14:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:03 INFO  : 'con' command is executed.
14:16:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:16:03 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:21:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
14:21:17 INFO  : Disconnected from the channel tcfchan#11.
14:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:21:18 INFO  : 'fpga -state' command is executed.
14:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:21:18 INFO  : 'jtag frequency' command is executed.
14:21:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:18 INFO  : Context for 'APU' is selected.
14:21:18 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:18 INFO  : Context for 'APU' is selected.
14:21:18 INFO  : 'stop' command is executed.
14:21:18 INFO  : 'ps7_init' command is executed.
14:21:18 INFO  : 'ps7_post_config' command is executed.
14:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:19 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:19 INFO  : Memory regions updated for context APU
14:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:19 INFO  : 'con' command is executed.
14:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:21:19 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:26:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
14:26:17 INFO  : Disconnected from the channel tcfchan#12.
14:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:26:18 INFO  : 'fpga -state' command is executed.
14:26:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:26:18 INFO  : 'jtag frequency' command is executed.
14:26:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:18 INFO  : Context for 'APU' is selected.
14:26:18 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:26:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:18 INFO  : Context for 'APU' is selected.
14:26:18 INFO  : 'stop' command is executed.
14:26:19 INFO  : 'ps7_init' command is executed.
14:26:19 INFO  : 'ps7_post_config' command is executed.
14:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:19 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:19 INFO  : Memory regions updated for context APU
14:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:19 INFO  : 'con' command is executed.
14:26:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:26:19 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:34:17 INFO  : Disconnected from the channel tcfchan#13.
14:34:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:34:18 INFO  : 'fpga -state' command is executed.
14:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:34:18 INFO  : 'jtag frequency' command is executed.
14:34:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:18 INFO  : Context for 'APU' is selected.
14:34:18 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:34:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:18 INFO  : Context for 'APU' is selected.
14:34:18 INFO  : 'stop' command is executed.
14:34:19 INFO  : 'ps7_init' command is executed.
14:34:19 INFO  : 'ps7_post_config' command is executed.
14:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:19 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:19 INFO  : Memory regions updated for context APU
14:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:19 INFO  : 'con' command is executed.
14:34:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:34:19 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:02:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541973696839,  Project:1541970600149
15:02:43 INFO  : Project VISION_wrapper_hw_platform_1's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:02:47 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_1\system.hdf.
15:02:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:02:52 INFO  : Clearing existing target manager status.
15:02:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:02:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:03:10 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
15:03:24 INFO  : Disconnected from the channel tcfchan#14.
15:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:03:25 INFO  : 'fpga -state' command is executed.
15:03:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:03:25 INFO  : 'jtag frequency' command is executed.
15:03:25 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:25 INFO  : Context for 'APU' is selected.
15:03:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:25 INFO  : Context for 'APU' is selected.
15:03:25 INFO  : 'stop' command is executed.
15:03:25 INFO  : 'ps7_init' command is executed.
15:03:25 INFO  : 'ps7_post_config' command is executed.
15:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:26 INFO  : Memory regions updated for context APU
15:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:26 INFO  : 'con' command is executed.
15:03:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:03:26 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:31:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541975443980,  Project:1541973696839
15:31:02 INFO  : Project VISION_wrapper_hw_platform_1's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:31:07 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_1\system.hdf.
15:31:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:31:11 INFO  : Clearing existing target manager status.
15:31:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:31:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:31:18 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
15:31:26 INFO  : Disconnected from the channel tcfchan#15.
15:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:31:27 INFO  : 'fpga -state' command is executed.
15:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:31:27 INFO  : 'jtag frequency' command is executed.
15:31:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:27 INFO  : Context for 'APU' is selected.
15:31:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:31:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:27 INFO  : Context for 'APU' is selected.
15:31:27 INFO  : 'stop' command is executed.
15:31:28 INFO  : 'ps7_init' command is executed.
15:31:28 INFO  : 'ps7_post_config' command is executed.
15:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:28 INFO  : Memory regions updated for context APU
15:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:28 INFO  : 'con' command is executed.
15:31:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:31:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:47:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:47:10 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
15:47:25 INFO  : Disconnected from the channel tcfchan#16.
15:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:47:26 INFO  : 'fpga -state' command is executed.
15:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:47:26 INFO  : 'jtag frequency' command is executed.
15:47:26 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:26 INFO  : Context for 'APU' is selected.
15:47:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:47:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:26 INFO  : Context for 'APU' is selected.
15:47:26 INFO  : 'stop' command is executed.
15:47:27 INFO  : 'ps7_init' command is executed.
15:47:27 INFO  : 'ps7_post_config' command is executed.
15:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:27 INFO  : Memory regions updated for context APU
15:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:27 INFO  : 'con' command is executed.
15:47:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:47:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:48:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:48:37 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
15:48:43 INFO  : Disconnected from the channel tcfchan#17.
15:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:48:44 INFO  : 'fpga -state' command is executed.
15:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:48:44 INFO  : 'jtag frequency' command is executed.
15:48:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:44 INFO  : Context for 'APU' is selected.
15:48:44 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:48:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:44 INFO  : Context for 'APU' is selected.
15:48:44 INFO  : 'stop' command is executed.
15:48:44 INFO  : 'ps7_init' command is executed.
15:48:44 INFO  : 'ps7_post_config' command is executed.
15:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:44 INFO  : Memory regions updated for context APU
15:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:45 INFO  : 'con' command is executed.
15:48:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:48:45 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:02:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541977265790,  Project:1541975443980
16:02:01 INFO  : Project VISION_wrapper_hw_platform_1's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:02:03 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_1\system.hdf.
16:02:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:02:08 INFO  : Clearing existing target manager status.
16:02:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:02:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:02:21 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
16:02:26 INFO  : Disconnected from the channel tcfchan#18.
16:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:02:27 INFO  : 'fpga -state' command is executed.
16:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:02:27 INFO  : 'jtag frequency' command is executed.
16:02:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:27 INFO  : Context for 'APU' is selected.
16:02:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:02:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:27 INFO  : Context for 'APU' is selected.
16:02:27 INFO  : 'stop' command is executed.
16:02:28 INFO  : 'ps7_init' command is executed.
16:02:28 INFO  : 'ps7_post_config' command is executed.
16:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:28 INFO  : Memory regions updated for context APU
16:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:28 INFO  : 'con' command is executed.
16:02:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:02:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:38:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541979046066,  Project:1541977265790
16:38:24 INFO  : Project VISION_wrapper_hw_platform_1's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:38:25 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_1\system.hdf.
16:38:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:38:29 INFO  : Clearing existing target manager status.
16:38:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:38:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:39:37 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
16:39:41 INFO  : Disconnected from the channel tcfchan#19.
16:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:39:42 INFO  : 'fpga -state' command is executed.
16:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:39:42 INFO  : 'jtag frequency' command is executed.
16:39:42 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:42 INFO  : Context for 'APU' is selected.
16:39:42 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:39:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:42 INFO  : Context for 'APU' is selected.
16:39:42 INFO  : 'stop' command is executed.
16:39:42 INFO  : 'ps7_init' command is executed.
16:39:42 INFO  : 'ps7_post_config' command is executed.
16:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:42 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:42 INFO  : Memory regions updated for context APU
16:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:42 INFO  : 'con' command is executed.
16:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:39:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:36:05 INFO  : Disconnected from the channel tcfchan#20.
17:24:22 INFO  : Registering command handlers for SDK TCF services
17:24:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
17:24:27 INFO  : XSCT server has started successfully.
17:24:30 INFO  : Successfully done setting XSCT server connection channel  
17:24:30 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
17:24:30 INFO  : Successfully done setting SDK workspace  
17:24:30 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_1.
17:24:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542068421144,  Project:1541979046066
17:24:40 INFO  : The hardware specification for project 'VISION_wrapper_hw_platform_1' is different from C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
17:24:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542066130208,  Project:1541906602692
17:24:40 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:25:10 INFO  : Copied contents of C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
17:25:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:25:24 INFO  : 
17:25:25 INFO  : Updating hardware inferred compiler options for VISION.
17:25:25 INFO  : Clearing existing target manager status.
17:25:26 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_1\system.hdf.
17:25:30 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf"
Reason: The application has run out of memory
17:25:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:25:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/github/Senior-Project-Vivado/Vi
17:25:33 ERROR : (XSDB Server)sion_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf is already opened

17:25:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running op
17:25:33 ERROR : (XSDB Server)en_hw_design.

17:25:33 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:25:33 INFO  : Project VISION_wrapper_hw_platform_1's source hardware specification location will not be monitored anymore.
17:25:33 INFO  : Clearing existing target manager status.
17:25:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:25:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:27:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/
17:27:47 ERROR : (XSDB Server)github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

17:27:47 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:27:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file 
17:27:47 ERROR : (XSDB Server)C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_pla
17:27:47 ERROR : (XSDB Server)tform_1/system.hdf is
17:27:47 ERROR : (XSDB Server) 
17:27:47 ERROR : (XSDB Server)alre
17:27:47 ERROR : (XSDB Server)ady op
17:27:47 ERROR : (XSDB Server)ened

17:27:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: r
17:27:47 ERROR : (XSDB Server)unning open_hw_design.

17:27:47 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:28:30 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
17:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:28:37 INFO  : 'fpga -state' command is executed.
17:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:28:37 INFO  : 'jtag frequency' command is executed.
17:28:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:37 INFO  : Context for 'APU' is selected.
17:28:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:28:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:38 INFO  : Context for 'APU' is selected.
17:28:38 INFO  : 'stop' command is executed.
17:28:38 INFO  : 'ps7_init' command is executed.
17:28:38 INFO  : 'ps7_post_config' command is executed.
17:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:39 INFO  : Memory regions updated for context APU
17:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:39 INFO  : 'con' command is executed.
17:28:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:28:39 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:54:56 INFO  : Disconnected from the channel tcfchan#1.
17:54:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:54:58 INFO  : 'fpga -state' command is executed.
17:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:54:58 INFO  : 'jtag frequency' command is executed.
17:54:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:58 INFO  : Context for 'APU' is selected.
17:55:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:55:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:03 INFO  : Context for 'APU' is selected.
17:55:03 INFO  : 'stop' command is executed.
17:55:03 INFO  : 'ps7_init' command is executed.
17:55:03 INFO  : 'ps7_post_config' command is executed.
17:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:04 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:04 INFO  : Memory regions updated for context APU
17:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:04 INFO  : 'con' command is executed.
17:55:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:55:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:55:13 INFO  : Disconnected from the channel tcfchan#2.
17:55:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:55:14 INFO  : 'fpga -state' command is executed.
17:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:55:15 INFO  : 'jtag frequency' command is executed.
17:55:15 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:15 INFO  : Context for 'APU' is selected.
17:55:15 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:15 INFO  : Context for 'APU' is selected.
17:55:15 INFO  : 'stop' command is executed.
17:55:15 INFO  : 'ps7_init' command is executed.
17:55:15 INFO  : 'ps7_post_config' command is executed.
17:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:16 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:16 INFO  : Memory regions updated for context APU
17:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:16 INFO  : 'con' command is executed.
17:55:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:55:16 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:55:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wr
17:55:39 ERROR : (XSDB Server)apper_hw_platform_1/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

17:55:39 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:55:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1
17:55:39 ERROR : (XSDB Server)571] The design file C:/github/Senior-Project-Vivado/Visio
17:55:39 ERROR : (XSDB Server)n_Project/Vision_Pro
17:55:39 ERROR : (XSDB Server)ject.sdk/VISION_wrapper_hw_platform_1/system.hdf is already opened

17:55:39 ERROR : (XSDB Server)ERROR: [Hsi
17:55:39 ERROR : (XSDB Server) 55-1451] Error
17:55:39 ERROR : (XSDB Server): running open_
17:55:39 ERROR : (XSDB Server)hw_design.

17:55:39 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:55:45 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
17:55:58 INFO  : Disconnected from the channel tcfchan#3.
17:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:55:59 INFO  : 'fpga -state' command is executed.
17:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:55:59 INFO  : 'jtag frequency' command is executed.
17:55:59 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:59 INFO  : Context for 'APU' is selected.
17:55:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:59 INFO  : Context for 'APU' is selected.
17:55:59 INFO  : 'stop' command is executed.
17:56:00 INFO  : 'ps7_init' command is executed.
17:56:00 INFO  : 'ps7_post_config' command is executed.
17:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:01 INFO  : Memory regions updated for context APU
17:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:01 INFO  : 'con' command is executed.
17:56:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:56:01 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:56:51 ERROR : (XSDB Server)ERROR: [Hsi 55-157
17:56:51 ERROR : (XSDB Server)1] The design file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

17:56:51 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:56:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] 
17:56:51 ERROR : (XSDB Server)The design file C:/github/Senior-Project-Vivado/Vision_
17:56:51 ERROR : (XSDB Server)Project/Vision_Pr
17:56:51 ERROR : (XSDB Server)oject.sdk/VISION_wrapper_hw_platform_1/system.hdf is already opened

17:56:51 ERROR : (XSDB Server)ERROR: [Hs
17:56:51 ERROR : (XSDB Server)i 55-1451] Error: running open_hw_design.

17:56:51 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:56:55 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
17:57:09 INFO  : Disconnected from the channel tcfchan#4.
17:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:57:10 INFO  : 'fpga -state' command is executed.
17:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:57:10 INFO  : 'jtag frequency' command is executed.
17:57:11 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:11 INFO  : Context for 'APU' is selected.
17:57:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:57:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:11 INFO  : Context for 'APU' is selected.
17:57:11 INFO  : 'stop' command is executed.
17:57:11 INFO  : 'ps7_init' command is executed.
17:57:11 INFO  : 'ps7_post_config' command is executed.
17:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:11 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:12 INFO  : Memory regions updated for context APU
17:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:12 INFO  : 'con' command is executed.
17:57:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:57:12 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:58:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design
17:58:38 ERROR : (XSDB Server) file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

17:58:38 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:58:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/github/Senior-Project-Vivado/Vision_Project/V
17:58:38 ERROR : (XSDB Server)ision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf is already o
17:58:38 ERROR : (XSDB Server)pened

17:58:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running op
17:58:38 ERROR : (XSDB Server)en_hw_design.

17:58:38 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:58:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_1/VISION_wrapper.bit"
17:58:54 INFO  : Disconnected from the channel tcfchan#5.
17:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:58:55 INFO  : 'fpga -state' command is executed.
17:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:58:55 INFO  : 'jtag frequency' command is executed.
17:58:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:55 INFO  : Context for 'APU' is selected.
17:58:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:58:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:55 INFO  : Context for 'APU' is selected.
17:58:55 INFO  : 'stop' command is executed.
17:58:56 INFO  : 'ps7_init' command is executed.
17:58:56 INFO  : 'ps7_post_config' command is executed.
17:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:56 INFO  : Memory regions updated for context APU
17:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:57 INFO  : 'con' command is executed.
17:58:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:58:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:12:47 INFO  : Disconnected from the channel tcfchan#6.
18:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
18:12:48 INFO  : 'fpga -state' command is executed.
18:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
18:12:48 INFO  : 'jtag frequency' command is executed.
18:12:48 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:48 INFO  : Context for 'APU' is selected.
18:12:48 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
18:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:48 INFO  : Context for 'APU' is selected.
18:12:48 INFO  : 'stop' command is executed.
18:12:49 INFO  : 'ps7_init' command is executed.
18:12:49 INFO  : 'ps7_post_config' command is executed.
18:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:49 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:49 INFO  : Memory regions updated for context APU
18:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:49 INFO  : 'con' command is executed.
18:12:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

18:12:49 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
18:34:29 INFO  : Disconnected from the channel tcfchan#7.
18:51:06 INFO  : Registering command handlers for SDK TCF services
18:51:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
18:51:10 INFO  : XSCT server has started successfully.
18:51:10 INFO  : Successfully done setting XSCT server connection channel  
18:51:10 INFO  : Successfully done setting SDK workspace  
18:51:10 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
19:53:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
19:53:25 INFO  : XSCT server has started successfully.
19:53:34 INFO  : Successfully done setting XSCT server connection channel  
19:53:34 INFO  : Successfully done setting SDK workspace  
19:53:39 INFO  : Registering command handlers for SDK TCF services
19:53:40 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
19:53:41 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_2.
19:53:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542075476967,  Project:1542068421144
19:53:41 INFO  : The hardware specification for project 'VISION_wrapper_hw_platform_2' is different from C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
19:53:48 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_2\system.hdf.
19:53:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:53:56 INFO  : Clearing existing target manager status.
19:53:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:53:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:54:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:54:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
19:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:54:26 INFO  : 'fpga -state' command is executed.
19:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:54:26 INFO  : 'jtag frequency' command is executed.
19:54:26 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:26 INFO  : Context for 'APU' is selected.
19:54:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:54:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:26 INFO  : Context for 'APU' is selected.
19:54:26 INFO  : 'stop' command is executed.
19:54:27 INFO  : 'ps7_init' command is executed.
19:54:27 INFO  : 'ps7_post_config' command is executed.
19:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:28 INFO  : Memory regions updated for context APU
19:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:28 INFO  : 'con' command is executed.
19:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:54:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:57:33 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
19:57:41 INFO  : Disconnected from the channel tcfchan#1.
19:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:57:42 INFO  : 'fpga -state' command is executed.
19:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:57:43 INFO  : 'jtag frequency' command is executed.
19:57:43 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:43 INFO  : Context for 'APU' is selected.
19:57:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:57:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:46 INFO  : Context for 'APU' is selected.
19:57:46 INFO  : 'stop' command is executed.
19:57:47 INFO  : 'ps7_init' command is executed.
19:57:47 INFO  : 'ps7_post_config' command is executed.
19:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:47 INFO  : Memory regions updated for context APU
19:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:48 INFO  : 'con' command is executed.
19:57:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:57:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:58:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:58:48 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
19:58:54 INFO  : Disconnected from the channel tcfchan#2.
19:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:58:55 INFO  : 'fpga -state' command is executed.
19:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:58:56 INFO  : 'jtag frequency' command is executed.
19:58:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:56 INFO  : Context for 'APU' is selected.
19:58:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:56 INFO  : Context for 'APU' is selected.
19:58:56 INFO  : 'stop' command is executed.
19:58:57 INFO  : 'ps7_init' command is executed.
19:58:57 INFO  : 'ps7_post_config' command is executed.
19:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:57 INFO  : Memory regions updated for context APU
19:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:58 INFO  : 'con' command is executed.
19:58:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:58:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:59:49 INFO  : Disconnected from the channel tcfchan#3.
19:59:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:59:50 INFO  : 'fpga -state' command is executed.
19:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:50 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:59:50 INFO  : 'jtag frequency' command is executed.
19:59:50 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:50 INFO  : Context for 'APU' is selected.
19:59:50 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:50 INFO  : Context for 'APU' is selected.
19:59:50 INFO  : 'stop' command is executed.
19:59:51 INFO  : 'ps7_init' command is executed.
19:59:51 INFO  : 'ps7_post_config' command is executed.
19:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:52 INFO  : Memory regions updated for context APU
19:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : 'con' command is executed.
19:59:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:59:52 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:00:41 INFO  : Disconnected from the channel tcfchan#4.
20:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:00:42 INFO  : 'fpga -state' command is executed.
20:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:00:43 INFO  : 'jtag frequency' command is executed.
20:00:43 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:43 INFO  : Context for 'APU' is selected.
20:00:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:43 INFO  : Context for 'APU' is selected.
20:00:43 INFO  : 'stop' command is executed.
20:00:43 INFO  : 'ps7_init' command is executed.
20:00:43 INFO  : 'ps7_post_config' command is executed.
20:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:44 INFO  : Memory regions updated for context APU
20:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:44 INFO  : 'con' command is executed.
20:00:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:00:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:00:59 INFO  : Disconnected from the channel tcfchan#5.
20:01:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:01:00 INFO  : 'fpga -state' command is executed.
20:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:01:01 INFO  : 'jtag frequency' command is executed.
20:01:01 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:01 INFO  : Context for 'APU' is selected.
20:01:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:01 INFO  : Context for 'APU' is selected.
20:01:01 INFO  : 'stop' command is executed.
20:01:02 INFO  : 'ps7_init' command is executed.
20:01:02 INFO  : 'ps7_post_config' command is executed.
20:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:02 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:02 INFO  : Memory regions updated for context APU
20:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:03 INFO  : 'con' command is executed.
20:01:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:01:03 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:01:23 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
20:01:36 INFO  : Disconnected from the channel tcfchan#6.
20:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:01:37 INFO  : 'fpga -state' command is executed.
20:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:01:37 INFO  : 'jtag frequency' command is executed.
20:01:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:37 INFO  : Context for 'APU' is selected.
20:01:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:37 INFO  : Context for 'APU' is selected.
20:01:38 INFO  : 'stop' command is executed.
20:01:38 INFO  : 'ps7_init' command is executed.
20:01:38 INFO  : 'ps7_post_config' command is executed.
20:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:39 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:39 INFO  : Memory regions updated for context APU
20:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:39 INFO  : 'con' command is executed.
20:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:01:39 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:02:23 INFO  : Disconnected from the channel tcfchan#7.
20:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:02:24 INFO  : 'fpga -state' command is executed.
20:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:02:24 INFO  : 'jtag frequency' command is executed.
20:02:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:24 INFO  : Context for 'APU' is selected.
20:02:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:02:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:24 INFO  : Context for 'APU' is selected.
20:02:25 INFO  : 'stop' command is executed.
20:02:25 INFO  : 'ps7_init' command is executed.
20:02:25 INFO  : 'ps7_post_config' command is executed.
20:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:26 INFO  : Memory regions updated for context APU
20:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:26 INFO  : 'con' command is executed.
20:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:02:26 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:03:10 INFO  : Disconnected from the channel tcfchan#8.
20:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:03:11 INFO  : 'fpga -state' command is executed.
20:03:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:03:12 INFO  : 'jtag frequency' command is executed.
20:03:12 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:12 INFO  : Context for 'APU' is selected.
20:03:12 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:12 INFO  : Context for 'APU' is selected.
20:03:12 INFO  : 'stop' command is executed.
20:03:13 INFO  : 'ps7_init' command is executed.
20:03:13 INFO  : 'ps7_post_config' command is executed.
20:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:13 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:13 INFO  : Memory regions updated for context APU
20:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:14 INFO  : 'con' command is executed.
20:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:03:14 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:04:50 INFO  : Disconnected from the channel tcfchan#9.
20:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:04:52 INFO  : 'fpga -state' command is executed.
20:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:04:52 INFO  : 'jtag frequency' command is executed.
20:04:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:52 INFO  : Context for 'APU' is selected.
20:04:52 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:04:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:52 INFO  : Context for 'APU' is selected.
20:04:52 INFO  : 'stop' command is executed.
20:04:53 INFO  : 'ps7_init' command is executed.
20:04:53 INFO  : 'ps7_post_config' command is executed.
20:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:53 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:53 INFO  : Memory regions updated for context APU
20:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:54 INFO  : 'con' command is executed.
20:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:04:54 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:21:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:21:37 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
20:21:44 INFO  : Disconnected from the channel tcfchan#10.
20:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:21:45 INFO  : 'fpga -state' command is executed.
20:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:21:46 INFO  : 'jtag frequency' command is executed.
20:21:46 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:46 INFO  : Context for 'APU' is selected.
20:21:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:21:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:46 INFO  : Context for 'APU' is selected.
20:21:46 INFO  : 'stop' command is executed.
20:21:46 INFO  : 'ps7_init' command is executed.
20:21:46 INFO  : 'ps7_post_config' command is executed.
20:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:47 INFO  : Memory regions updated for context APU
20:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:47 INFO  : 'con' command is executed.
20:21:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:21:47 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:22:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
20:22:33 INFO  : Disconnected from the channel tcfchan#11.
20:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:22:34 INFO  : 'fpga -state' command is executed.
20:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:22:34 INFO  : 'jtag frequency' command is executed.
20:22:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:34 INFO  : Context for 'APU' is selected.
20:22:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:22:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:34 INFO  : Context for 'APU' is selected.
20:22:34 INFO  : 'stop' command is executed.
20:22:35 INFO  : 'ps7_init' command is executed.
20:22:35 INFO  : 'ps7_post_config' command is executed.
20:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:36 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:36 INFO  : Memory regions updated for context APU
20:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:36 INFO  : 'con' command is executed.
20:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:22:36 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:41:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542080487488,  Project:1542075476967
20:41:44 INFO  : Project VISION_wrapper_hw_platform_2's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:41:47 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_2\system.hdf.
20:41:52 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: The application has run out of memory
20:41:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:41:55 INFO  : Clearing existing target manager status.
20:41:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:41:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:42:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.h
20:42:00 ERROR : (XSDB Server)df is already opened

20:42:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] 
20:42:00 ERROR : (XSDB Server)Error: running open_hw_design.

20:42:00 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:42:00 INFO  : Project VISION_wrapper_hw_platform_2's source hardware specification location will not be monitored anymore.
20:42:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/github/Senior-Project-Vivado/Vision_
20:42:42 ERROR : (XSDB Server)Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

20:42:43 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:42:43 ERROR : (XSDB Server)ERROR: [Hsi 55-
20:42:43 ERROR : (XSDB Server)1571] The design file C:/github/Senior-Project-Vivado/Vision_Project/Vision
20:42:43 ERROR : (XSDB Server)_Project.sdk/VISION_wrappe
20:42:43 ERROR : (XSDB Server)r_hw_platform_2/system.hdf is alread
20:42:43 ERROR : (XSDB Server)y opened

20:42:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: 
20:42:43 ERROR : (XSDB Server)running open_hw_design.

20:42:43 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:43:00 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
20:43:20 INFO  : Disconnected from the channel tcfchan#12.
20:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:43:21 INFO  : 'fpga -state' command is executed.
20:43:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:43:22 INFO  : 'jtag frequency' command is executed.
20:43:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:22 INFO  : Context for 'APU' is selected.
20:43:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:43:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:22 INFO  : Context for 'APU' is selected.
20:43:22 INFO  : 'stop' command is executed.
20:43:23 INFO  : 'ps7_init' command is executed.
20:43:23 INFO  : 'ps7_post_config' command is executed.
20:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:24 INFO  : Memory regions updated for context APU
20:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:24 INFO  : 'con' command is executed.
20:43:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:43:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:47:07 ERROR : (XSDB Server)ERROR: [Hsi 55-157
20:47:07 ERROR : (XSDB Server)1] The design file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

20:47:07 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:47:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] Th
20:47:07 ERROR : (XSDB Server)e design file C:/github/Senior-Project-Vivado/Vision_Pr
20:47:07 ERROR : (XSDB Server)oject/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.
20:47:07 ERROR : (XSDB Server)hdf is already opened

20:47:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1451
20:47:07 ERROR : (XSDB Server)] Error: run
20:47:07 ERROR : (XSDB Server)ning open_hw
20:47:07 ERROR : (XSDB Server)_design
20:47:07 ERROR : (XSDB Server).

20:47:07 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:47:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
20:47:20 INFO  : Disconnected from the channel tcfchan#13.
20:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:47:21 INFO  : 'fpga -state' command is executed.
20:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:47:22 INFO  : 'jtag frequency' command is executed.
20:47:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:47:22 INFO  : Context for 'APU' is selected.
20:47:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:47:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:22 INFO  : Context for 'APU' is selected.
20:47:22 INFO  : 'stop' command is executed.
20:47:23 INFO  : 'ps7_init' command is executed.
20:47:23 INFO  : 'ps7_post_config' command is executed.
20:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:23 INFO  : Memory regions updated for context APU
20:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:23 INFO  : 'con' command is executed.
20:47:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:47:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:48:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapp
20:48:30 ERROR : (XSDB Server)er_hw_platform_2/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

20:48:30 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:48:30 ERROR : (XSDB Server)ERROR: [Hsi 55-157
20:48:30 ERROR : (XSDB Server)1] The design file C:/github/Senior-Project-Vivado/Vi
20:48:30 ERROR : (XSDB Server)sion_Project/Vision_Project.sd
20:48:30 ERROR : (XSDB Server)k/VISION_wrapper_hw_pla
20:48:30 ERROR : (XSDB Server)tform_2/system.hdf is already opene
20:48:30 ERROR : (XSDB Server)d

20:48:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

20:48:30 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:48:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:48:48 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
20:49:05 INFO  : Disconnected from the channel tcfchan#14.
20:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:49:06 INFO  : 'fpga -state' command is executed.
20:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:49:06 INFO  : 'jtag frequency' command is executed.
20:49:06 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:06 INFO  : Context for 'APU' is selected.
20:49:06 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:49:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:06 INFO  : Context for 'APU' is selected.
20:49:06 INFO  : 'stop' command is executed.
20:49:07 INFO  : 'ps7_init' command is executed.
20:49:07 INFO  : 'ps7_post_config' command is executed.
20:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:07 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:07 INFO  : Memory regions updated for context APU
20:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:08 INFO  : 'con' command is executed.
20:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:49:08 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:51:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/github/Senior-Project-Vivado/Vision_Project/Vision_P
20:51:32 ERROR : (XSDB Server)roject.sdk/VISION_wrapper_hw_platform_2/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

20:51:32 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:51:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design
20:51:32 ERROR : (XSDB Server) file C:/github/Senior-Project-Vivado/Vision_Project/Vision_
20:51:32 ERROR : (XSDB Server)Project.sdk/VISION_wrapper_h
20:51:32 ERROR : (XSDB Server)w_platform_2/system.hdf is already opened

20:51:32 ERROR : (XSDB Server)ERROR: [Hsi
20:51:32 ERROR : (XSDB Server) 55-1451] Error: run
20:51:32 ERROR : (XSDB Server)ning open_hw_design.
20:51:32 ERROR : (XSDB Server)

20:51:32 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:51:43 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
20:51:47 INFO  : Disconnected from the channel tcfchan#15.
20:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:51:48 INFO  : 'fpga -state' command is executed.
20:51:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:49 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:51:49 INFO  : 'jtag frequency' command is executed.
20:51:49 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:49 INFO  : Context for 'APU' is selected.
20:51:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:51:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:49 INFO  : Context for 'APU' is selected.
20:51:49 INFO  : 'stop' command is executed.
20:51:49 INFO  : 'ps7_init' command is executed.
20:51:49 INFO  : 'ps7_post_config' command is executed.
20:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:50 INFO  : Memory regions updated for context APU
20:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:50 INFO  : 'con' command is executed.
20:51:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:51:50 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:55:56 INFO  : Disconnected from the channel tcfchan#16.
20:55:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:55:57 INFO  : 'fpga -state' command is executed.
20:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:55:57 INFO  : 'jtag frequency' command is executed.
20:55:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:57 INFO  : Context for 'APU' is selected.
20:55:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:57 INFO  : Context for 'APU' is selected.
20:55:57 INFO  : 'stop' command is executed.
20:55:58 INFO  : 'ps7_init' command is executed.
20:55:58 INFO  : 'ps7_post_config' command is executed.
20:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:59 INFO  : Memory regions updated for context APU
20:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:59 INFO  : 'con' command is executed.
20:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:55:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:56:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] Th
20:56:13 ERROR : (XSDB Server)e design file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf is already opened
ERROR: [Hsi 55-1451] Error: running open_hw_design.

20:56:13 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:56:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design 
20:56:13 ERROR : (XSDB Server)file C:/github/Senior-Project-Vivado/Vision_Proj
20:56:13 ERROR : (XSDB Server)ect/Vision_Project.sdk/VISION_wrapp
20:56:13 ERROR : (XSDB Server)er_hw_platform_2/system.
20:56:13 ERROR : (XSDB Server)hdf is already opened

20:56:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Er
20:56:13 ERROR : (XSDB Server)ror: running open_hw_design.

20:56:13 ERROR : Failed to openhw "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/system.hdf"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:56:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:56:18 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_2/VISION_wrapper.bit"
20:56:31 INFO  : Disconnected from the channel tcfchan#17.
20:56:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:56:32 INFO  : 'fpga -state' command is executed.
20:56:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:56:33 INFO  : 'jtag frequency' command is executed.
20:56:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:33 INFO  : Context for 'APU' is selected.
20:56:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:33 INFO  : Context for 'APU' is selected.
20:56:33 INFO  : 'stop' command is executed.
20:56:33 INFO  : 'ps7_init' command is executed.
20:56:33 INFO  : 'ps7_post_config' command is executed.
20:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:34 INFO  : Memory regions updated for context APU
20:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:34 INFO  : 'con' command is executed.
20:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:56:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:57:13 INFO  : Disconnected from the channel tcfchan#18.
20:57:55 INFO  : Registering command handlers for SDK TCF services
20:57:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
20:58:00 INFO  : XSCT server has started successfully.
20:58:04 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
20:58:04 INFO  : Successfully done setting XSCT server connection channel  
20:58:04 INFO  : Successfully done setting SDK workspace  
20:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:59:03 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_3/VISION_wrapper.bit"
20:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:59:18 INFO  : 'fpga -state' command is executed.
20:59:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:59:19 INFO  : 'jtag frequency' command is executed.
20:59:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:19 INFO  : Context for 'APU' is selected.
20:59:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:59:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:19 INFO  : Context for 'APU' is selected.
20:59:19 INFO  : 'stop' command is executed.
20:59:20 INFO  : 'ps7_init' command is executed.
20:59:20 INFO  : 'ps7_post_config' command is executed.
20:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:20 INFO  : Memory regions updated for context APU
20:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:21 INFO  : 'con' command is executed.
20:59:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:59:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:02:36 INFO  : Disconnected from the channel tcfchan#1.
21:02:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:02:38 INFO  : 'fpga -state' command is executed.
21:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:02:38 INFO  : 'jtag frequency' command is executed.
21:02:38 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:38 INFO  : Context for 'APU' is selected.
21:02:41 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:02:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:41 INFO  : Context for 'APU' is selected.
21:02:41 INFO  : 'stop' command is executed.
21:02:42 INFO  : 'ps7_init' command is executed.
21:02:42 INFO  : 'ps7_post_config' command is executed.
21:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:42 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:42 INFO  : Memory regions updated for context APU
21:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:43 INFO  : 'con' command is executed.
21:02:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:02:43 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:20:41 INFO  : Disconnected from the channel tcfchan#2.
21:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:20:42 INFO  : 'fpga -state' command is executed.
21:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:20:42 INFO  : 'jtag frequency' command is executed.
21:20:42 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:42 INFO  : Context for 'APU' is selected.
21:20:42 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:42 INFO  : Context for 'APU' is selected.
21:20:42 INFO  : 'stop' command is executed.
21:20:43 INFO  : 'ps7_init' command is executed.
21:20:43 INFO  : 'ps7_post_config' command is executed.
21:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:43 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:43 INFO  : Memory regions updated for context APU
21:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:44 INFO  : 'con' command is executed.
21:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:20:44 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:21:43 INFO  : Disconnected from the channel tcfchan#3.
21:21:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:21:44 INFO  : 'fpga -state' command is executed.
21:21:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:21:45 INFO  : 'jtag frequency' command is executed.
21:21:45 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:45 INFO  : Context for 'APU' is selected.
21:21:45 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:21:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:45 INFO  : Context for 'APU' is selected.
21:21:45 INFO  : 'stop' command is executed.
21:21:45 INFO  : 'ps7_init' command is executed.
21:21:45 INFO  : 'ps7_post_config' command is executed.
21:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:46 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:46 INFO  : Memory regions updated for context APU
21:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:46 INFO  : 'con' command is executed.
21:21:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:21:46 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:26:01 INFO  : Disconnected from the channel tcfchan#4.
21:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:26:03 INFO  : 'fpga -state' command is executed.
21:26:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:26:03 INFO  : 'jtag frequency' command is executed.
21:26:03 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:03 INFO  : Context for 'APU' is selected.
21:26:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:03 INFO  : Context for 'APU' is selected.
21:26:03 INFO  : 'stop' command is executed.
21:26:04 INFO  : 'ps7_init' command is executed.
21:26:04 INFO  : 'ps7_post_config' command is executed.
21:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:04 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:04 INFO  : Memory regions updated for context APU
21:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:04 INFO  : 'con' command is executed.
21:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:26:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:26:45 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_3/VISION_wrapper.bit"
21:26:50 INFO  : Disconnected from the channel tcfchan#5.
21:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:26:52 INFO  : 'fpga -state' command is executed.
21:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:26:52 INFO  : 'jtag frequency' command is executed.
21:26:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:52 INFO  : Context for 'APU' is selected.
21:26:52 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:26:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:52 INFO  : Context for 'APU' is selected.
21:26:52 INFO  : 'stop' command is executed.
21:26:53 INFO  : 'ps7_init' command is executed.
21:26:53 INFO  : 'ps7_post_config' command is executed.
21:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:53 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:53 INFO  : Memory regions updated for context APU
21:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:53 INFO  : 'con' command is executed.
21:26:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:26:53 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:52:04 INFO  : Disconnected from the channel tcfchan#6.
21:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:52:05 INFO  : 'fpga -state' command is executed.
21:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:05 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:52:05 INFO  : 'jtag frequency' command is executed.
21:52:05 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:05 INFO  : Context for 'APU' is selected.
21:52:06 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:06 INFO  : Context for 'APU' is selected.
21:52:06 INFO  : 'stop' command is executed.
21:52:06 INFO  : 'ps7_init' command is executed.
21:52:06 INFO  : 'ps7_post_config' command is executed.
21:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:06 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:06 INFO  : Memory regions updated for context APU
21:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:07 INFO  : 'con' command is executed.
21:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:52:07 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:54:25 INFO  : Disconnected from the channel tcfchan#7.
21:54:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:54:27 INFO  : 'fpga -state' command is executed.
21:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:54:27 INFO  : 'jtag frequency' command is executed.
21:54:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:27 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:27 INFO  : Context for 'APU' is selected.
21:54:27 INFO  : 'stop' command is executed.
21:54:28 INFO  : 'ps7_init' command is executed.
21:54:28 INFO  : 'ps7_post_config' command is executed.
21:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:28 INFO  : Memory regions updated for context APU
21:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:28 INFO  : 'con' command is executed.
21:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:54:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:54:47 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_3/VISION_wrapper.bit"
21:54:58 INFO  : Disconnected from the channel tcfchan#8.
21:55:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:55:00 INFO  : 'fpga -state' command is executed.
21:55:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:55:00 INFO  : 'jtag frequency' command is executed.
21:55:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:00 INFO  : Context for 'APU' is selected.
21:55:00 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:55:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:00 INFO  : Context for 'APU' is selected.
21:55:00 INFO  : 'stop' command is executed.
21:55:01 INFO  : 'ps7_init' command is executed.
21:55:01 INFO  : 'ps7_post_config' command is executed.
21:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:01 INFO  : Memory regions updated for context APU
21:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:02 INFO  : 'con' command is executed.
21:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:55:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
21:55:18 INFO  : Disconnected from the channel tcfchan#9.
21:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
21:55:19 INFO  : 'fpga -state' command is executed.
21:55:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
21:55:20 INFO  : 'jtag frequency' command is executed.
21:55:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:20 INFO  : Context for 'APU' is selected.
21:55:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
21:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:20 INFO  : Context for 'APU' is selected.
21:55:20 INFO  : 'stop' command is executed.
21:55:20 INFO  : 'ps7_init' command is executed.
21:55:20 INFO  : 'ps7_post_config' command is executed.
21:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:21 INFO  : Memory regions updated for context APU
21:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:21 INFO  : 'con' command is executed.
21:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

21:55:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:11:54 INFO  : Disconnected from the channel tcfchan#10.
22:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:11:55 INFO  : 'fpga -state' command is executed.
22:11:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:11:56 INFO  : 'jtag frequency' command is executed.
22:11:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:56 INFO  : Context for 'APU' is selected.
22:11:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:56 INFO  : Context for 'APU' is selected.
22:11:56 INFO  : 'stop' command is executed.
22:11:56 INFO  : 'ps7_init' command is executed.
22:11:56 INFO  : 'ps7_post_config' command is executed.
22:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:57 INFO  : Memory regions updated for context APU
22:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:57 INFO  : 'con' command is executed.
22:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:11:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:13:53 INFO  : Disconnected from the channel tcfchan#11.
22:13:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:13:54 INFO  : 'fpga -state' command is executed.
22:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:13:54 INFO  : 'jtag frequency' command is executed.
22:13:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:54 INFO  : Context for 'APU' is selected.
22:13:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:13:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:54 INFO  : Context for 'APU' is selected.
22:13:54 INFO  : 'stop' command is executed.
22:13:55 INFO  : 'ps7_init' command is executed.
22:13:55 INFO  : 'ps7_post_config' command is executed.
22:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:55 INFO  : Memory regions updated for context APU
22:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:55 INFO  : 'con' command is executed.
22:13:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:13:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:14:19 INFO  : Disconnected from the channel tcfchan#12.
22:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:14:20 INFO  : 'fpga -state' command is executed.
22:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:14:20 INFO  : 'jtag frequency' command is executed.
22:14:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:14:20 INFO  : Context for 'APU' is selected.
22:14:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:14:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:20 INFO  : Context for 'APU' is selected.
22:14:21 INFO  : 'stop' command is executed.
22:14:21 INFO  : 'ps7_init' command is executed.
22:14:21 INFO  : 'ps7_post_config' command is executed.
22:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:22 INFO  : Memory regions updated for context APU
22:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:22 INFO  : 'con' command is executed.
22:14:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:14:22 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:14:35 INFO  : Disconnected from the channel tcfchan#13.
22:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:14:36 INFO  : 'fpga -state' command is executed.
22:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:14:37 INFO  : 'jtag frequency' command is executed.
22:14:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:14:37 INFO  : Context for 'APU' is selected.
22:14:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:37 INFO  : Context for 'APU' is selected.
22:14:37 INFO  : 'stop' command is executed.
22:14:37 INFO  : 'ps7_init' command is executed.
22:14:37 INFO  : 'ps7_post_config' command is executed.
22:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION/Debug/VISION.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:38 INFO  : Memory regions updated for context APU
22:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:38 INFO  : 'con' command is executed.
22:14:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:14:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
