$date
        2022-May-19 14:45:51
$end
$version
        Vivado v2020.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 1 " design_1_i/system_ila_0/inst/SLOT_0_BRAM_rst_1 $end
$var reg 1 # design_1_i/system_ila_0/inst/SLOT_0_BRAM_en_1 $end
$var reg 4 $ design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 [3:0] $end
$var reg 32 ( design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1 [31:0] $end
$var reg 32 H design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1 [31:0] $end
$var reg 32 h design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1 [31:0] $end
$var reg 2 *" design_1_i/system_ila_0/inst/net_slot_1_axi_ar_cnt [1:0] $end
$var reg 32 ," design_1_i/system_ila_0/inst/net_slot_1_axi_araddr [31:0] $end
$var reg 4 L" design_1_i/system_ila_0/inst/net_slot_1_axi_arcache [3:0] $end
$var reg 8 P" design_1_i/system_ila_0/inst/net_slot_1_axi_arlen [7:0] $end
$var reg 1 X" design_1_i/system_ila_0/inst/net_slot_1_axi_arlock $end
$var reg 3 Y" design_1_i/system_ila_0/inst/net_slot_1_axi_arprot [2:0] $end
$var reg 4 \" design_1_i/system_ila_0/inst/net_slot_1_axi_arqos [3:0] $end
$var reg 4 `" design_1_i/system_ila_0/inst/net_slot_1_axi_arregion [3:0] $end
$var reg 3 d" design_1_i/system_ila_0/inst/net_slot_1_axi_arsize [2:0] $end
$var reg 2 g" design_1_i/system_ila_0/inst/net_slot_1_axi_aw_cnt [1:0] $end
$var reg 32 i" design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr [31:0] $end
$var reg 4 +# design_1_i/system_ila_0/inst/net_slot_1_axi_awcache [3:0] $end
$var reg 8 /# design_1_i/system_ila_0/inst/net_slot_1_axi_awlen [7:0] $end
$var reg 1 7# design_1_i/system_ila_0/inst/net_slot_1_axi_awlock $end
$var reg 3 8# design_1_i/system_ila_0/inst/net_slot_1_axi_awprot [2:0] $end
$var reg 4 ;# design_1_i/system_ila_0/inst/net_slot_1_axi_awqos [3:0] $end
$var reg 4 ?# design_1_i/system_ila_0/inst/net_slot_1_axi_awregion [3:0] $end
$var reg 3 C# design_1_i/system_ila_0/inst/net_slot_1_axi_awsize [2:0] $end
$var reg 2 F# design_1_i/system_ila_0/inst/net_slot_1_axi_b_cnt [1:0] $end
$var reg 2 H# design_1_i/system_ila_0/inst/net_slot_1_axi_bresp [1:0] $end
$var reg 2 J# design_1_i/system_ila_0/inst/net_slot_1_axi_r_cnt [1:0] $end
$var reg 32 L# design_1_i/system_ila_0/inst/net_slot_1_axi_rdata [31:0] $end
$var reg 2 l# design_1_i/system_ila_0/inst/net_slot_1_axi_rresp [1:0] $end
$var reg 32 n# design_1_i/system_ila_0/inst/net_slot_1_axi_wdata [31:0] $end
$var reg 4 0$ design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb [3:0] $end
$var reg 1 4$ design_1_i/system_ila_0/inst/net_slot_1_axi_awvalid $end
$var reg 2 5$ design_1_i/system_ila_0/inst/net_slot_1_axi_aw_ctrl [1:0] $end
$var reg 1 7$ design_1_i/system_ila_0/inst/net_slot_1_axi_awready $end
$var reg 3 8$ design_1_i/system_ila_0/inst/net_slot_1_axi_w_ctrl [2:0] $end
$var reg 1 ;$ design_1_i/system_ila_0/inst/net_slot_1_axi_wvalid $end
$var reg 1 <$ design_1_i/system_ila_0/inst/net_slot_1_axi_wready $end
$var reg 1 =$ design_1_i/system_ila_0/inst/net_slot_1_axi_wlast $end
$var reg 1 >$ design_1_i/system_ila_0/inst/net_slot_1_axi_bvalid $end
$var reg 2 ?$ design_1_i/system_ila_0/inst/net_slot_1_axi_b_ctrl [1:0] $end
$var reg 1 A$ design_1_i/system_ila_0/inst/net_slot_1_axi_bready $end
$var reg 2 B$ design_1_i/system_ila_0/inst/net_slot_1_axi_ar_ctrl [1:0] $end
$var reg 1 D$ design_1_i/system_ila_0/inst/net_slot_1_axi_arvalid $end
$var reg 1 E$ design_1_i/system_ila_0/inst/net_slot_1_axi_arready $end
$var reg 1 F$ design_1_i/system_ila_0/inst/net_slot_1_axi_rvalid $end
$var reg 3 G$ design_1_i/system_ila_0/inst/net_slot_1_axi_r_ctrl [2:0] $end
$var reg 1 J$ design_1_i/system_ila_0/inst/net_slot_1_axi_rready $end
$var reg 1 K$ design_1_i/system_ila_0/inst/net_slot_1_axi_rlast $end
$var reg 3 L$ AR_Channel__i1_s1___InputLayer_0_m_axi_gmem_ [2:0] $end
$var reg 3 O$ AW_Channel__i1_s1___InputLayer_0_m_axi_gmem_ [2:0] $end
$var reg 3 R$ B_Channel__i1_s1___InputLayer_0_m_axi_gmem_ [2:0] $end
$var reg 3 U$ Interface__i1_s1___InputLayer_0_m_axi_gmem_ [2:0] $end
$var reg 3 X$ R_Channel__i1_s1___InputLayer_0_m_axi_gmem_ [2:0] $end
$var reg 3 [$ W_Channel__i1_s1___InputLayer_0_m_axi_gmem_ [2:0] $end
$var reg 16 ^$ ila_1___slot_1___InputLayer_0_m_axi_gmem___Write_Transactions_0 [15:0] $end
$var reg 1 n$ _TRIGGER $end
$var reg 1 o$ _WINDOW $end
$var reg 1 p$ _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
b0 $
b10000 (
b100 H
b11 h
b0 *"
b0 ,"
b11 L"
b11 P"
0X"
b0 Y"
b0 \"
b0 `"
b10 d"
b0 g"
b0 i"
b11 +#
b11 /#
07#
b0 8#
b0 ;#
b0 ?#
b10 C#
b0 F#
b0 H#
b0 J#
b1 L#
b0 l#
b0 n#
b1111 0$
04$
b10 5$
17$
b0 8$
0;$
0<$
0=$
0>$
b10 ?$
1A$
b10 B$
0D$
1E$
0F$
b10 G$
1J$
0K$
b11 L$
b0 O$
b0 R$
b0 U$
b100 X$
b0 [$
b0 ^$
0n$
1o$
0p$
$end
#512
1#
b0 (
1n$
#513
b100 (
b100 h
#514
b1000 (
b1 h
#515
b1100 (
b10 h
#516
b10000 (
b11 h
#517
0#
b100 h
#518
b10110100001001001000000000000 i"
14$
b11 5$
b10 O$
b1 U$
b1 ^$
#519
b1 g"
b1 F#
04$
b0 5$
07$
b0 O$
b0 U$
#520
b100 n#
b1 8$
1;$
#521
b11 8$
1<$
b1 U$
b1 [$
#522
b1 n#
b10 5$
17$
#523
b10 n#
b1 8$
0<$
b0 U$
b0 [$
#525
b11 8$
1<$
b1 U$
b1 [$
#526
b11 n#
b111 8$
1=$
b111 [$
#527
b0 8$
0;$
0<$
0=$
b0 U$
b0 [$
#540
1>$
b11 ?$
b10 R$
b1 U$
#541
b0 g"
b0 F#
0>$
b10 ?$
b0 R$
b0 U$
b0 ^$
#550
b0 i"
14$
b11 5$
b10 O$
b1 U$
b10 ^$
#551
b1 g"
b1 F#
04$
b0 5$
07$
b0 O$
b0 U$
#552
b0 n#
b1 8$
1;$
#553
b11 8$
1<$
b1 U$
b1 [$
#554
b10 5$
17$
#555
b1 8$
0<$
b0 U$
b0 [$
#557
b11 8$
1<$
b1 U$
b1 [$
#558
b111 8$
1=$
b111 [$
#559
b0 8$
0;$
0<$
0=$
b0 U$
b0 [$
#571
b10 H#
#574
1>$
b11 ?$
b10 R$
b1 U$
#575
b0 g"
b0 F#
0>$
b10 ?$
b0 R$
b0 U$
b0 ^$
#576
b0 H#
