<dec f='codebrowser/include/hw/pci/pcie.h' l='99' type='void pcie_cap_deverr_init(PCIDevice * dev)'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='90' u='c' c='rp_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='90' u='c' c='xio3130_downstream_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='86' u='c' c='xio3130_upstream_realize'/>
<def f='codebrowser/hw/pci/pcie.c' l='221' ll='232' type='void pcie_cap_deverr_init(PCIDevice * dev)'/>
<use f='codebrowser/hw/virtio/virtio-pci.c' l='1829' u='c' c='virtio_pci_realize'/>
