# Sigma-delta Modulator Mini Loop Bugfix

## Task Contract

The supplied Verilog-A system violates its public circuit contract. Repair the
complete editable bundle.

## Public Verilog-A Interface

Preserve this exact artifact and module interface:

- Artifact `sigma_delta_top.va`:
  - Module `sigma_delta_top` (entry)
    - position 0: `vin` (input, electrical)
    - position 1: `clk` (input, electrical)
    - position 2: `rst` (input, electrical)
    - position 3: `bit_out` (output, electrical)
    - position 4: `avg_3` (output, electrical)
    - position 5: `avg_2` (output, electrical)
    - position 6: `avg_1` (output, electrical)
    - position 7: `avg_0` (output, electrical)
    - position 8: `state_metric` (output, electrical)
- Artifact `integrator_state.va`:
  - Module `integrator_state` (required_submodule)
    - position 0: `vin` (input, electrical)
    - position 1: `feedback` (input, electrical)
    - position 2: `clk` (input, electrical)
    - position 3: `rst` (input, electrical)
    - position 4: `state_metric` (output, electrical)
- Artifact `sd_comparator.va`:
  - Module `sd_comparator` (required_submodule)
    - position 0: `state_metric` (input, electrical)
    - position 1: `rst` (input, electrical)
    - position 2: `bit_out` (output, electrical)
- Artifact `feedback_dac.va`:
  - Module `feedback_dac` (required_submodule)
    - position 0: `bit_in` (input, electrical)
    - position 1: `rst` (input, electrical)
    - position 2: `feedback` (output, electrical)
- Artifact `decimator_lite.va`:
  - Module `decimator_lite` (required_submodule)
    - position 0: `bit_in` (input, electrical)
    - position 1: `clk` (input, electrical)
    - position 2: `rst` (input, electrical)
    - position 3: `avg_3` (output, electrical)
    - position 4: `avg_2` (output, electrical)
    - position 5: `avg_1` (output, electrical)
    - position 6: `avg_0` (output, electrical)

## Public Parameter Contract

- `sigma_delta_top.vdd` defaults to `0.9`; valid range: finite; overrides vdd for module sigma_delta_top.
- `sigma_delta_top.vss` defaults to `0.0`; valid range: finite; overrides vss for module sigma_delta_top.
- `sigma_delta_top.vcm` defaults to `0.45`; valid range: finite; overrides vcm for module sigma_delta_top.
- `sigma_delta_top.vth` defaults to `0.45`; valid range: finite; overrides vth for module sigma_delta_top.
- `sigma_delta_top.state_limit` defaults to `1.8`; valid range: finite; overrides state_limit for module sigma_delta_top.
- `sigma_delta_top.tr` defaults to `200p from (0:inf)`; valid range: finite; overrides tr for module sigma_delta_top.
- `integrator_state.vcm` defaults to `0.45`; valid range: finite; overrides vcm for module integrator_state.
- `integrator_state.vth` defaults to `0.45`; valid range: finite; overrides vth for module integrator_state.
- `integrator_state.state_limit` defaults to `1.8`; valid range: finite; overrides state_limit for module integrator_state.
- `integrator_state.tr` defaults to `200p from (0:inf)`; valid range: finite; overrides tr for module integrator_state.
- `sd_comparator.vdd` defaults to `0.9`; valid range: finite; overrides vdd for module sd_comparator.
- `sd_comparator.vss` defaults to `0.0`; valid range: finite; overrides vss for module sd_comparator.
- `sd_comparator.vcm` defaults to `0.45`; valid range: finite; overrides vcm for module sd_comparator.
- `sd_comparator.vth` defaults to `0.45`; valid range: finite; overrides vth for module sd_comparator.
- `sd_comparator.tr` defaults to `200p from (0:inf)`; valid range: finite; overrides tr for module sd_comparator.
- `feedback_dac.vdd` defaults to `0.9`; valid range: finite; overrides vdd for module feedback_dac.
- `feedback_dac.vss` defaults to `0.0`; valid range: finite; overrides vss for module feedback_dac.
- `feedback_dac.vth` defaults to `0.45`; valid range: finite; overrides vth for module feedback_dac.
- `feedback_dac.tr` defaults to `200p from (0:inf)`; valid range: finite; overrides tr for module feedback_dac.
- `decimator_lite.vdd` defaults to `0.9`; valid range: finite; overrides vdd for module decimator_lite.
- `decimator_lite.vss` defaults to `0.0`; valid range: finite; overrides vss for module decimator_lite.
- `decimator_lite.vth` defaults to `0.45`; valid range: finite; overrides vth for module decimator_lite.
- `decimator_lite.tr` defaults to `200p from (0:inf)`; valid range: finite; overrides tr for module decimator_lite.


## Required Behavior

The repaired bundle must satisfy every public property:

- `P_RESET_CLEAR`: restore: Reset clears the loop state, output bit, and decimator result. Required traces: `time`, `rst`, `bit_out`, `avg_3`, `avg_2`, `avg_1`, `avg_0`, `state_metric`.
- `P_FEEDBACK_STATE_UPDATE`: restore: Each rising clock edge updates the bounded integrator from VIN and the previous feedback bit. Required traces: `time`, `vin`, `clk`, `rst`, `bit_out`, `state_metric`.
- `P_COMPARATOR_DECISION`: restore: The output bit reflects the updated state relative to VCM. Required traces: `time`, `clk`, `rst`, `bit_out`, `state_metric`.
- `P_DECIMATOR_WINDOW`: restore: The four-bit result reports the saturated high-bit count for each complete 16-sample window. Required traces: `time`, `clk`, `rst`, `bit_out`, `avg_3`, `avg_2`, `avg_1`, `avg_0`.
- `P_STATE_BOUNDED`: restore: The public state metric remains within the configured state limit. Required traces: `time`, `rst`, `state_metric`.


The following canonical public behavior is normative for this derived form:

- On reset, clear the integrator state, bit output, decimator count, and `avg_3..avg_0`.
- On each rising `clk` edge, `feedback_dac` produces `vdd` when the previous output bit was high and `vss` otherwise.
- `integrator_state` updates `state = clamp(state + V(vin) - feedback + vcm, -state_limit, state_limit)`.
- `sd_comparator` drives the next `bit_out` high when the updated state is greater than or equal to `vcm`, otherwise low.
- `decimator_lite` counts the number of high bits in each 16-sample window and drives that count on `avg_3..avg_0` at the end of the window. Because the public result bus is four bits wide, a count of 16 must saturate to code 15 rather than wrap to zero.
- `state_metric` must expose the current integrator state as a voltage.


## Modeling Constraints

- Use deterministic voltage-domain behavioral Verilog-A.
- Preserve the declared module graph, port order, parameter override behavior, and public trace observability.
- Do not hard-code evaluator stimulus, stop times, sample windows, checker tolerances, or simulator side channels.
- Preserve the exact file set, module graph, ports, parameters, and public traces.
- Do not add debug outputs, validation state, side channels, or stimulus-specific fixes.

## Output Contract

Return the repaired bundle with exactly these paths: `sigma_delta_top.va`, `integrator_state.va`, `sd_comparator.va`, `feedback_dac.va`, `decimator_lite.va`.
Every supplied `.va` file is editable; do not add or omit files.
