# Digital Design Group Project 



## Main Assignment

### Introduction to Assignment
- **[Preamble](Document/A2_preamble.md)**
  - [Introduction](#intro)
  - [How to Read this Document](#howToRead)
  - [Learning Outcomes](#ILO)
- **[Functional Specifications](Document/A2_specs.md)**
  - [Overview](#overview)
  - [Commands](#commands)
  - [Printing Output](#print_output)
  - [Check Understanding](#check_understanding)
- **[Communication Protocols](Document/A2_coms.md)**
  - [Serial Communication](#serial_com)
    - [UART Protocol](#uart_overview)
    - [PC Implementation](#uart_PC)
    - [ASCII Control Sequences](#ASCII)
  - [Asynchronous Signalling](#async)
    - [Two-Phase Protocol](#twoPhase)

---

### Architecture, Design & Synthesis
- **[System Design](Document/A2_design.md)**
  - [UART Transmitter](#uart_tx)
  - [UART Receiver](#uart_rx)
  - [Command Processor](#cmd_&_dataProc)
  - [Data Processor](#dataProc_&_dataGen)
- **[Vivado Guide](Document/A2_vivado.md)**
  - [Testing UART](#test_uart)
  - [Peak Detector](#peak_detector)
    - [System Synthesis](#fullSys_synth)
    - [Full Simulation](#fullSys_sim)
    - [Data Processor Sim](#dataProc_sim)
    - [Command Processor Sim](#cmdProc_sim)

---

### Methodology
- **[Group Work](Document/A2_group.md)**
  - [Work Division](#work_division)
    - [Team Structure](#group_division)
    - [Task Allocation](#team_division)
    - [Common Pitfalls](#avoid_division)
  - [Effective Collaboration](#effective_group_work)
  - [Conflict Resolution](#team_difficulties)
- **[Deliverables](Document/A2_deliverables.md)**
  - [Interim Goals](#interim)
    - [Command Processor](#interim_cmd)
    - [Data Processor](#interim_data)
    - [Progress Report](#interim_report)
  - [Final Deadline](#final)
- **[Design Approach](Document/2_design_approach.md)**
  - [Modular Design](#modularity)
  - [Development Workflow](#start)
  - [Coding Style](#codeStyle)
  - [Version Control](#vc)

---

## References
- [All References](Document/A2_refs.md)

---
