Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 27 13:59:23 2019
| Host         : DESKTOP-KIRCJ76 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file Processor_timing_summary_routed_1.rpt -pb Processor_timing_summary_routed_1.pb -rpx Processor_timing_summary_routed_1.rpx -warn_on_violation
| Design       : Processor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: PRState_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PRState_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PRState_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PRState_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PRState_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 134 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    992.048        0.000                      0                  344        0.131        0.000                      0                  344      498.750        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK               992.048        0.000                      0                  344        0.131        0.000                      0                  344      498.750        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack      992.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             992.048ns  (required time - arrival time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            AC_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (CLK rise@1000.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 2.485ns (31.574%)  route 5.385ns (68.426%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 1004.905 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.478    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.574 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.712     5.286    CLK_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.742 r  A_reg[0]/Q
                         net (fo=18, routed)          1.397     7.139    memory_reg_0_15_0_5/ADDRA0
    SLICE_X2Y99          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.289 r  memory_reg_0_15_0_5/RAMA/O
                         net (fo=6, routed)           1.498     8.787    MD0[0]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.328     9.115 r  MA[0]_i_3/O
                         net (fo=4, routed)           0.497     9.612    MD0_out[0]
    SLICE_X7Y100         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.192 r  AC_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.192    AC_reg[0]_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AC_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.306    AC_reg[4]_i_3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  AC_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.420    AC_reg[8]_i_3_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.733 r  AC_reg[12]_i_4/O[3]
                         net (fo=1, routed)           0.955    11.688    T100_in[15]
    SLICE_X6Y105         LUT6 (Prop_lut6_I1_O)        0.306    11.994 f  AC[15]_i_2/O
                         net (fo=1, routed)           1.038    13.033    AC[15]_i_2_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.124    13.157 r  AC[15]_i_1/O
                         net (fo=1, routed)           0.000    13.157    AC[15]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  AC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)     1000.000  1000.000 r  
    N15                                               0.000  1000.000 r  CLK (IN)
                         net (fo=0)                   0.000  1000.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.392  1001.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911  1003.303    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.394 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.511  1004.905    CLK_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  AC_reg[15]/C
                         clock pessimism              0.258  1005.163    
                         clock uncertainty           -0.035  1005.128    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)        0.077  1005.205    AC_reg[15]
  -------------------------------------------------------------------
                         required time                       1005.205    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                992.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 AC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            memory_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.659%)  route 0.153ns (48.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.871    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.602     1.498    CLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  AC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  AC_reg[2]/Q
                         net (fo=8, routed)           0.153     1.816    memory_reg_0_15_0_5/DIB0
    SLICE_X2Y99          RAMD32                                       r  memory_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.113    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.142 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.876     2.018    memory_reg_0_15_0_5/WCLK
    SLICE_X2Y99          RAMD32                                       r  memory_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.479     1.538    
    SLICE_X2Y99          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.684    memory_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X2Y99    memory_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X2Y99    memory_reg_0_15_0_5/RAMB_D1/CLK



