// Seed: 950669428
`timescale 1 ps / 1 ps
module module_0 (
    output reg id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input logic id_12,
    input logic id_13
);
  always @(posedge id_10) id_0 <= 1;
  supply1 id_14;
  initial begin
    id_14[1] <= id_10;
  end
endmodule
