vhdl xil_defaultlib  \
"../../../bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/sim/zybo_design_rst_ps7_0_50M_2.vhd" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/9097/src/axi_dynclk.vhd" \
"../../../bd/zybo_design/ip/zybo_design_axi_dynclk_0_3/sim/zybo_design_axi_dynclk_0_3.vhd" \
"../../../bd/zybo_design/ip/zybo_design_axi_vdma_0_3/sim/zybo_design_axi_vdma_0_3.vhd" \
"../../../bd/zybo_design/ip/zybo_design_v_tc_0_3/sim/zybo_design_v_tc_0_3.vhd" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/20df/src/ClockGen.vhd" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/20df/src/SyncAsync.vhd" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/20df/src/SyncAsyncReset.vhd" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/20df/src/DVI_Constants.vhd" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../vivado.gen/sources_1/bd/zybo_design/ipshared/20df/src/rgb2dvi.vhd" \
"../../../bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/sim/zybo_design_rgb2dvi_0_3.vhd" \

nosort
