axi.v,verilog,xil_defaultlib,../../../../cache_cpu_test.srcs/sources_1/ip/axi/sim/axi.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
