;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8.10.2018. 09:19:45
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x23A50000  	9125
0x0008	0x22590000  	8793
0x000C	0x22590000  	8793
0x0010	0x22590000  	8793
0x0014	0x22590000  	8793
0x0018	0x22590000  	8793
0x001C	0x22590000  	8793
0x0020	0x22590000  	8793
0x0024	0x22590000  	8793
0x0028	0x22590000  	8793
0x002C	0x22590000  	8793
0x0030	0x22590000  	8793
0x0034	0x22590000  	8793
0x0038	0x22590000  	8793
0x003C	0x22590000  	8793
0x0040	0x22590000  	8793
0x0044	0x22590000  	8793
0x0048	0x22590000  	8793
0x004C	0x22590000  	8793
0x0050	0x22590000  	8793
0x0054	0x22590000  	8793
0x0058	0x22590000  	8793
0x005C	0x22590000  	8793
0x0060	0x22590000  	8793
0x0064	0x22590000  	8793
0x0068	0x22590000  	8793
0x006C	0x22590000  	8793
0x0070	0x22590000  	8793
0x0074	0x22590000  	8793
0x0078	0x22590000  	8793
0x007C	0x22590000  	8793
0x0080	0x22590000  	8793
0x0084	0x22590000  	8793
0x0088	0x22590000  	8793
0x008C	0x22590000  	8793
0x0090	0x22590000  	8793
0x0094	0x22590000  	8793
0x0098	0x22590000  	8793
0x009C	0x22590000  	8793
0x00A0	0x22590000  	8793
0x00A4	0x22590000  	8793
0x00A8	0x22590000  	8793
0x00AC	0x22590000  	8793
0x00B0	0x22590000  	8793
0x00B4	0x22590000  	8793
0x00B8	0x22590000  	8793
0x00BC	0x22590000  	8793
0x00C0	0x22590000  	8793
0x00C4	0x22590000  	8793
0x00C8	0x22590000  	8793
0x00CC	0x22590000  	8793
0x00D0	0x22590000  	8793
0x00D4	0x22590000  	8793
0x00D8	0x22590000  	8793
0x00DC	0x22590000  	8793
0x00E0	0x22590000  	8793
0x00E4	0x22590000  	8793
0x00E8	0x22590000  	8793
0x00EC	0x22590000  	8793
0x00F0	0x22590000  	8793
0x00F4	0x22590000  	8793
0x00F8	0x22590000  	8793
0x00FC	0x22590000  	8793
0x0100	0x22590000  	8793
0x0104	0x22590000  	8793
0x0108	0x22590000  	8793
0x010C	0x22590000  	8793
0x0110	0x22590000  	8793
0x0114	0x22590000  	8793
0x0118	0x22590000  	8793
0x011C	0x22590000  	8793
0x0120	0x22590000  	8793
0x0124	0x22590000  	8793
0x0128	0x22590000  	8793
0x012C	0x22590000  	8793
0x0130	0x22590000  	8793
0x0134	0x22590000  	8793
0x0138	0x22590000  	8793
0x013C	0x22590000  	8793
0x0140	0x22590000  	8793
0x0144	0x22590000  	8793
0x0148	0x22590000  	8793
0x014C	0x22590000  	8793
; end of ____SysVT
_main:
;Click_3DHall2_STM.c, 83 :: 		void main()
0x23A4	0xF7FFFF5C  BL	8800
0x23A8	0xF000F9A8  BL	9980
0x23AC	0xF7FFFF4A  BL	8772
0x23B0	0xF000F956  BL	9824
;Click_3DHall2_STM.c, 85 :: 		systemInit();
0x23B4	0xF7FFFE28  BL	_systemInit+0
;Click_3DHall2_STM.c, 86 :: 		applicationInit();
0x23B8	0xF7FFFE4A  BL	_applicationInit+0
;Click_3DHall2_STM.c, 88 :: 		while (1)
L_main4:
;Click_3DHall2_STM.c, 90 :: 		applicationTask();
0x23BC	0xF7FFFEA0  BL	_applicationTask+0
;Click_3DHall2_STM.c, 91 :: 		}
0x23C0	0xE7FC    B	L_main4
;Click_3DHall2_STM.c, 92 :: 		}
L_end_main:
L__main_end_loop:
0x23C2	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x21F4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x21F6	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x21FA	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x21FE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x2202	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x2204	0xB001    ADD	SP, SP, #4
0x2206	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x2208	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x220A	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x220E	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x2212	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x2216	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x2218	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x221C	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x221E	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x2220	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x2222	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x2226	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x222A	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x222C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x2230	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x2232	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x2234	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x2238	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x223C	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x223E	0xB001    ADD	SP, SP, #4
0x2240	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_3DHall2_STM.c, 38 :: 		void systemInit()
0x2008	0xB081    SUB	SP, SP, #4
0x200A	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHall2_STM.c, 40 :: 		mikrobus_i2cInit( _MIKROBUS1, &_C3DHALL2_I2C_CFG[0] );
0x200E	0x480E    LDR	R0, [PC, #56]
0x2010	0x4601    MOV	R1, R0
0x2012	0x2000    MOVS	R0, #0
0x2014	0xF7FFFF48  BL	_mikrobus_i2cInit+0
;Click_3DHall2_STM.c, 41 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x2018	0xF2425180  MOVW	R1, #9600
0x201C	0x2020    MOVS	R0, #32
0x201E	0xF7FFFD85  BL	_mikrobus_logInit+0
;Click_3DHall2_STM.c, 42 :: 		mikrobus_logWrite("--- System Init ----", _LOG_LINE);
0x2022	0x480A    LDR	R0, [PC, #40]
0x2024	0x2102    MOVS	R1, #2
0x2026	0xF7FFFF57  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 43 :: 		Delay_ms( 100 );
0x202A	0xF644777F  MOVW	R7, #20351
0x202E	0xF2C00712  MOVT	R7, #18
L_systemInit0:
0x2032	0x1E7F    SUBS	R7, R7, #1
0x2034	0xD1FD    BNE	L_systemInit0
0x2036	0xBF00    NOP
0x2038	0xBF00    NOP
0x203A	0xBF00    NOP
0x203C	0xBF00    NOP
0x203E	0xBF00    NOP
;Click_3DHall2_STM.c, 44 :: 		}
L_end_systemInit:
0x2040	0xF8DDE000  LDR	LR, [SP, #0]
0x2044	0xB001    ADD	SP, SP, #4
0x2046	0x4770    BX	LR
0x2048	0x26580000  	__C3DHALL2_I2C_CFG+0
0x204C	0x00002000  	?lstr1_Click_3DHall2_STM+0
; end of _systemInit
_mikrobus_i2cInit:
;easymx_v7_STM32F107VC.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1EA8	0xB081    SUB	SP, SP, #4
0x1EAA	0xF8CDE000  STR	LR, [SP, #0]
0x1EAE	0x468B    MOV	R11, R1
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 44 (R11)
;easymx_v7_STM32F107VC.c, 224 :: 		switch( bus )
0x1EB0	0xE009    B	L_mikrobus_i2cInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
0x1EB2	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x1EB4	0xF7FFFDEE  BL	easymx_v7_STM32F107VC__i2cInit_1+0
0x1EB8	0xE00A    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 44 (R11)
0x1EBA	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x1EBC	0xF7FFFE26  BL	easymx_v7_STM32F107VC__i2cInit_2+0
0x1EC0	0xE006    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x1EC2	0x2001    MOVS	R0, #1
0x1EC4	0xE004    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 245 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 44 (R11)
; bus start address is: 0 (R0)
0x1EC6	0x2800    CMP	R0, #0
0x1EC8	0xD0F3    BEQ	L_mikrobus_i2cInit85
0x1ECA	0x2801    CMP	R0, #1
0x1ECC	0xD0F5    BEQ	L_mikrobus_i2cInit86
; bus end address is: 0 (R0)
; cfg end address is: 44 (R11)
0x1ECE	0xE7F8    B	L_mikrobus_i2cInit87
;easymx_v7_STM32F107VC.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x1ED0	0xF8DDE000  LDR	LR, [SP, #0]
0x1ED4	0xB001    ADD	SP, SP, #4
0x1ED6	0x4770    BX	LR
; end of _mikrobus_i2cInit
easymx_v7_STM32F107VC__i2cInit_1:
;__em_f107vc_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1A94	0xB081    SUB	SP, SP, #4
0x1A96	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_i2c.c, 31 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x1A9A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1A9C	0x4608    MOV	R0, R1
0x1A9E	0x4904    LDR	R1, [PC, #16]
0x1AA0	0xF7FFFDD4  BL	_I2C1_Init_Advanced+0
;__em_f107vc_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x1AA4	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x1AA6	0xF8DDE000  LDR	LR, [SP, #0]
0x1AAA	0xB001    ADD	SP, SP, #4
0x1AAC	0x4770    BX	LR
0x1AAE	0xBF00    NOP
0x1AB0	0x24300000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F107VC__i2cInit_1
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 544 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x164C	0xB081    SUB	SP, SP, #4
0x164E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 545 :: 		
0x1652	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1654	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x1656	0x4803    LDR	R0, [PC, #12]
0x1658	0xF7FFFC94  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 546 :: 		
L_end_I2C1_Init_Advanced:
0x165C	0xF8DDE000  LDR	LR, [SP, #0]
0x1660	0xB001    ADD	SP, SP, #4
0x1662	0x4770    BX	LR
0x1664	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 591 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0F84	0xB088    SUB	SP, SP, #32
0x0F86	0xF8CDE000  STR	LR, [SP, #0]
0x0F8A	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 593 :: 		
;__Lib_I2C_12.c, 600 :: 		
0x0F8C	0x4B55    LDR	R3, [PC, #340]
0x0F8E	0x4298    CMP	R0, R3
0x0F90	0xD10D    BNE	L_I2Cx_Init_Advanced112
;__Lib_I2C_12.c, 601 :: 		
0x0F92	0x2401    MOVS	R4, #1
0x0F94	0xB264    SXTB	R4, R4
0x0F96	0x4B54    LDR	R3, [PC, #336]
0x0F98	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 602 :: 		
0x0F9A	0x4C54    LDR	R4, [PC, #336]
0x0F9C	0x4B54    LDR	R3, [PC, #336]
0x0F9E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 603 :: 		
0x0FA0	0x4C54    LDR	R4, [PC, #336]
0x0FA2	0x4B55    LDR	R3, [PC, #340]
0x0FA4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 604 :: 		
0x0FA6	0x4C55    LDR	R4, [PC, #340]
0x0FA8	0x4B55    LDR	R3, [PC, #340]
0x0FAA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 605 :: 		
0x0FAC	0xE00F    B	L_I2Cx_Init_Advanced113
L_I2Cx_Init_Advanced112:
;__Lib_I2C_12.c, 606 :: 		
0x0FAE	0x4B55    LDR	R3, [PC, #340]
0x0FB0	0x4298    CMP	R0, R3
0x0FB2	0xD10C    BNE	L_I2Cx_Init_Advanced114
;__Lib_I2C_12.c, 607 :: 		
0x0FB4	0x2401    MOVS	R4, #1
0x0FB6	0xB264    SXTB	R4, R4
0x0FB8	0x4B53    LDR	R3, [PC, #332]
0x0FBA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 608 :: 		
0x0FBC	0x4C53    LDR	R4, [PC, #332]
0x0FBE	0x4B4C    LDR	R3, [PC, #304]
0x0FC0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 609 :: 		
0x0FC2	0x4C53    LDR	R4, [PC, #332]
0x0FC4	0x4B4C    LDR	R3, [PC, #304]
0x0FC6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 610 :: 		
0x0FC8	0x4C52    LDR	R4, [PC, #328]
0x0FCA	0x4B4D    LDR	R3, [PC, #308]
0x0FCC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 611 :: 		
L_I2Cx_Init_Advanced114:
L_I2Cx_Init_Advanced113:
;__Lib_I2C_12.c, 612 :: 		
0x0FCE	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x0FD0	0x9002    STR	R0, [SP, #8]
0x0FD2	0x4610    MOV	R0, R2
0x0FD4	0xF7FFFBD0  BL	_GPIO_Alternate_Function_Enable+0
0x0FD8	0x9802    LDR	R0, [SP, #8]
0x0FDA	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 617 :: 		
0x0FDC	0x1D03    ADDS	R3, R0, #4
0x0FDE	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 619 :: 		
0x0FE0	0xB29C    UXTH	R4, R3
0x0FE2	0xF06F033F  MVN	R3, #63
0x0FE6	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0FEA	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 621 :: 		
0x0FEC	0xAB03    ADD	R3, SP, #12
0x0FEE	0x9001    STR	R0, [SP, #4]
0x0FF0	0x4618    MOV	R0, R3
0x0FF2	0xF7FFFF43  BL	_RCC_GetClocksFrequency+0
0x0FF6	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 622 :: 		
; pclk1 start address is: 28 (R7)
0x0FF8	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 624 :: 		
0x0FFA	0x9C05    LDR	R4, [SP, #20]
0x0FFC	0x4B46    LDR	R3, [PC, #280]
0x0FFE	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x1002	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 625 :: 		
0x1004	0xB29B    UXTH	R3, R3
0x1006	0xEA450403  ORR	R4, R5, R3, LSL #0
0x100A	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 627 :: 		
0x100C	0x1D03    ADDS	R3, R0, #4
0x100E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 631 :: 		
0x1010	0x2400    MOVS	R4, #0
0x1012	0x6803    LDR	R3, [R0, #0]
0x1014	0xF3640300  BFI	R3, R4, #0, #1
0x1018	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 634 :: 		
; tmpreg start address is: 8 (R2)
0x101A	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 637 :: 		
0x101C	0x4B3F    LDR	R3, [PC, #252]
0x101E	0x429E    CMP	R6, R3
0x1020	0xD812    BHI	L_I2Cx_Init_Advanced115
;__Lib_I2C_12.c, 640 :: 		
0x1022	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x1024	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x1028	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 642 :: 		
0x102A	0x2C04    CMP	R4, #4
0x102C	0xD202    BCS	L__I2Cx_Init_Advanced144
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 645 :: 		
; result start address is: 12 (R3)
0x102E	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x1030	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 646 :: 		
0x1032	0xE7FF    B	L_I2Cx_Init_Advanced116
L__I2Cx_Init_Advanced144:
;__Lib_I2C_12.c, 642 :: 		
;__Lib_I2C_12.c, 646 :: 		
L_I2Cx_Init_Advanced116:
;__Lib_I2C_12.c, 648 :: 		
; result start address is: 16 (R4)
0x1034	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x1038	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 650 :: 		
0x103A	0xF2000420  ADDW	R4, R0, #32
0x103E	0x1C4B    ADDS	R3, R1, #1
0x1040	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x1042	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 651 :: 		
0x1044	0xB291    UXTH	R1, R2
0x1046	0xE03F    B	L_I2Cx_Init_Advanced117
L_I2Cx_Init_Advanced115:
;__Lib_I2C_12.c, 656 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x1048	0x2303    MOVS	R3, #3
0x104A	0xFB06F403  MUL	R4, R6, R3
0x104E	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x1052	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 659 :: 		
0x1056	0x2319    MOVS	R3, #25
0x1058	0xFB06F503  MUL	R5, R6, R3
0x105C	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x1060	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 661 :: 		
0x1064	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 663 :: 		
0x1068	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 665 :: 		
0x106C	0x1B3C    SUB	R4, R7, R4
0x106E	0x1AFB    SUB	R3, R7, R3
0x1070	0x429C    CMP	R4, R3
0x1072	0xD205    BCS	L_I2Cx_Init_Advanced118
;__Lib_I2C_12.c, 666 :: 		
0x1074	0x2303    MOVS	R3, #3
0x1076	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x1078	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x107C	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 667 :: 		
; result end address is: 16 (R4)
0x107E	0xE006    B	L_I2Cx_Init_Advanced119
L_I2Cx_Init_Advanced118:
;__Lib_I2C_12.c, 669 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x1080	0x2319    MOVS	R3, #25
0x1082	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x1084	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x1088	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 670 :: 		
0x108A	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 671 :: 		
L_I2Cx_Init_Advanced119:
;__Lib_I2C_12.c, 674 :: 		
; result start address is: 16 (R4)
0x108E	0xF64073FF  MOVW	R3, #4095
0x1092	0xEA040303  AND	R3, R4, R3, LSL #0
0x1096	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced145
;__Lib_I2C_12.c, 677 :: 		
0x1098	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 678 :: 		
0x109C	0xE7FF    B	L_I2Cx_Init_Advanced120
L__I2Cx_Init_Advanced145:
;__Lib_I2C_12.c, 674 :: 		
;__Lib_I2C_12.c, 678 :: 		
L_I2Cx_Init_Advanced120:
;__Lib_I2C_12.c, 680 :: 		
; result start address is: 16 (R4)
0x109E	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x10A2	0xB29B    UXTH	R3, R3
0x10A4	0x431A    ORRS	R2, R3
0x10A6	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 682 :: 		
0x10A8	0xF2000520  ADDW	R5, R0, #32
0x10AC	0xF240132C  MOVW	R3, #300
0x10B0	0xFB01F403  MUL	R4, R1, R3
0x10B4	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x10B6	0xF24033E8  MOVW	R3, #1000
0x10BA	0xFBB4F3F3  UDIV	R3, R4, R3
0x10BE	0xB29B    UXTH	R3, R3
0x10C0	0x1C5B    ADDS	R3, R3, #1
0x10C2	0xB29B    UXTH	R3, R3
0x10C4	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x10C6	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 683 :: 		
L_I2Cx_Init_Advanced117:
;__Lib_I2C_12.c, 685 :: 		
; tmpreg start address is: 4 (R1)
0x10C8	0xF200031C  ADDW	R3, R0, #28
0x10CC	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 687 :: 		
0x10CE	0x2300    MOVS	R3, #0
0x10D0	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 688 :: 		
0x10D2	0x2401    MOVS	R4, #1
0x10D4	0x6803    LDR	R3, [R0, #0]
0x10D6	0xF3640300  BFI	R3, R4, #0, #1
0x10DA	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 689 :: 		
L_end_I2Cx_Init_Advanced:
0x10DC	0xF8DDE000  LDR	LR, [SP, #0]
0x10E0	0xB008    ADD	SP, SP, #32
0x10E2	0x4770    BX	LR
0x10E4	0x54004000  	I2C1_CR1+0
0x10E8	0x03D44242  	RCC_APB1ENR+0
0x10EC	0x15350000  	_I2C1_Start+0
0x10F0	0x00CC2000  	_I2C_Start_Ptr+0
0x10F4	0x11E10000  	_I2C1_Read+0
0x10F8	0x00D02000  	_I2C_Read_Ptr+0
0x10FC	0x11990000  	_I2C1_Write+0
0x1100	0x00D42000  	_I2C_Write_Ptr+0
0x1104	0x58004000  	I2C2_CR1+0
0x1108	0x03D84242  	RCC_APB1ENR+0
0x110C	0x0F6D0000  	_I2C2_Start+0
0x1110	0x11BD0000  	_I2C2_Read+0
0x1114	0x12050000  	_I2C2_Write+0
0x1118	0x4240000F  	#1000000
0x111C	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0E7C	0xB082    SUB	SP, SP, #8
0x0E7E	0xF8CDE000  STR	LR, [SP, #0]
0x0E82	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x0E84	0x4619    MOV	R1, R3
0x0E86	0x9101    STR	R1, [SP, #4]
0x0E88	0xF7FFFBA6  BL	_Get_Fosc_kHz+0
0x0E8C	0xF24031E8  MOVW	R1, #1000
0x0E90	0xFB00F201  MUL	R2, R0, R1
0x0E94	0x9901    LDR	R1, [SP, #4]
0x0E96	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x0E98	0x491F    LDR	R1, [PC, #124]
0x0E9A	0x7809    LDRB	R1, [R1, #0]
0x0E9C	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0EA0	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x0EA2	0x491E    LDR	R1, [PC, #120]
0x0EA4	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0EA6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0EA8	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x0EAA	0x1D1A    ADDS	R2, R3, #4
0x0EAC	0x6819    LDR	R1, [R3, #0]
0x0EAE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0EB0	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x0EB2	0x4919    LDR	R1, [PC, #100]
0x0EB4	0x8809    LDRH	R1, [R1, #0]
0x0EB6	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0EBA	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x0EBC	0x4917    LDR	R1, [PC, #92]
0x0EBE	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0EC0	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0EC2	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x0EC4	0xF2030208  ADDW	R2, R3, #8
0x0EC8	0x1D19    ADDS	R1, R3, #4
0x0ECA	0x6809    LDR	R1, [R1, #0]
0x0ECC	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0ECE	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x0ED0	0x4911    LDR	R1, [PC, #68]
0x0ED2	0x8809    LDRH	R1, [R1, #0]
0x0ED4	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0ED8	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x0EDA	0x4910    LDR	R1, [PC, #64]
0x0EDC	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0EDE	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0EE0	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x0EE2	0xF203020C  ADDW	R2, R3, #12
0x0EE6	0x1D19    ADDS	R1, R3, #4
0x0EE8	0x6809    LDR	R1, [R1, #0]
0x0EEA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0EEC	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x0EEE	0x490A    LDR	R1, [PC, #40]
0x0EF0	0x8809    LDRH	R1, [R1, #0]
0x0EF2	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x0EF6	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x0EF8	0x4909    LDR	R1, [PC, #36]
0x0EFA	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0EFC	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0EFE	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x0F00	0xF2030210  ADDW	R2, R3, #16
0x0F04	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0F08	0x6809    LDR	R1, [R1, #0]
0x0F0A	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0F0E	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x0F10	0xF8DDE000  LDR	LR, [SP, #0]
0x0F14	0xB002    ADD	SP, SP, #8
0x0F16	0x4770    BX	LR
0x0F18	0x10044002  	RCC_CFGRbits+0
0x0F1C	0x262D0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0F20	0x265C0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x05D8	0x4801    LDR	R0, [PC, #4]
0x05DA	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x05DC	0x4770    BX	LR
0x05DE	0xBF00    NOP
0x05E0	0x00BC2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0778	0xB081    SUB	SP, SP, #4
0x077A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x077E	0x2201    MOVS	R2, #1
0x0780	0xB252    SXTB	R2, R2
0x0782	0x493E    LDR	R1, [PC, #248]
0x0784	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0786	0xF2000168  ADDW	R1, R0, #104
0x078A	0x680B    LDR	R3, [R1, #0]
0x078C	0xF06F6100  MVN	R1, #134217728
0x0790	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0794	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0796	0xF0036100  AND	R1, R3, #134217728
0x079A	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x079C	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x079E	0xF0024100  AND	R1, R2, #-2147483648
0x07A2	0xF1B14F00  CMP	R1, #-2147483648
0x07A6	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x07A8	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x07AA	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x07AC	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x07AE	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x07B0	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x07B2	0xF4042170  AND	R1, R4, #983040
0x07B6	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x07B8	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x07BA	0xF64F71FF  MOVW	R1, #65535
0x07BE	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x07C2	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x07C4	0xF4041140  AND	R1, R4, #3145728
0x07C8	0xF5B11F40  CMP	R1, #3145728
0x07CC	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x07CE	0xF06F6170  MVN	R1, #251658240
0x07D2	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x07D6	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x07D8	0x492A    LDR	R1, [PC, #168]
0x07DA	0x680A    LDR	R2, [R1, #0]
0x07DC	0xF06F6170  MVN	R1, #251658240
0x07E0	0x400A    ANDS	R2, R1
0x07E2	0x4928    LDR	R1, [PC, #160]
0x07E4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x07E6	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x07E8	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x07EA	0xF4041180  AND	R1, R4, #1048576
0x07EE	0xF5B11F80  CMP	R1, #1048576
0x07F2	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x07F4	0xF04F0103  MOV	R1, #3
0x07F8	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x07FA	0x43C9    MVN	R1, R1
0x07FC	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0800	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0804	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0806	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0808	0x0D61    LSRS	R1, R4, #21
0x080A	0x0109    LSLS	R1, R1, #4
0x080C	0xFA05F101  LSL	R1, R5, R1
0x0810	0x43C9    MVN	R1, R1
0x0812	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0814	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0818	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x081A	0x0D61    LSRS	R1, R4, #21
0x081C	0x0109    LSLS	R1, R1, #4
0x081E	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0822	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0824	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0826	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x082A	0xF1B14F00  CMP	R1, #-2147483648
0x082E	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0830	0x4913    LDR	R1, [PC, #76]
0x0832	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0834	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0836	0x4913    LDR	R1, [PC, #76]
0x0838	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x083A	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x083E	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0840	0xEA4F018A  LSL	R1, R10, #2
0x0844	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0848	0x6809    LDR	R1, [R1, #0]
0x084A	0xF1B13FFF  CMP	R1, #-1
0x084E	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0850	0xF1090134  ADD	R1, R9, #52
0x0854	0xEA4F038A  LSL	R3, R10, #2
0x0858	0x18C9    ADDS	R1, R1, R3
0x085A	0x6809    LDR	R1, [R1, #0]
0x085C	0x460A    MOV	R2, R1
0x085E	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0862	0x6809    LDR	R1, [R1, #0]
0x0864	0x4608    MOV	R0, R1
0x0866	0x4611    MOV	R1, R2
0x0868	0xF7FFFEBC  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x086C	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0870	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0872	0xF8DDE000  LDR	LR, [SP, #0]
0x0876	0xB001    ADD	SP, SP, #4
0x0878	0x4770    BX	LR
0x087A	0xBF00    NOP
0x087C	0x03004242  	RCC_APB2ENRbits+0
0x0880	0x001C4001  	AFIO_MAPR2+0
0x0884	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x05E4	0xB083    SUB	SP, SP, #12
0x05E6	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x05EA	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x05EE	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x05F0	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x05F2	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x05F6	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x05F8	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x05FA	0x4A19    LDR	R2, [PC, #100]
0x05FC	0x9202    STR	R2, [SP, #8]
0x05FE	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0600	0x4A18    LDR	R2, [PC, #96]
0x0602	0x9202    STR	R2, [SP, #8]
0x0604	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0606	0x4A18    LDR	R2, [PC, #96]
0x0608	0x9202    STR	R2, [SP, #8]
0x060A	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x060C	0x4A17    LDR	R2, [PC, #92]
0x060E	0x9202    STR	R2, [SP, #8]
0x0610	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x0612	0x4A17    LDR	R2, [PC, #92]
0x0614	0x9202    STR	R2, [SP, #8]
0x0616	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0618	0x4A16    LDR	R2, [PC, #88]
0x061A	0x9202    STR	R2, [SP, #8]
0x061C	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x061E	0x4A16    LDR	R2, [PC, #88]
0x0620	0x9202    STR	R2, [SP, #8]
0x0622	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0624	0x2800    CMP	R0, #0
0x0626	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0628	0x2801    CMP	R0, #1
0x062A	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x062C	0x2802    CMP	R0, #2
0x062E	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0630	0x2803    CMP	R0, #3
0x0632	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0634	0x2804    CMP	R0, #4
0x0636	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0638	0x2805    CMP	R0, #5
0x063A	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x063C	0x2806    CMP	R0, #6
0x063E	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0640	0x2201    MOVS	R2, #1
0x0642	0xB212    SXTH	R2, R2
0x0644	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0646	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x064A	0x9802    LDR	R0, [SP, #8]
0x064C	0x460A    MOV	R2, R1
0x064E	0xF8BD1004  LDRH	R1, [SP, #4]
0x0652	0xF7FFFDC3  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0656	0xF8DDE000  LDR	LR, [SP, #0]
0x065A	0xB003    ADD	SP, SP, #12
0x065C	0x4770    BX	LR
0x065E	0xBF00    NOP
0x0660	0x08004001  	#1073809408
0x0664	0x0C004001  	#1073810432
0x0668	0x10004001  	#1073811456
0x066C	0x14004001  	#1073812480
0x0670	0x18004001  	#1073813504
0x0674	0x1C004001  	#1073814528
0x0678	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
0x01DE	0xF8CDE000  STR	LR, [SP, #0]
0x01E2	0xB28C    UXTH	R4, R1
0x01E4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01E6	0x4B77    LDR	R3, [PC, #476]
0x01E8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01EC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01EE	0x4618    MOV	R0, R3
0x01F0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01F4	0xF1B40FFF  CMP	R4, #255
0x01F8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01FA	0x4B73    LDR	R3, [PC, #460]
0x01FC	0x429D    CMP	R5, R3
0x01FE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0200	0xF04F3333  MOV	R3, #858993459
0x0204	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0206	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0208	0x2D42    CMP	R5, #66
0x020A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x020C	0xF04F3344  MOV	R3, #1145324612
0x0210	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0212	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0214	0xF64F73FF  MOVW	R3, #65535
0x0218	0x429C    CMP	R4, R3
0x021A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x021C	0x4B6A    LDR	R3, [PC, #424]
0x021E	0x429D    CMP	R5, R3
0x0220	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0222	0xF04F3333  MOV	R3, #858993459
0x0226	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0228	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x022A	0xF04F3333  MOV	R3, #858993459
0x022E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0230	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0232	0x2D42    CMP	R5, #66
0x0234	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0236	0xF04F3344  MOV	R3, #1145324612
0x023A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x023C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x023E	0xF04F3344  MOV	R3, #1145324612
0x0242	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0244	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0246	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0248	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x024A	0xF0050301  AND	R3, R5, #1
0x024E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0250	0x2100    MOVS	R1, #0
0x0252	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0254	0xF0050302  AND	R3, R5, #2
0x0258	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x025A	0xF40573C0  AND	R3, R5, #384
0x025E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0260	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0262	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0264	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0266	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0268	0xF0050304  AND	R3, R5, #4
0x026C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x026E	0xF0050320  AND	R3, R5, #32
0x0272	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0276	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x027A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x027C	0xF0050308  AND	R3, R5, #8
0x0280	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0282	0xF0050320  AND	R3, R5, #32
0x0286	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0288	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x028A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x028E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0290	0x4B4E    LDR	R3, [PC, #312]
0x0292	0xEA050303  AND	R3, R5, R3, LSL #0
0x0296	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0298	0x2003    MOVS	R0, #3
0x029A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x029C	0xF4057300  AND	R3, R5, #512
0x02A0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02A2	0x2002    MOVS	R0, #2
0x02A4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02A6	0xF4056380  AND	R3, R5, #1024
0x02AA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02AC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02AE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02B0	0xF005030C  AND	R3, R5, #12
0x02B4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02B6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02B8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02BA	0xF00403FF  AND	R3, R4, #255
0x02BE	0xB29B    UXTH	R3, R3
0x02C0	0x2B00    CMP	R3, #0
0x02C2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02C4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02C6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02C8	0xFA1FF884  UXTH	R8, R4
0x02CC	0x4632    MOV	R2, R6
0x02CE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02D0	0x2808    CMP	R0, #8
0x02D2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02D4	0xF04F0301  MOV	R3, #1
0x02D8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02DC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02E0	0x42A3    CMP	R3, R4
0x02E2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02E4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02E6	0xF04F030F  MOV	R3, #15
0x02EA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02EC	0x43DB    MVN	R3, R3
0x02EE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02F2	0xFA01F305  LSL	R3, R1, R5
0x02F6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02FA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02FC	0xF4067381  AND	R3, R6, #258
0x0300	0xF5B37F81  CMP	R3, #258
0x0304	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0306	0xF2020414  ADDW	R4, R2, #20
0x030A	0xF04F0301  MOV	R3, #1
0x030E	0x4083    LSLS	R3, R0
0x0310	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0312	0xF0060382  AND	R3, R6, #130
0x0316	0x2B82    CMP	R3, #130
0x0318	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x031A	0xF2020410  ADDW	R4, R2, #16
0x031E	0xF04F0301  MOV	R3, #1
0x0322	0x4083    LSLS	R3, R0
0x0324	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0326	0x462F    MOV	R7, R5
0x0328	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x032A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x032C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x032E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0330	0xFA1FF088  UXTH	R0, R8
0x0334	0x460F    MOV	R7, R1
0x0336	0x4631    MOV	R1, R6
0x0338	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x033A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x033C	0x460F    MOV	R7, R1
0x033E	0x4629    MOV	R1, R5
0x0340	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0342	0xF1B00FFF  CMP	R0, #255
0x0346	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0348	0x1D33    ADDS	R3, R6, #4
0x034A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x034E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0350	0x2A08    CMP	R2, #8
0x0352	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0354	0xF2020408  ADDW	R4, R2, #8
0x0358	0xF04F0301  MOV	R3, #1
0x035C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0360	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0364	0x42A3    CMP	R3, R4
0x0366	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0368	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x036A	0xF04F030F  MOV	R3, #15
0x036E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0370	0x43DB    MVN	R3, R3
0x0372	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0376	0xFA07F305  LSL	R3, R7, R5
0x037A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x037E	0xF4017381  AND	R3, R1, #258
0x0382	0xF5B37F81  CMP	R3, #258
0x0386	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0388	0xF2060514  ADDW	R5, R6, #20
0x038C	0xF2020408  ADDW	R4, R2, #8
0x0390	0xF04F0301  MOV	R3, #1
0x0394	0x40A3    LSLS	R3, R4
0x0396	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0398	0xF0010382  AND	R3, R1, #130
0x039C	0x2B82    CMP	R3, #130
0x039E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03A0	0xF2060510  ADDW	R5, R6, #16
0x03A4	0xF2020408  ADDW	R4, R2, #8
0x03A8	0xF04F0301  MOV	R3, #1
0x03AC	0x40A3    LSLS	R3, R4
0x03AE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03B0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03B2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03B4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03B6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03B8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03BC	0xF8DDE000  LDR	LR, [SP, #0]
0x03C0	0xB001    ADD	SP, SP, #4
0x03C2	0x4770    BX	LR
0x03C4	0xFC00FFFF  	#-1024
0x03C8	0x00140008  	#524308
0x03CC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0152	0x4919    LDR	R1, [PC, #100]
0x0154	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0158	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x015A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x015C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x015E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0160	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0162	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0164	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0166	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0168	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x016A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x016C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x016E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0170	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0172	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0174	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0176	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x017A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x017C	0x490F    LDR	R1, [PC, #60]
0x017E	0x4288    CMP	R0, R1
0x0180	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0182	0x490F    LDR	R1, [PC, #60]
0x0184	0x4288    CMP	R0, R1
0x0186	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0188	0x490E    LDR	R1, [PC, #56]
0x018A	0x4288    CMP	R0, R1
0x018C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x018E	0x490E    LDR	R1, [PC, #56]
0x0190	0x4288    CMP	R0, R1
0x0192	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0194	0x490D    LDR	R1, [PC, #52]
0x0196	0x4288    CMP	R0, R1
0x0198	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x019A	0x490D    LDR	R1, [PC, #52]
0x019C	0x4288    CMP	R0, R1
0x019E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01A0	0x490C    LDR	R1, [PC, #48]
0x01A2	0x4288    CMP	R0, R1
0x01A4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01A6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01A8	0x490B    LDR	R1, [PC, #44]
0x01AA	0x6809    LDR	R1, [R1, #0]
0x01AC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01B0	0x4909    LDR	R1, [PC, #36]
0x01B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01B4	0xB001    ADD	SP, SP, #4
0x01B6	0x4770    BX	LR
0x01B8	0xFC00FFFF  	#-1024
0x01BC	0x08004001  	#1073809408
0x01C0	0x0C004001  	#1073810432
0x01C4	0x10004001  	#1073811456
0x01C8	0x14004001  	#1073812480
0x01CC	0x18004001  	#1073813504
0x01D0	0x1C004001  	#1073814528
0x01D4	0x20004001  	#1073815552
0x01D8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
easymx_v7_STM32F107VC__i2cInit_2:
;__em_f107vc_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1B0C	0xB081    SUB	SP, SP, #4
0x1B0E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_i2c.c, 37 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x1B12	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1B14	0x4608    MOV	R0, R1
0x1B16	0x4904    LDR	R1, [PC, #16]
0x1B18	0xF7FFFD98  BL	_I2C1_Init_Advanced+0
;__em_f107vc_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x1B1C	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x1B1E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B22	0xB001    ADD	SP, SP, #4
0x1B24	0x4770    BX	LR
0x1B26	0xBF00    NOP
0x1B28	0x24300000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F107VC__i2cInit_2
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1B2C	0xB081    SUB	SP, SP, #4
0x1B2E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x1B32	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x1B34	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1B36	0xF7FFFF91  BL	easymx_v7_STM32F107VC__log_init1+0
0x1B3A	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x1B3C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1B3E	0xF7FFFF55  BL	easymx_v7_STM32F107VC__log_init2+0
0x1B42	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x1B44	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1B46	0xF7FFFF6D  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x1B4A	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x1B4C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1B4E	0xF7FFFFB1  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x1B52	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x1B54	0x2001    MOVS	R0, #1
0x1B56	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1B58	0x2800    CMP	R0, #0
0x1B5A	0xD0EB    BEQ	L_mikrobus_logInit90
0x1B5C	0x2801    CMP	R0, #1
0x1B5E	0xD0ED    BEQ	L_mikrobus_logInit91
0x1B60	0x2820    CMP	R0, #32
0x1B62	0xD0EF    BEQ	L_mikrobus_logInit92
0x1B64	0x2830    CMP	R0, #48
0x1B66	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1B68	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x1B6A	0xF8DDE000  LDR	LR, [SP, #0]
0x1B6E	0xB001    ADD	SP, SP, #4
0x1B70	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1A5C	0xB081    SUB	SP, SP, #4
0x1A5E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x1A62	0x4909    LDR	R1, [PC, #36]
0x1A64	0xB402    PUSH	(R1)
0x1A66	0xF2400300  MOVW	R3, #0
0x1A6A	0xF2400200  MOVW	R2, #0
0x1A6E	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1A72	0xF7FFFE15  BL	_UART3_Init_Advanced+0
0x1A76	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x1A78	0x4A04    LDR	R2, [PC, #16]
0x1A7A	0x4905    LDR	R1, [PC, #20]
0x1A7C	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x1A7E	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x1A80	0xF8DDE000  LDR	LR, [SP, #0]
0x1A84	0xB001    ADD	SP, SP, #4
0x1A86	0x4770    BX	LR
0x1A88	0x249C0000  	__GPIO_MODULE_USART3_PD89+0
0x1A8C	0x16050000  	_UART3_Write+0
0x1A90	0x00AC2000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x16A0	0xB081    SUB	SP, SP, #4
0x16A2	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x16A6	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x16A8	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x16AA	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x16AC	0xB408    PUSH	(R3)
0x16AE	0xB293    UXTH	R3, R2
0x16B0	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x16B2	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x16B4	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x16B6	0xF7FFFE0B  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x16BA	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x16BC	0xF8DDE000  LDR	LR, [SP, #0]
0x16C0	0xB001    ADD	SP, SP, #4
0x16C2	0x4770    BX	LR
0x16C4	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x12D0	0xB089    SUB	SP, SP, #36
0x12D2	0xF8CDE000  STR	LR, [SP, #0]
0x12D6	0x4683    MOV	R11, R0
0x12D8	0xB298    UXTH	R0, R3
0x12DA	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x12DC	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x12E0	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x12E2	0xAC04    ADD	R4, SP, #16
0x12E4	0xF8AD1004  STRH	R1, [SP, #4]
0x12E8	0xF8AD0008  STRH	R0, [SP, #8]
0x12EC	0x4620    MOV	R0, R4
0x12EE	0xF7FFFDC5  BL	_RCC_GetClocksFrequency+0
0x12F2	0xF8BD0008  LDRH	R0, [SP, #8]
0x12F6	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x12FA	0x4C64    LDR	R4, [PC, #400]
0x12FC	0x45A3    CMP	R11, R4
0x12FE	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x1300	0x2501    MOVS	R5, #1
0x1302	0xB26D    SXTB	R5, R5
0x1304	0x4C62    LDR	R4, [PC, #392]
0x1306	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x1308	0x4D62    LDR	R5, [PC, #392]
0x130A	0x4C63    LDR	R4, [PC, #396]
0x130C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x130E	0x4D63    LDR	R5, [PC, #396]
0x1310	0x4C63    LDR	R4, [PC, #396]
0x1312	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x1314	0x4D63    LDR	R5, [PC, #396]
0x1316	0x4C64    LDR	R4, [PC, #400]
0x1318	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x131A	0x4D64    LDR	R5, [PC, #400]
0x131C	0x4C64    LDR	R4, [PC, #400]
0x131E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x1320	0x9C07    LDR	R4, [SP, #28]
0x1322	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x1324	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x1326	0x4C63    LDR	R4, [PC, #396]
0x1328	0x45A3    CMP	R11, R4
0x132A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x132C	0x2501    MOVS	R5, #1
0x132E	0xB26D    SXTB	R5, R5
0x1330	0x4C61    LDR	R4, [PC, #388]
0x1332	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x1334	0x4D61    LDR	R5, [PC, #388]
0x1336	0x4C58    LDR	R4, [PC, #352]
0x1338	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x133A	0x4D61    LDR	R5, [PC, #388]
0x133C	0x4C58    LDR	R4, [PC, #352]
0x133E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x1340	0x4D60    LDR	R5, [PC, #384]
0x1342	0x4C59    LDR	R4, [PC, #356]
0x1344	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x1346	0x4D60    LDR	R5, [PC, #384]
0x1348	0x4C59    LDR	R4, [PC, #356]
0x134A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x134C	0x9C06    LDR	R4, [SP, #24]
0x134E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x1350	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x1352	0x4C5E    LDR	R4, [PC, #376]
0x1354	0x45A3    CMP	R11, R4
0x1356	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x1358	0x2501    MOVS	R5, #1
0x135A	0xB26D    SXTB	R5, R5
0x135C	0x4C5C    LDR	R4, [PC, #368]
0x135E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x1360	0x4D5C    LDR	R5, [PC, #368]
0x1362	0x4C4D    LDR	R4, [PC, #308]
0x1364	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x1366	0x4D5C    LDR	R5, [PC, #368]
0x1368	0x4C4D    LDR	R4, [PC, #308]
0x136A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x136C	0x4D5B    LDR	R5, [PC, #364]
0x136E	0x4C4E    LDR	R4, [PC, #312]
0x1370	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x1372	0x4D5B    LDR	R5, [PC, #364]
0x1374	0x4C4E    LDR	R4, [PC, #312]
0x1376	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x1378	0x9C06    LDR	R4, [SP, #24]
0x137A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x137C	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x137E	0x4C59    LDR	R4, [PC, #356]
0x1380	0x45A3    CMP	R11, R4
0x1382	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x1384	0x2501    MOVS	R5, #1
0x1386	0xB26D    SXTB	R5, R5
0x1388	0x4C57    LDR	R4, [PC, #348]
0x138A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x138C	0x4D57    LDR	R5, [PC, #348]
0x138E	0x4C42    LDR	R4, [PC, #264]
0x1390	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x1392	0x4D57    LDR	R5, [PC, #348]
0x1394	0x4C42    LDR	R4, [PC, #264]
0x1396	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x1398	0x4D56    LDR	R5, [PC, #344]
0x139A	0x4C43    LDR	R4, [PC, #268]
0x139C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x139E	0x4D56    LDR	R5, [PC, #344]
0x13A0	0x4C43    LDR	R4, [PC, #268]
0x13A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x13A4	0x9C06    LDR	R4, [SP, #24]
0x13A6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x13A8	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x13AA	0x4C54    LDR	R4, [PC, #336]
0x13AC	0x45A3    CMP	R11, R4
0x13AE	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x13B0	0x2501    MOVS	R5, #1
0x13B2	0xB26D    SXTB	R5, R5
0x13B4	0x4C52    LDR	R4, [PC, #328]
0x13B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x13B8	0x4D52    LDR	R5, [PC, #328]
0x13BA	0x4C37    LDR	R4, [PC, #220]
0x13BC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x13BE	0x4D52    LDR	R5, [PC, #328]
0x13C0	0x4C37    LDR	R4, [PC, #220]
0x13C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x13C4	0x4D51    LDR	R5, [PC, #324]
0x13C6	0x4C38    LDR	R4, [PC, #224]
0x13C8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x13CA	0x4D51    LDR	R5, [PC, #324]
0x13CC	0x4C38    LDR	R4, [PC, #224]
0x13CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x13D0	0x9C06    LDR	R4, [SP, #24]
0x13D2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x13D4	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x13D8	0xF8AD0008  STRH	R0, [SP, #8]
0x13DC	0x4630    MOV	R0, R6
0x13DE	0xF7FFF9CB  BL	_GPIO_Alternate_Function_Enable+0
0x13E2	0xF8BD0008  LDRH	R0, [SP, #8]
0x13E6	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x13EA	0xF10B0510  ADD	R5, R11, #16
0x13EE	0x2400    MOVS	R4, #0
0x13F0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x13F2	0xF10B0510  ADD	R5, R11, #16
0x13F6	0x682C    LDR	R4, [R5, #0]
0x13F8	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x13FA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x13FC	0xF10B050C  ADD	R5, R11, #12
0x1400	0x2400    MOVS	R4, #0
0x1402	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x1404	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x1406	0xF4406080  ORR	R0, R0, #1024
0x140A	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x140C	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x140E	0xF10B050C  ADD	R5, R11, #12
0x1412	0x682C    LDR	R4, [R5, #0]
0x1414	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x1416	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x1418	0xF10B060C  ADD	R6, R11, #12
0x141C	0x2501    MOVS	R5, #1
0x141E	0x6834    LDR	R4, [R6, #0]
0x1420	0xF365344D  BFI	R4, R5, #13, #1
0x1424	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x1426	0xF10B060C  ADD	R6, R11, #12
0x142A	0x2501    MOVS	R5, #1
0x142C	0x6834    LDR	R4, [R6, #0]
0x142E	0xF36504C3  BFI	R4, R5, #3, #1
0x1432	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x1434	0xF10B060C  ADD	R6, R11, #12
0x1438	0x2501    MOVS	R5, #1
0x143A	0x6834    LDR	R4, [R6, #0]
0x143C	0xF3650482  BFI	R4, R5, #2, #1
0x1440	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x1442	0xF10B0514  ADD	R5, R11, #20
0x1446	0x2400    MOVS	R4, #0
0x1448	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x144A	0x9D03    LDR	R5, [SP, #12]
0x144C	0x2419    MOVS	R4, #25
0x144E	0x4365    MULS	R5, R4, R5
0x1450	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x1454	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x1458	0x2464    MOVS	R4, #100
0x145A	0xFBB7F4F4  UDIV	R4, R7, R4
0x145E	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x1460	0x0935    LSRS	R5, R6, #4
0x1462	0x2464    MOVS	R4, #100
0x1464	0x436C    MULS	R4, R5, R4
0x1466	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x1468	0x0124    LSLS	R4, R4, #4
0x146A	0xF2040532  ADDW	R5, R4, #50
0x146E	0x2464    MOVS	R4, #100
0x1470	0xFBB5F4F4  UDIV	R4, R5, R4
0x1474	0xF004040F  AND	R4, R4, #15
0x1478	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x147C	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x1480	0xB2A4    UXTH	R4, R4
0x1482	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x1484	0xF8DDE000  LDR	LR, [SP, #0]
0x1488	0xB009    ADD	SP, SP, #36
0x148A	0x4770    BX	LR
0x148C	0x38004001  	USART1_SR+0
0x1490	0x03384242  	RCC_APB2ENR+0
0x1494	0x15E90000  	_UART1_Write+0
0x1498	0x00D82000  	_UART_Wr_Ptr+0
0x149C	0x11390000  	_UART1_Read+0
0x14A0	0x00DC2000  	_UART_Rd_Ptr+0
0x14A4	0x11210000  	_UART1_Data_Ready+0
0x14A8	0x00E02000  	_UART_Rdy_Ptr+0
0x14AC	0x0F250000  	_UART1_Tx_Idle+0
0x14B0	0x00E42000  	_UART_Tx_Idle_Ptr+0
0x14B4	0x44004000  	USART2_SR+0
0x14B8	0x03C44242  	RCC_APB1ENR+0
0x14BC	0x16690000  	_UART2_Write+0
0x14C0	0x0F550000  	_UART2_Read+0
0x14C4	0x0F3D0000  	_UART2_Data_Ready+0
0x14C8	0x12590000  	_UART2_Tx_Idle+0
0x14CC	0x48004000  	USART3_SR+0
0x14D0	0x03C84242  	RCC_APB1ENR+0
0x14D4	0x16050000  	_UART3_Write+0
0x14D8	0x12410000  	_UART3_Read+0
0x14DC	0x12290000  	_UART3_Data_Ready+0
0x14E0	0x12710000  	_UART3_Tx_Idle+0
0x14E4	0x4C004000  	UART4_SR+0
0x14E8	0x03CC4242  	RCC_APB1ENR+0
0x14EC	0x16850000  	_UART4_Write+0
0x14F0	0x12B90000  	_UART4_Read+0
0x14F4	0x12A10000  	_UART4_Data_Ready+0
0x14F8	0x12890000  	_UART4_Tx_Idle+0
0x14FC	0x50004000  	UART5_SR+0
0x1500	0x03D04242  	RCC_APB1ENR+0
0x1504	0x16C90000  	_UART5_Write+0
0x1508	0x11810000  	_UART5_Read+0
0x150C	0x11690000  	_UART5_Data_Ready+0
0x1510	0x11510000  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x19EC	0xB081    SUB	SP, SP, #4
0x19EE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x19F2	0x4909    LDR	R1, [PC, #36]
0x19F4	0xB402    PUSH	(R1)
0x19F6	0xF2400300  MOVW	R3, #0
0x19FA	0xF2400200  MOVW	R2, #0
0x19FE	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1A02	0xF7FFFDDD  BL	_UART2_Init_Advanced+0
0x1A06	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x1A08	0x4A04    LDR	R2, [PC, #16]
0x1A0A	0x4905    LDR	R1, [PC, #20]
0x1A0C	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x1A0E	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x1A10	0xF8DDE000  LDR	LR, [SP, #0]
0x1A14	0xB001    ADD	SP, SP, #4
0x1A16	0x4770    BX	LR
0x1A18	0x23C40000  	__GPIO_MODULE_USART2_PD56+0
0x1A1C	0x16690000  	_UART2_Write+0
0x1A20	0x00AC2000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x15C0	0xB081    SUB	SP, SP, #4
0x15C2	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x15C6	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x15C8	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x15CA	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x15CC	0xB408    PUSH	(R3)
0x15CE	0xB293    UXTH	R3, R2
0x15D0	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x15D2	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x15D4	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x15D6	0xF7FFFE7B  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x15DA	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x15DC	0xF8DDE000  LDR	LR, [SP, #0]
0x15E0	0xB001    ADD	SP, SP, #4
0x15E2	0x4770    BX	LR
0x15E4	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x1A24	0xB081    SUB	SP, SP, #4
0x1A26	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x1A2A	0x4909    LDR	R1, [PC, #36]
0x1A2C	0xB402    PUSH	(R1)
0x1A2E	0xF2400300  MOVW	R3, #0
0x1A32	0xF2400200  MOVW	R2, #0
0x1A36	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1A3A	0xF7FFFD87  BL	_UART1_Init_Advanced+0
0x1A3E	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x1A40	0x4A04    LDR	R2, [PC, #16]
0x1A42	0x4905    LDR	R1, [PC, #20]
0x1A44	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x1A46	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x1A48	0xF8DDE000  LDR	LR, [SP, #0]
0x1A4C	0xB001    ADD	SP, SP, #4
0x1A4E	0x4770    BX	LR
0x1A50	0x25080000  	__GPIO_MODULE_USART1_PA9_10+0
0x1A54	0x15E90000  	_UART1_Write+0
0x1A58	0x00AC2000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x154C	0xB081    SUB	SP, SP, #4
0x154E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1552	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x1554	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x1556	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1558	0xB408    PUSH	(R3)
0x155A	0xB293    UXTH	R3, R2
0x155C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x155E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1560	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1562	0xF7FFFEB5  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x1566	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x1568	0xF8DDE000  LDR	LR, [SP, #0]
0x156C	0xB001    ADD	SP, SP, #4
0x156E	0x4770    BX	LR
0x1570	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x1AB4	0xB081    SUB	SP, SP, #4
0x1AB6	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1ABA	0x4909    LDR	R1, [PC, #36]
0x1ABC	0xB402    PUSH	(R1)
0x1ABE	0xF2400300  MOVW	R3, #0
0x1AC2	0xF2400200  MOVW	R2, #0
0x1AC6	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1ACA	0xF7FFFD79  BL	_UART2_Init_Advanced+0
0x1ACE	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x1AD0	0x4A04    LDR	R2, [PC, #16]
0x1AD2	0x4905    LDR	R1, [PC, #20]
0x1AD4	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x1AD6	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x1AD8	0xF8DDE000  LDR	LR, [SP, #0]
0x1ADC	0xB001    ADD	SP, SP, #4
0x1ADE	0x4770    BX	LR
0x1AE0	0x23C40000  	__GPIO_MODULE_USART2_PD56+0
0x1AE4	0x16690000  	_UART2_Write+0
0x1AE8	0x00AC2000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x1ED8	0xB083    SUB	SP, SP, #12
0x1EDA	0xF8CDE000  STR	LR, [SP, #0]
0x1EDE	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x1EE0	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x1EE2	0x220D    MOVS	R2, #13
0x1EE4	0xF88D2008  STRB	R2, [SP, #8]
0x1EE8	0x220A    MOVS	R2, #10
0x1EEA	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x1EEE	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x1EF0	0xF7FFFDFC  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x1EF4	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1EF6	0x7802    LDRB	R2, [R0, #0]
0x1EF8	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x1EFA	0x9001    STR	R0, [SP, #4]
0x1EFC	0xF7FFFDF6  BL	easymx_v7_STM32F107VC__log_write+0
0x1F00	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x1F02	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x1F04	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x1F06	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1F08	0x7802    LDRB	R2, [R0, #0]
0x1F0A	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x1F0C	0x9001    STR	R0, [SP, #4]
0x1F0E	0xF7FFFDED  BL	easymx_v7_STM32F107VC__log_write+0
0x1F12	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x1F14	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x1F16	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x1F18	0xAA02    ADD	R2, SP, #8
0x1F1A	0x4610    MOV	R0, R2
0x1F1C	0xF7FFFDE6  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x1F20	0xF10D0209  ADD	R2, SP, #9
0x1F24	0x4610    MOV	R0, R2
0x1F26	0xF7FFFDE1  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x1F2A	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x1F2C	0x2006    MOVS	R0, #6
0x1F2E	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x1F30	0x2900    CMP	R1, #0
0x1F32	0xD0DD    BEQ	L_mikrobus_logWrite97
0x1F34	0x2901    CMP	R1, #1
0x1F36	0xD0DE    BEQ	L_mikrobus_logWrite98
0x1F38	0x2902    CMP	R1, #2
0x1F3A	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x1F3C	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x1F3E	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x1F40	0xF8DDE000  LDR	LR, [SP, #0]
0x1F44	0xB003    ADD	SP, SP, #12
0x1F46	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1AEC	0xB081    SUB	SP, SP, #4
0x1AEE	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x1AF2	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1AF4	0xB2CC    UXTB	R4, R1
0x1AF6	0xB2A0    UXTH	R0, R4
0x1AF8	0x4C03    LDR	R4, [PC, #12]
0x1AFA	0x6824    LDR	R4, [R4, #0]
0x1AFC	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x1AFE	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x1B00	0xF8DDE000  LDR	LR, [SP, #0]
0x1B04	0xB001    ADD	SP, SP, #4
0x1B06	0x4770    BX	LR
0x1B08	0x00AC2000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x15E8	0xB081    SUB	SP, SP, #4
0x15EA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x15EE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x15F0	0x4803    LDR	R0, [PC, #12]
0x15F2	0xF7FFFF8F  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x15F6	0xF8DDE000  LDR	LR, [SP, #0]
0x15FA	0xB001    ADD	SP, SP, #4
0x15FC	0x4770    BX	LR
0x15FE	0xBF00    NOP
0x1600	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1514	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x1516	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x151A	0x4601    MOV	R1, R0
0x151C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x1520	0x680B    LDR	R3, [R1, #0]
0x1522	0xF3C312C0  UBFX	R2, R3, #7, #1
0x1526	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x1528	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x152A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x152C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x152E	0xB001    ADD	SP, SP, #4
0x1530	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x1668	0xB081    SUB	SP, SP, #4
0x166A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x166E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1670	0x4803    LDR	R0, [PC, #12]
0x1672	0xF7FFFF4F  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x1676	0xF8DDE000  LDR	LR, [SP, #0]
0x167A	0xB001    ADD	SP, SP, #4
0x167C	0x4770    BX	LR
0x167E	0xBF00    NOP
0x1680	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x1604	0xB081    SUB	SP, SP, #4
0x1606	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x160A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x160C	0x4803    LDR	R0, [PC, #12]
0x160E	0xF7FFFF81  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x1612	0xF8DDE000  LDR	LR, [SP, #0]
0x1616	0xB001    ADD	SP, SP, #4
0x1618	0x4770    BX	LR
0x161A	0xBF00    NOP
0x161C	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x1684	0xB081    SUB	SP, SP, #4
0x1686	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x168A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x168C	0x4803    LDR	R0, [PC, #12]
0x168E	0xF7FFFF41  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x1692	0xF8DDE000  LDR	LR, [SP, #0]
0x1696	0xB001    ADD	SP, SP, #4
0x1698	0x4770    BX	LR
0x169A	0xBF00    NOP
0x169C	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x16C8	0xB081    SUB	SP, SP, #4
0x16CA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x16CE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x16D0	0x4803    LDR	R0, [PC, #12]
0x16D2	0xF7FFFF1F  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x16D6	0xF8DDE000  LDR	LR, [SP, #0]
0x16DA	0xB001    ADD	SP, SP, #4
0x16DC	0x4770    BX	LR
0x16DE	0xBF00    NOP
0x16E0	0x50004000  	UART5_SR+0
; end of _UART5_Write
_applicationInit:
;Click_3DHall2_STM.c, 46 :: 		void applicationInit()
0x2050	0xB081    SUB	SP, SP, #4
0x2052	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHall2_STM.c, 48 :: 		c3dhall2_i2cDriverInit( (T_C3DHALL2_P)&_MIKROBUS1_GPIO, (T_C3DHALL2_P)&_MIKROBUS1_I2C, 0x5E );
0x2056	0x225E    MOVS	R2, #94
0x2058	0x490C    LDR	R1, [PC, #48]
0x205A	0x480D    LDR	R0, [PC, #52]
0x205C	0xF7FFFFC2  BL	_c3dhall2_i2cDriverInit+0
;Click_3DHall2_STM.c, 51 :: 		_C3DHALL2_M2_TEMPERATURE_ENABLE | _C3DHALL2_M2_LOW_POWER_PERIOD_12ms |
0x2060	0x2000    MOVS	R0, __C3DHALL2_M2_TEMPERATURE_ENABLE
0x2062	0xF0400040  ORR	R0, R0, __C3DHALL2_M2_LOW_POWER_PERIOD_12ms
0x2066	0xB2C0    UXTB	R0, R0
;Click_3DHall2_STM.c, 52 :: 		_C3DHALL2_M2_PARITY_TEST_ENABLE );
0x2068	0xF0400100  ORR	R1, R0, __C3DHALL2_M2_PARITY_TEST_ENABLE
;Click_3DHall2_STM.c, 49 :: 		c3dhall2_configuration(_C3DHALL2_M1_I2C_SLAVE_ADDRESS_0 | _C3DHALL2_M1_INTERRUPT_DISABLE |
0x206C	0x2000    MOVS	R0, __C3DHALL2_M1_I2C_SLAVE_ADDRESS_0
0x206E	0xF0400000  ORR	R0, R0, __C3DHALL2_M1_INTERRUPT_DISABLE
0x2072	0xB2C0    UXTB	R0, R0
;Click_3DHall2_STM.c, 50 :: 		_C3DHALL2_M1_FAST_MODE_ENABLE | _C3DHALL2_M1_LOW_POWER_MODE_DISABLE,
0x2074	0xF0400002  ORR	R0, R0, __C3DHALL2_M1_FAST_MODE_ENABLE
0x2078	0xB2C0    UXTB	R0, R0
0x207A	0xF0400000  ORR	R0, R0, __C3DHALL2_M1_LOW_POWER_MODE_DISABLE
;Click_3DHall2_STM.c, 52 :: 		_C3DHALL2_M2_PARITY_TEST_ENABLE );
;Click_3DHall2_STM.c, 50 :: 		_C3DHALL2_M1_FAST_MODE_ENABLE | _C3DHALL2_M1_LOW_POWER_MODE_DISABLE,
;Click_3DHall2_STM.c, 52 :: 		_C3DHALL2_M2_PARITY_TEST_ENABLE );
0x207E	0xF7FFFF63  BL	_c3dhall2_configuration+0
;Click_3DHall2_STM.c, 53 :: 		}
L_end_applicationInit:
0x2082	0xF8DDE000  LDR	LR, [SP, #0]
0x2086	0xB001    ADD	SP, SP, #4
0x2088	0x4770    BX	LR
0x208A	0xBF00    NOP
0x208C	0x264C0000  	__MIKROBUS1_I2C+0
0x2090	0x25740000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_c3dhall2_i2cDriverInit:
;__c3dhall2_driver.c, 70 :: 		void c3dhall2_i2cDriverInit(T_C3DHALL2_P gpioObj, T_C3DHALL2_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x1FE4	0xB081    SUB	SP, SP, #4
0x1FE6	0xF8CDE000  STR	LR, [SP, #0]
0x1FEA	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__c3dhall2_driver.c, 72 :: 		_slaveAddress = slave;
0x1FEC	0x4B05    LDR	R3, [PC, #20]
0x1FEE	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__c3dhall2_driver.c, 73 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x1FF0	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x1FF2	0xF7FFFCA9  BL	__c3dhall2_driver_hal_i2cMap+0
;__c3dhall2_driver.c, 74 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x1FF6	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x1FF8	0xF7FFFCA4  BL	__c3dhall2_driver_hal_gpioMap+0
;__c3dhall2_driver.c, 75 :: 		}
L_end_c3dhall2_i2cDriverInit:
0x1FFC	0xF8DDE000  LDR	LR, [SP, #0]
0x2000	0xB001    ADD	SP, SP, #4
0x2002	0x4770    BX	LR
0x2004	0x00592000  	__c3dhall2_driver__slaveAddress+0
; end of _c3dhall2_i2cDriverInit
__c3dhall2_driver_hal_i2cMap:
;__hal_stm32.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_stm32.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0x1948	0x6802    LDR	R2, [R0, #0]
0x194A	0x4906    LDR	R1, [PC, #24]
0x194C	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x194E	0x1D01    ADDS	R1, R0, #4
0x1950	0x680A    LDR	R2, [R1, #0]
0x1952	0x4905    LDR	R1, [PC, #20]
0x1954	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0x1956	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x195A	0x680A    LDR	R2, [R1, #0]
0x195C	0x4903    LDR	R1, [PC, #12]
0x195E	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 89 :: 		}
L_end_hal_i2cMap:
0x1960	0x4770    BX	LR
0x1962	0xBF00    NOP
0x1964	0x00B02000  	__c3dhall2_driver_fp_i2cStart+0
0x1968	0x00B42000  	__c3dhall2_driver_fp_i2cWrite+0
0x196C	0x00B82000  	__c3dhall2_driver_fp_i2cRead+0
; end of __c3dhall2_driver_hal_i2cMap
__c3dhall2_driver_hal_gpioMap:
;__c3dhall2_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__c3dhall2_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1944	0x4770    BX	LR
; end of __c3dhall2_driver_hal_gpioMap
_c3dhall2_configuration:
;__c3dhall2_driver.c, 163 :: 		void c3dhall2_configuration(uint8_t settings1, uint8_t settings2)
; settings2 start address is: 4 (R1)
; settings1 start address is: 0 (R0)
0x1F48	0xB088    SUB	SP, SP, #32
0x1F4A	0xF8CDE000  STR	LR, [SP, #0]
0x1F4E	0xF88D1004  STRB	R1, [SP, #4]
0x1F52	0xB2C1    UXTB	R1, R0
; settings2 end address is: 4 (R1)
; settings1 end address is: 0 (R0)
; settings1 start address is: 4 (R1)
; settings2 start address is: 0 (R0)
;__c3dhall2_driver.c, 171 :: 		c3dhall2_readData(rdata_, 10);
0x1F54	0xAA03    ADD	R2, SP, #12
0x1F56	0xF88D1008  STRB	R1, [SP, #8]
0x1F5A	0x210A    MOVS	R1, #10
0x1F5C	0x4610    MOV	R0, R2
0x1F5E	0xF7FFFD07  BL	_c3dhall2_readData+0
0x1F62	0xF89D1008  LDRB	R1, [SP, #8]
0x1F66	0xF89D0004  LDRB	R0, [SP, #4]
;__c3dhall2_driver.c, 173 :: 		wdata_[0] = 0x00;
0x1F6A	0xF10D0316  ADD	R3, SP, #22
0x1F6E	0x2200    MOVS	R2, #0
0x1F70	0x701A    STRB	R2, [R3, #0]
;__c3dhall2_driver.c, 174 :: 		wdata_[1] = (rdata_[7] && 0x71);
0x1F72	0x1C5B    ADDS	R3, R3, #1
0x1F74	0xAA03    ADD	R2, SP, #12
0x1F76	0x1DD2    ADDS	R2, R2, #7
0x1F78	0x7812    LDRB	R2, [R2, #0]
0x1F7A	0xB10A    CBZ	R2, L_c3dhall2_configuration5
0x1F7C	0x2201    MOVS	R2, #1
0x1F7E	0xE000    B	L_c3dhall2_configuration4
L_c3dhall2_configuration5:
0x1F80	0x2200    MOVS	R2, #0
L_c3dhall2_configuration4:
0x1F82	0x701A    STRB	R2, [R3, #0]
;__c3dhall2_driver.c, 175 :: 		wdata_[1] = (wdata_[1] || settings1);
0x1F84	0xF10D0216  ADD	R2, SP, #22
0x1F88	0x1C53    ADDS	R3, R2, #1
0x1F8A	0x781A    LDRB	R2, [R3, #0]
0x1F8C	0xB912    CBNZ	R2, L_c3dhall2_configuration7
0x1F8E	0xB909    CBNZ	R1, L_c3dhall2_configuration7
; settings1 end address is: 4 (R1)
0x1F90	0x2200    MOVS	R2, #0
0x1F92	0xE000    B	L_c3dhall2_configuration6
L_c3dhall2_configuration7:
0x1F94	0x2201    MOVS	R2, #1
L_c3dhall2_configuration6:
0x1F96	0x701A    STRB	R2, [R3, #0]
;__c3dhall2_driver.c, 176 :: 		wdata_[2] = rdata_[8];
0x1F98	0xF10D0516  ADD	R5, SP, #22
0x1F9C	0x1CAB    ADDS	R3, R5, #2
0x1F9E	0xAC03    ADD	R4, SP, #12
0x1FA0	0xF2040208  ADDW	R2, R4, #8
0x1FA4	0x7812    LDRB	R2, [R2, #0]
0x1FA6	0x701A    STRB	R2, [R3, #0]
;__c3dhall2_driver.c, 177 :: 		wdata_[3] = (rdata_[9] && 0x1F);
0x1FA8	0x1CEB    ADDS	R3, R5, #3
0x1FAA	0xF2040209  ADDW	R2, R4, #9
0x1FAE	0x7812    LDRB	R2, [R2, #0]
0x1FB0	0xB10A    CBZ	R2, L_c3dhall2_configuration9
0x1FB2	0x2201    MOVS	R2, #1
0x1FB4	0xE000    B	L_c3dhall2_configuration8
L_c3dhall2_configuration9:
0x1FB6	0x2200    MOVS	R2, #0
L_c3dhall2_configuration8:
0x1FB8	0x701A    STRB	R2, [R3, #0]
;__c3dhall2_driver.c, 178 :: 		wdata_[3] = (wdata_[1] || settings2);
0x1FBA	0xF10D0216  ADD	R2, SP, #22
0x1FBE	0x1CD3    ADDS	R3, R2, #3
0x1FC0	0x1C52    ADDS	R2, R2, #1
0x1FC2	0x7812    LDRB	R2, [R2, #0]
0x1FC4	0xB912    CBNZ	R2, L_c3dhall2_configuration11
0x1FC6	0xB908    CBNZ	R0, L_c3dhall2_configuration11
; settings2 end address is: 0 (R0)
0x1FC8	0x2200    MOVS	R2, #0
0x1FCA	0xE000    B	L_c3dhall2_configuration10
L_c3dhall2_configuration11:
0x1FCC	0x2201    MOVS	R2, #1
L_c3dhall2_configuration10:
0x1FCE	0x701A    STRB	R2, [R3, #0]
;__c3dhall2_driver.c, 180 :: 		c3dhall2_writeData(wdata_, 4);
0x1FD0	0xF10D0216  ADD	R2, SP, #22
0x1FD4	0x2104    MOVS	R1, #4
0x1FD6	0x4610    MOV	R0, R2
0x1FD8	0xF7FFFCF0  BL	_c3dhall2_writeData+0
;__c3dhall2_driver.c, 182 :: 		}
L_end_c3dhall2_configuration:
0x1FDC	0xF8DDE000  LDR	LR, [SP, #0]
0x1FE0	0xB008    ADD	SP, SP, #32
0x1FE2	0x4770    BX	LR
; end of _c3dhall2_configuration
_c3dhall2_readData:
;__c3dhall2_driver.c, 98 :: 		void c3dhall2_readData(uint8_t *pBuf, uint16_t count)
; pBuf start address is: 0 (R0)
0x1970	0xB084    SUB	SP, SP, #16
0x1972	0xF8CDE000  STR	LR, [SP, #0]
0x1976	0xF8AD100C  STRH	R1, [SP, #12]
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
;__c3dhall2_driver.c, 100 :: 		uint8_t *ptr = pBuf;
0x197A	0x9001    STR	R0, [SP, #4]
; pBuf end address is: 0 (R0)
;__c3dhall2_driver.c, 101 :: 		uint8_t start_addr = 0x00;
0x197C	0x2200    MOVS	R2, #0
0x197E	0xF88D2008  STRB	R2, [SP, #8]
;__c3dhall2_driver.c, 103 :: 		hal_i2cStart();
0x1982	0xF7FFFE4D  BL	__c3dhall2_driver_hal_i2cStart+0
;__c3dhall2_driver.c, 104 :: 		hal_i2cWrite(_slaveAddress, &start_addr, 1, END_MODE_STOP);
0x1986	0xAB02    ADD	R3, SP, #8
0x1988	0x4A0B    LDR	R2, [PC, #44]
0x198A	0x7812    LDRB	R2, [R2, #0]
0x198C	0x4619    MOV	R1, R3
0x198E	0x2301    MOVS	R3, #1
0x1990	0xB2D0    UXTB	R0, R2
0x1992	0x2201    MOVS	R2, #1
0x1994	0xF7FFFDEE  BL	__c3dhall2_driver_hal_i2cWrite+0
;__c3dhall2_driver.c, 105 :: 		hal_i2cStart();
0x1998	0xF7FFFE42  BL	__c3dhall2_driver_hal_i2cStart+0
;__c3dhall2_driver.c, 106 :: 		hal_i2cRead(_slaveAddress, ptr, count, END_MODE_STOP);
0x199C	0x4A06    LDR	R2, [PC, #24]
0x199E	0x7812    LDRB	R2, [R2, #0]
0x19A0	0x2301    MOVS	R3, #1
0x19A2	0x9901    LDR	R1, [SP, #4]
0x19A4	0xB2D0    UXTB	R0, R2
0x19A6	0xF8BD200C  LDRH	R2, [SP, #12]
0x19AA	0xF7FFFDF7  BL	__c3dhall2_driver_hal_i2cRead+0
;__c3dhall2_driver.c, 107 :: 		}
L_end_c3dhall2_readData:
0x19AE	0xF8DDE000  LDR	LR, [SP, #0]
0x19B2	0xB004    ADD	SP, SP, #16
0x19B4	0x4770    BX	LR
0x19B6	0xBF00    NOP
0x19B8	0x00592000  	__c3dhall2_driver__slaveAddress+0
; end of _c3dhall2_readData
__c3dhall2_driver_hal_i2cStart:
;__hal_stm32.c, 91 :: 		static int hal_i2cStart()
0x1620	0xB082    SUB	SP, SP, #8
0x1622	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 93 :: 		int res = 0;
0x1626	0xF2400400  MOVW	R4, #0
0x162A	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 94 :: 		res |= fp_i2cStart();
0x162E	0x4C06    LDR	R4, [PC, #24]
0x1630	0x6824    LDR	R4, [R4, #0]
0x1632	0x47A0    BLX	R4
0x1634	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1638	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_stm32.c, 95 :: 		return res;
0x163C	0xB200    SXTH	R0, R0
;__hal_stm32.c, 96 :: 		}
L_end_hal_i2cStart:
0x163E	0xF8DDE000  LDR	LR, [SP, #0]
0x1642	0xB002    ADD	SP, SP, #8
0x1644	0x4770    BX	LR
0x1646	0xBF00    NOP
0x1648	0x00B02000  	__c3dhall2_driver_fp_i2cStart+0
; end of __c3dhall2_driver_hal_i2cStart
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x1534	0xB081    SUB	SP, SP, #4
0x1536	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x153A	0x4803    LDR	R0, [PC, #12]
0x153C	0xF7FFF8AA  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x1540	0xF8DDE000  LDR	LR, [SP, #0]
0x1544	0xB001    ADD	SP, SP, #4
0x1546	0x4770    BX	LR
0x1548	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x0694	0xB083    SUB	SP, SP, #12
0x0696	0xF8CDE000  STR	LR, [SP, #0]
0x069A	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x069C	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x06A0	0x4926    LDR	R1, [PC, #152]
0x06A2	0x428B    CMP	R3, R1
0x06A4	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x06A6	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x06A8	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x06AA	0x4926    LDR	R1, [PC, #152]
0x06AC	0x680A    LDR	R2, [R1, #0]
0x06AE	0x4926    LDR	R1, [PC, #152]
0x06B0	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x06B2	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x06B4	0x4925    LDR	R1, [PC, #148]
0x06B6	0x428B    CMP	R3, R1
0x06B8	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x06BA	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x06BC	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x06BE	0x4925    LDR	R1, [PC, #148]
0x06C0	0x680A    LDR	R2, [R1, #0]
0x06C2	0x4921    LDR	R1, [PC, #132]
0x06C4	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x06C6	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x06C8	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x06CA	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x06CC	0x4922    LDR	R1, [PC, #136]
0x06CE	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x06D0	0x9401    STR	R4, [SP, #4]
0x06D2	0x9302    STR	R3, [SP, #8]
0x06D4	0x4618    MOV	R0, R3
0x06D6	0xF7FFFF07  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x06DA	0x9B02    LDR	R3, [SP, #8]
0x06DC	0x9C01    LDR	R4, [SP, #4]
0x06DE	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x06E0	0xF64F70FF  MOVW	R0, #65535
0x06E4	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x06E6	0x2201    MOVS	R2, #1
0x06E8	0x6819    LDR	R1, [R3, #0]
0x06EA	0xF3622108  BFI	R1, R2, #8, #1
0x06EE	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x06F0	0xF2030114  ADDW	R1, R3, #20
0x06F4	0x680A    LDR	R2, [R1, #0]
0x06F6	0xF3C22140  UBFX	R1, R2, #9, #1
0x06FA	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x06FC	0xF64F70FF  MOVW	R0, #65535
0x0700	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0702	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x0704	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0706	0x4915    LDR	R1, [PC, #84]
0x0708	0x4620    MOV	R0, R4
0x070A	0xF7FFFEDB  BL	_ChekXForEvent+0
0x070E	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x0710	0x4911    LDR	R1, [PC, #68]
0x0712	0x6809    LDR	R1, [R1, #0]
0x0714	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x0716	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x0718	0x2006    MOVS	R0, #6
0x071A	0x4C0B    LDR	R4, [PC, #44]
0x071C	0x6824    LDR	R4, [R4, #0]
0x071E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x0720	0xF64F70FF  MOVW	R0, #65535
0x0724	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x0726	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x0728	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x072A	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x072C	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x072E	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x0730	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x0732	0xF8DDE000  LDR	LR, [SP, #0]
0x0736	0xB003    ADD	SP, SP, #12
0x0738	0x4770    BX	LR
0x073A	0xBF00    NOP
0x073C	0x54004000  	I2C1_CR1+0
0x0740	0x005C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0744	0x00C42000  	_I2C1_Timeout_Ptr+0
0x0748	0x00C02000  	_I2Cx_Timeout_Ptr+0
0x074C	0x58004000  	I2C2_CR1+0
0x0750	0x00602000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0754	0x00C82000  	_I2C2_Timeout_Ptr+0
0x0758	0x00642000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x075C	0x00010003  	#196609
; end of _I2Cx_Start
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0464	0x4901    LDR	R1, [PC, #4]
0x0466	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x0468	0x4770    BX	LR
0x046A	0xBF00    NOP
0x046C	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0458	0x4901    LDR	R1, [PC, #4]
0x045A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x045C	0x4770    BX	LR
0x045E	0xBF00    NOP
0x0460	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x044C	0x4901    LDR	R1, [PC, #4]
0x044E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0450	0x4770    BX	LR
0x0452	0xBF00    NOP
0x0454	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0470	0x4901    LDR	R1, [PC, #4]
0x0472	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x0474	0x4770    BX	LR
0x0476	0xBF00    NOP
0x0478	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0494	0x4901    LDR	R1, [PC, #4]
0x0496	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x0498	0x4770    BX	LR
0x049A	0xBF00    NOP
0x049C	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0488	0x4901    LDR	R1, [PC, #4]
0x048A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x048C	0x4770    BX	LR
0x048E	0xBF00    NOP
0x0490	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x047C	0x4901    LDR	R1, [PC, #4]
0x047E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x0480	0x4770    BX	LR
0x0482	0xBF00    NOP
0x0484	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0440	0x4901    LDR	R1, [PC, #4]
0x0442	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x0444	0x4770    BX	LR
0x0446	0xBF00    NOP
0x0448	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0404	0x4901    LDR	R1, [PC, #4]
0x0406	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x0408	0x4770    BX	LR
0x040A	0xBF00    NOP
0x040C	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0410	0x4901    LDR	R1, [PC, #4]
0x0412	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x0414	0x4770    BX	LR
0x0416	0xBF00    NOP
0x0418	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0434	0x4901    LDR	R1, [PC, #4]
0x0436	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0428	0x4901    LDR	R1, [PC, #4]
0x042A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x042C	0x4770    BX	LR
0x042E	0xBF00    NOP
0x0430	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x041C	0x4901    LDR	R1, [PC, #4]
0x041E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x0420	0x4770    BX	LR
0x0422	0xBF00    NOP
0x0424	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05A8	0x4901    LDR	R1, [PC, #4]
0x05AA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x05AC	0x4770    BX	LR
0x05AE	0xBF00    NOP
0x05B0	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x059C	0x4901    LDR	R1, [PC, #4]
0x059E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x05A0	0x4770    BX	LR
0x05A2	0xBF00    NOP
0x05A4	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0590	0x4901    LDR	R1, [PC, #4]
0x0592	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x0594	0x4770    BX	LR
0x0596	0xBF00    NOP
0x0598	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05CC	0x4901    LDR	R1, [PC, #4]
0x05CE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x05D0	0x4770    BX	LR
0x05D2	0xBF00    NOP
0x05D4	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05C0	0x4901    LDR	R1, [PC, #4]
0x05C2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x05C4	0x4770    BX	LR
0x05C6	0xBF00    NOP
0x05C8	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x05B4	0x4901    LDR	R1, [PC, #4]
0x05B6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x05B8	0x4770    BX	LR
0x05BA	0xBF00    NOP
0x05BC	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0584	0x4901    LDR	R1, [PC, #4]
0x0586	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x0588	0x4770    BX	LR
0x058A	0xBF00    NOP
0x058C	0x81AC4222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04B8	0x4901    LDR	R1, [PC, #4]
0x04BA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x04BC	0x4770    BX	LR
0x04BE	0xBF00    NOP
0x04C0	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04AC	0x4901    LDR	R1, [PC, #4]
0x04AE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x04B0	0x4770    BX	LR
0x04B2	0xBF00    NOP
0x04B4	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04A0	0x4901    LDR	R1, [PC, #4]
0x04A2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x04A4	0x4770    BX	LR
0x04A6	0xBF00    NOP
0x04A8	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0578	0x4901    LDR	R1, [PC, #4]
0x057A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x057C	0x4770    BX	LR
0x057E	0xBF00    NOP
0x0580	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x04E8	0xB081    SUB	SP, SP, #4
0x04EA	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x04EE	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x04F2	0x4919    LDR	R1, [PC, #100]
0x04F4	0x4288    CMP	R0, R1
0x04F6	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x04F8	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x04FA	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x04FC	0x4918    LDR	R1, [PC, #96]
0x04FE	0x680A    LDR	R2, [R1, #0]
0x0500	0x4918    LDR	R1, [PC, #96]
0x0502	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x0504	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x0506	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x0508	0x4917    LDR	R1, [PC, #92]
0x050A	0x4288    CMP	R0, R1
0x050C	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x050E	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x0510	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x0512	0x4917    LDR	R1, [PC, #92]
0x0514	0x680A    LDR	R2, [R1, #0]
0x0516	0x4913    LDR	R1, [PC, #76]
0x0518	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x051A	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x051C	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x051E	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x0520	0x4914    LDR	R1, [PC, #80]
0x0522	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x0524	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0526	0x4618    MOV	R0, R3
0x0528	0xF7FFFF52  BL	_I2Cx_Is_Idle+0
0x052C	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x052E	0x4911    LDR	R1, [PC, #68]
0x0530	0x6809    LDR	R1, [R1, #0]
0x0532	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x0534	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x0536	0x2005    MOVS	R0, #5
0x0538	0x4C0A    LDR	R4, [PC, #40]
0x053A	0x6824    LDR	R4, [R4, #0]
0x053C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x053E	0x2000    MOVS	R0, #0
0x0540	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0542	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x0544	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0546	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x0548	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x054A	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x054C	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x054E	0xF8DDE000  LDR	LR, [SP, #0]
0x0552	0xB001    ADD	SP, SP, #4
0x0554	0x4770    BX	LR
0x0556	0xBF00    NOP
0x0558	0x54004000  	I2C1_CR1+0
0x055C	0x005C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0560	0x00C42000  	_I2C1_Timeout_Ptr+0
0x0564	0x00C02000  	_I2Cx_Timeout_Ptr+0
0x0568	0x58004000  	I2C2_CR1+0
0x056C	0x00602000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0570	0x00C82000  	_I2C2_Timeout_Ptr+0
0x0574	0x00642000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x03D0	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x03D2	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x03D6	0x680A    LDR	R2, [R1, #0]
0x03D8	0xF3C20140  UBFX	R1, R2, #1, #1
0x03DC	0xF0810101  EOR	R1, R1, #1
0x03E0	0xB2C9    UXTB	R1, R1
0x03E2	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x03E4	0xB001    ADD	SP, SP, #4
0x03E6	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x04C4	0xB081    SUB	SP, SP, #4
0x04C6	0xF8CDE000  STR	LR, [SP, #0]
0x04CA	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x04CC	0xF7FFFF8C  BL	_I2Cx_Get_Status+0
0x04D0	0xEA000203  AND	R2, R0, R3, LSL #0
0x04D4	0x429A    CMP	R2, R3
0x04D6	0xF2400200  MOVW	R2, #0
0x04DA	0xD100    BNE	L__ChekXForEvent156
0x04DC	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x04DE	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x04E0	0xF8DDE000  LDR	LR, [SP, #0]
0x04E4	0xB001    ADD	SP, SP, #4
0x04E6	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x03E8	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x03EA	0xF2000114  ADDW	R1, R0, #20
0x03EE	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x03F0	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x03F4	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x03F6	0x0409    LSLS	R1, R1, #16
0x03F8	0xEA420101  ORR	R1, R2, R1, LSL #0
0x03FC	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x03FE	0xB001    ADD	SP, SP, #4
0x0400	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_12.c, 566 :: 		
0x0F6C	0xB081    SUB	SP, SP, #4
0x0F6E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 567 :: 		
0x0F72	0x4803    LDR	R0, [PC, #12]
0x0F74	0xF7FFFB8E  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 568 :: 		
L_end_I2C2_Start:
0x0F78	0xF8DDE000  LDR	LR, [SP, #0]
0x0F7C	0xB001    ADD	SP, SP, #4
0x0F7E	0x4770    BX	LR
0x0F80	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x1138	0xB081    SUB	SP, SP, #4
0x113A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x113E	0x4803    LDR	R0, [PC, #12]
0x1140	0xF7FFFB0E  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x1144	0xF8DDE000  LDR	LR, [SP, #0]
0x1148	0xB001    ADD	SP, SP, #4
0x114A	0x4770    BX	LR
0x114C	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x0760	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0762	0x6802    LDR	R2, [R0, #0]
0x0764	0xF3C21140  UBFX	R1, R2, #5, #1
0x0768	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x076A	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x076C	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x076E	0x6809    LDR	R1, [R1, #0]
0x0770	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x0772	0xB001    ADD	SP, SP, #4
0x0774	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x1120	0xB081    SUB	SP, SP, #4
0x1122	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x1126	0x4803    LDR	R0, [PC, #12]
0x1128	0xF7FFFAAE  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x112C	0xF8DDE000  LDR	LR, [SP, #0]
0x1130	0xB001    ADD	SP, SP, #4
0x1132	0x4770    BX	LR
0x1134	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x0688	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x068A	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x068C	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x0690	0xB001    ADD	SP, SP, #4
0x0692	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45.c, 212 :: 		
0x0F24	0xB081    SUB	SP, SP, #4
0x0F26	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 213 :: 		
0x0F2A	0x4803    LDR	R0, [PC, #12]
0x0F2C	0xF7FFFBA6  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 214 :: 		
L_end_UART1_Tx_Idle:
0x0F30	0xF8DDE000  LDR	LR, [SP, #0]
0x0F34	0xB001    ADD	SP, SP, #4
0x0F36	0x4770    BX	LR
0x0F38	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_UARTx_Tx_Idle:
;__Lib_UART_123_45.c, 208 :: 		
; UART_Base start address is: 0 (R0)
0x067C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 209 :: 		
0x067E	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0680	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45.c, 210 :: 		
L_end_UARTx_Tx_Idle:
0x0684	0xB001    ADD	SP, SP, #4
0x0686	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45.c, 108 :: 		
0x0F54	0xB081    SUB	SP, SP, #4
0x0F56	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 109 :: 		
0x0F5A	0x4803    LDR	R0, [PC, #12]
0x0F5C	0xF7FFFC00  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 110 :: 		
L_end_UART2_Read:
0x0F60	0xF8DDE000  LDR	LR, [SP, #0]
0x0F64	0xB001    ADD	SP, SP, #4
0x0F66	0x4770    BX	LR
0x0F68	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45.c, 135 :: 		
0x0F3C	0xB081    SUB	SP, SP, #4
0x0F3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 136 :: 		
0x0F42	0x4803    LDR	R0, [PC, #12]
0x0F44	0xF7FFFBA0  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 137 :: 		
L_end_UART2_Data_Ready:
0x0F48	0xF8DDE000  LDR	LR, [SP, #0]
0x0F4C	0xB001    ADD	SP, SP, #4
0x0F4E	0x4770    BX	LR
0x0F50	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45.c, 216 :: 		
0x1258	0xB081    SUB	SP, SP, #4
0x125A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 217 :: 		
0x125E	0x4803    LDR	R0, [PC, #12]
0x1260	0xF7FFFA0C  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 218 :: 		
L_end_UART2_Tx_Idle:
0x1264	0xF8DDE000  LDR	LR, [SP, #0]
0x1268	0xB001    ADD	SP, SP, #4
0x126A	0x4770    BX	LR
0x126C	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45.c, 112 :: 		
0x1240	0xB081    SUB	SP, SP, #4
0x1242	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 113 :: 		
0x1246	0x4803    LDR	R0, [PC, #12]
0x1248	0xF7FFFA8A  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 114 :: 		
L_end_UART3_Read:
0x124C	0xF8DDE000  LDR	LR, [SP, #0]
0x1250	0xB001    ADD	SP, SP, #4
0x1252	0x4770    BX	LR
0x1254	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45.c, 139 :: 		
0x1228	0xB081    SUB	SP, SP, #4
0x122A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 140 :: 		
0x122E	0x4803    LDR	R0, [PC, #12]
0x1230	0xF7FFFA2A  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 141 :: 		
L_end_UART3_Data_Ready:
0x1234	0xF8DDE000  LDR	LR, [SP, #0]
0x1238	0xB001    ADD	SP, SP, #4
0x123A	0x4770    BX	LR
0x123C	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45.c, 220 :: 		
0x1270	0xB081    SUB	SP, SP, #4
0x1272	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 221 :: 		
0x1276	0x4803    LDR	R0, [PC, #12]
0x1278	0xF7FFFA00  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 222 :: 		
L_end_UART3_Tx_Idle:
0x127C	0xF8DDE000  LDR	LR, [SP, #0]
0x1280	0xB001    ADD	SP, SP, #4
0x1282	0x4770    BX	LR
0x1284	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45.c, 116 :: 		
0x12B8	0xB081    SUB	SP, SP, #4
0x12BA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 117 :: 		
0x12BE	0x4803    LDR	R0, [PC, #12]
0x12C0	0xF7FFFA4E  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 118 :: 		
L_end_UART4_Read:
0x12C4	0xF8DDE000  LDR	LR, [SP, #0]
0x12C8	0xB001    ADD	SP, SP, #4
0x12CA	0x4770    BX	LR
0x12CC	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45.c, 143 :: 		
0x12A0	0xB081    SUB	SP, SP, #4
0x12A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 144 :: 		
0x12A6	0x4803    LDR	R0, [PC, #12]
0x12A8	0xF7FFF9EE  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 145 :: 		
L_end_UART4_Data_Ready:
0x12AC	0xF8DDE000  LDR	LR, [SP, #0]
0x12B0	0xB001    ADD	SP, SP, #4
0x12B2	0x4770    BX	LR
0x12B4	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45.c, 224 :: 		
0x1288	0xB081    SUB	SP, SP, #4
0x128A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 225 :: 		
0x128E	0x4803    LDR	R0, [PC, #12]
0x1290	0xF7FFF9F4  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 226 :: 		
L_end_UART4_Tx_Idle:
0x1294	0xF8DDE000  LDR	LR, [SP, #0]
0x1298	0xB001    ADD	SP, SP, #4
0x129A	0x4770    BX	LR
0x129C	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45.c, 120 :: 		
0x1180	0xB081    SUB	SP, SP, #4
0x1182	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 121 :: 		
0x1186	0x4803    LDR	R0, [PC, #12]
0x1188	0xF7FFFAEA  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 122 :: 		
L_end_UART5_Read:
0x118C	0xF8DDE000  LDR	LR, [SP, #0]
0x1190	0xB001    ADD	SP, SP, #4
0x1192	0x4770    BX	LR
0x1194	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45.c, 147 :: 		
0x1168	0xB081    SUB	SP, SP, #4
0x116A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 148 :: 		
0x116E	0x4803    LDR	R0, [PC, #12]
0x1170	0xF7FFFA8A  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 149 :: 		
L_end_UART5_Data_Ready:
0x1174	0xF8DDE000  LDR	LR, [SP, #0]
0x1178	0xB001    ADD	SP, SP, #4
0x117A	0x4770    BX	LR
0x117C	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45.c, 228 :: 		
0x1150	0xB081    SUB	SP, SP, #4
0x1152	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 229 :: 		
0x1156	0x4803    LDR	R0, [PC, #12]
0x1158	0xF7FFFA90  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 230 :: 		
L_end_UART5_Tx_Idle:
0x115C	0xF8DDE000  LDR	LR, [SP, #0]
0x1160	0xB001    ADD	SP, SP, #4
0x1162	0x4770    BX	LR
0x1164	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
__c3dhall2_driver_hal_i2cWrite:
;__hal_stm32.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1574	0xB082    SUB	SP, SP, #8
0x1576	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 100 :: 		int res = 0;
0x157A	0xF2400400  MOVW	R4, #0
0x157E	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x1582	0x4C05    LDR	R4, [PC, #20]
0x1584	0x6824    LDR	R4, [R4, #0]
0x1586	0x47A0    BLX	R4
0x1588	0xF9BD4004  LDRSH	R4, [SP, #4]
0x158C	0x4304    ORRS	R4, R0
;__hal_stm32.c, 103 :: 		return res;
0x158E	0xB220    SXTH	R0, R4
;__hal_stm32.c, 104 :: 		}
L_end_hal_i2cWrite:
0x1590	0xF8DDE000  LDR	LR, [SP, #0]
0x1594	0xB002    ADD	SP, SP, #8
0x1596	0x4770    BX	LR
0x1598	0x00B42000  	__c3dhall2_driver_fp_i2cWrite+0
; end of __c3dhall2_driver_hal_i2cWrite
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1198	0xB081    SUB	SP, SP, #4
0x119A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x119E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x11A0	0x4613    MOV	R3, R2
0x11A2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x11A4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x11A6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x11A8	0xF7FFFD9C  BL	_I2Cx_Write+0
0x11AC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x11AE	0xF8DDE000  LDR	LR, [SP, #0]
0x11B2	0xB001    ADD	SP, SP, #4
0x11B4	0x4770    BX	LR
0x11B6	0xBF00    NOP
0x11B8	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0CE4	0xB082    SUB	SP, SP, #8
0x0CE6	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0CEA	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x0CEC	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x0CF0	0x4C56    LDR	R4, [PC, #344]
0x0CF2	0x42A0    CMP	R0, R4
0x0CF4	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x0CF6	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x0CF8	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x0CFA	0x4C56    LDR	R4, [PC, #344]
0x0CFC	0x6825    LDR	R5, [R4, #0]
0x0CFE	0x4C56    LDR	R4, [PC, #344]
0x0D00	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x0D02	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x0D04	0x4C55    LDR	R4, [PC, #340]
0x0D06	0x42A0    CMP	R0, R4
0x0D08	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x0D0A	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x0D0C	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x0D0E	0x4C55    LDR	R4, [PC, #340]
0x0D10	0x6825    LDR	R5, [R4, #0]
0x0D12	0x4C51    LDR	R4, [PC, #324]
0x0D14	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x0D16	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x0D18	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x0D1A	0x4C53    LDR	R4, [PC, #332]
0x0D1C	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x0D1E	0xF2000510  ADDW	R5, R0, #16
0x0D22	0x004C    LSLS	R4, R1, #1
0x0D24	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x0D26	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0D28	0x46B9    MOV	R9, R7
0x0D2A	0x4607    MOV	R7, R0
0x0D2C	0x4690    MOV	R8, R2
0x0D2E	0x4635    MOV	R5, R6
0x0D30	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x0D32	0x494E    LDR	R1, [PC, #312]
0x0D34	0x4638    MOV	R0, R7
0x0D36	0xF7FFFBC5  BL	_ChekXForEvent+0
0x0D3A	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x0D3C	0x4C4A    LDR	R4, [PC, #296]
0x0D3E	0x6824    LDR	R4, [R4, #0]
0x0D40	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x0D42	0xF1B90F00  CMP	R9, #0
0x0D46	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x0D48	0x2004    MOVS	R0, #4
0x0D4A	0x4C43    LDR	R4, [PC, #268]
0x0D4C	0x6824    LDR	R4, [R4, #0]
0x0D4E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x0D50	0xF64F70FF  MOVW	R0, #65535
0x0D54	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x0D56	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0D5A	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x0D5C	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0D5E	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x0D60	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x0D62	0x9701    STR	R7, [SP, #4]
0x0D64	0x4629    MOV	R1, R5
0x0D66	0x4637    MOV	R7, R6
0x0D68	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x0D6A	0x1E7C    SUBS	R4, R7, #1
0x0D6C	0x42A0    CMP	R0, R4
0x0D6E	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x0D70	0xF2060510  ADDW	R5, R6, #16
0x0D74	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0D78	0x7824    LDRB	R4, [R4, #0]
0x0D7A	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x0D7C	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x0D7E	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0D82	0x4682    MOV	R10, R0
0x0D84	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x0D86	0x493A    LDR	R1, [PC, #232]
0x0D88	0x4630    MOV	R0, R6
0x0D8A	0xF7FFFB9B  BL	_ChekXForEvent+0
0x0D8E	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x0D90	0x4C35    LDR	R4, [PC, #212]
0x0D92	0x6824    LDR	R4, [R4, #0]
0x0D94	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x0D96	0xF1B90F00  CMP	R9, #0
0x0D9A	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x0D9C	0x2004    MOVS	R0, #4
0x0D9E	0x4C2E    LDR	R4, [PC, #184]
0x0DA0	0x6824    LDR	R4, [R4, #0]
0x0DA2	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x0DA4	0xF64F70FF  MOVW	R0, #65535
0x0DA8	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x0DAA	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0DAE	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x0DB0	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0DB2	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x0DB4	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x0DB8	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x0DBA	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x0DBC	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x0DBE	0xF2060510  ADDW	R5, R6, #16
0x0DC2	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x0DC6	0x7824    LDRB	R4, [R4, #0]
0x0DC8	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x0DCA	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x0DCC	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0DCE	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x0DD0	0x4928    LDR	R1, [PC, #160]
0x0DD2	0x4630    MOV	R0, R6
0x0DD4	0xF7FFFB76  BL	_ChekXForEvent+0
0x0DD8	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x0DDA	0x4C23    LDR	R4, [PC, #140]
0x0DDC	0x6824    LDR	R4, [R4, #0]
0x0DDE	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x0DE0	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x0DE2	0x2004    MOVS	R0, #4
0x0DE4	0x4C1C    LDR	R4, [PC, #112]
0x0DE6	0x6824    LDR	R4, [R4, #0]
0x0DE8	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x0DEA	0xF64F70FF  MOVW	R0, #65535
0x0DEE	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0DF0	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0DF2	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x0DF4	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0DF6	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x0DF8	0x2D01    CMP	R5, #1
0x0DFA	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x0DFC	0x2501    MOVS	R5, #1
0x0DFE	0x6834    LDR	R4, [R6, #0]
0x0E00	0xF3652449  BFI	R4, R5, #9, #1
0x0E04	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0E06	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x0E08	0x2501    MOVS	R5, #1
0x0E0A	0x6834    LDR	R4, [R6, #0]
0x0E0C	0xF3652408  BFI	R4, R5, #8, #1
0x0E10	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x0E12	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x0E14	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0E16	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0E18	0x4917    LDR	R1, [PC, #92]
0x0E1A	0x4628    MOV	R0, R5
0x0E1C	0xF7FFFB52  BL	_ChekXForEvent+0
0x0E20	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x0E22	0x4C11    LDR	R4, [PC, #68]
0x0E24	0x6824    LDR	R4, [R4, #0]
0x0E26	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x0E28	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x0E2A	0x2004    MOVS	R0, #4
0x0E2C	0x4C0A    LDR	R4, [PC, #40]
0x0E2E	0x6824    LDR	R4, [R4, #0]
0x0E30	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x0E32	0xF64F70FF  MOVW	R0, #65535
0x0E36	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0E38	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x0E3A	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0E3C	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x0E3E	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x0E40	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x0E42	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x0E44	0xF8DDE000  LDR	LR, [SP, #0]
0x0E48	0xB002    ADD	SP, SP, #8
0x0E4A	0x4770    BX	LR
0x0E4C	0x54004000  	I2C1_CR1+0
0x0E50	0x005C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0E54	0x00C42000  	_I2C1_Timeout_Ptr+0
0x0E58	0x00C02000  	_I2Cx_Timeout_Ptr+0
0x0E5C	0x58004000  	I2C2_CR1+0
0x0E60	0x00602000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0E64	0x00C82000  	_I2C2_Timeout_Ptr+0
0x0E68	0x00642000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0E6C	0x00820007  	#458882
0x0E70	0x00800007  	#458880
0x0E74	0x00840007  	#458884
0x0E78	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_12.c, 586 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1204	0xB081    SUB	SP, SP, #4
0x1206	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 587 :: 		
0x120A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x120C	0x4613    MOV	R3, R2
0x120E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1210	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1212	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1214	0xF7FFFD66  BL	_I2Cx_Write+0
0x1218	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 588 :: 		
L_end_I2C2_Write:
0x121A	0xF8DDE000  LDR	LR, [SP, #0]
0x121E	0xB001    ADD	SP, SP, #4
0x1220	0x4770    BX	LR
0x1222	0xBF00    NOP
0x1224	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
__c3dhall2_driver_hal_i2cRead:
;__hal_stm32.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x159C	0xB082    SUB	SP, SP, #8
0x159E	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 108 :: 		int res = 0;
0x15A2	0xF2400400  MOVW	R4, #0
0x15A6	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x15AA	0x4C04    LDR	R4, [PC, #16]
0x15AC	0x6824    LDR	R4, [R4, #0]
0x15AE	0x47A0    BLX	R4
;__hal_stm32.c, 111 :: 		return res;
0x15B0	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_stm32.c, 112 :: 		}
L_end_hal_i2cRead:
0x15B4	0xF8DDE000  LDR	LR, [SP, #0]
0x15B8	0xB002    ADD	SP, SP, #8
0x15BA	0x4770    BX	LR
0x15BC	0x00B82000  	__c3dhall2_driver_fp_i2cRead+0
; end of __c3dhall2_driver_hal_i2cRead
_I2C1_Read:
;__Lib_I2C_12.c, 552 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x11E0	0xB081    SUB	SP, SP, #4
0x11E2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 553 :: 		
0x11E6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x11E8	0x4613    MOV	R3, R2
0x11EA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x11EC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x11EE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x11F0	0xF7FFFB4A  BL	_I2Cx_Read+0
0x11F4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 554 :: 		
L_end_I2C1_Read:
0x11F6	0xF8DDE000  LDR	LR, [SP, #0]
0x11FA	0xB001    ADD	SP, SP, #4
0x11FC	0x4770    BX	LR
0x11FE	0xBF00    NOP
0x1200	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 319 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0888	0xB082    SUB	SP, SP, #8
0x088A	0xF8CDE000  STR	LR, [SP, #0]
0x088E	0xB2CF    UXTB	R7, R1
0x0890	0x4601    MOV	R1, R0
0x0892	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x0894	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_12.c, 321 :: 		
; i start address is: 24 (R6)
0x0896	0xF04F0600  MOV	R6, #0
;__Lib_I2C_12.c, 322 :: 		
; timeout start address is: 20 (R5)
0x089A	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 325 :: 		
0x089E	0x4CC4    LDR	R4, [PC, #784]
0x08A0	0x42A1    CMP	R1, R4
0x08A2	0xD107    BNE	L_I2Cx_Read40
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 326 :: 		
0x08A4	0x4CC3    LDR	R4, [PC, #780]
; timeout start address is: 36 (R9)
0x08A6	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_12.c, 327 :: 		
0x08AA	0x4CC3    LDR	R4, [PC, #780]
0x08AC	0x6825    LDR	R5, [R4, #0]
0x08AE	0x4CC3    LDR	R4, [PC, #780]
0x08B0	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 328 :: 		
; timeout end address is: 36 (R9)
0x08B2	0xE00B    B	L_I2Cx_Read41
L_I2Cx_Read40:
;__Lib_I2C_12.c, 329 :: 		
; timeout start address is: 20 (R5)
0x08B4	0x4CC2    LDR	R4, [PC, #776]
0x08B6	0x42A1    CMP	R1, R4
0x08B8	0xD107    BNE	L__I2Cx_Read130
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 330 :: 		
0x08BA	0x4CC2    LDR	R4, [PC, #776]
; timeout start address is: 0 (R0)
0x08BC	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_12.c, 331 :: 		
0x08BE	0x4CC2    LDR	R4, [PC, #776]
0x08C0	0x6825    LDR	R5, [R4, #0]
0x08C2	0x4CBE    LDR	R4, [PC, #760]
0x08C4	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
0x08C6	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 332 :: 		
0x08C8	0xE000    B	L_I2Cx_Read42
L__I2Cx_Read130:
;__Lib_I2C_12.c, 329 :: 		
0x08CA	0x46A9    MOV	R9, R5
;__Lib_I2C_12.c, 332 :: 		
L_I2Cx_Read42:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read41:
;__Lib_I2C_12.c, 334 :: 		
; timeout start address is: 36 (R9)
0x08CC	0x4CBF    LDR	R4, [PC, #764]
0x08CE	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_12.c, 336 :: 		
0x08D2	0xE1F4    B	L_I2Cx_Read43
; count end address is: 32 (R8)
;__Lib_I2C_12.c, 337 :: 		
L_I2Cx_Read45:
;__Lib_I2C_12.c, 338 :: 		
0x08D4	0xF2010510  ADDW	R5, R1, #16
0x08D8	0x007C    LSLS	R4, R7, #1
0x08DA	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x08DC	0xF0440401  ORR	R4, R4, #1
0x08E0	0xB2A4    UXTH	R4, R4
0x08E2	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x08E4	0x9601    STR	R6, [SP, #4]
0x08E6	0x4616    MOV	R6, R2
0x08E8	0x464F    MOV	R7, R9
0x08EA	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_12.c, 339 :: 		
L_I2Cx_Read46:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x08EC	0xF2010414  ADDW	R4, R1, #20
0x08F0	0x6825    LDR	R5, [R4, #0]
0x08F2	0xF3C50440  UBFX	R4, R5, #1, #1
0x08F6	0xB964    CBNZ	R4, L_I2Cx_Read47
;__Lib_I2C_12.c, 340 :: 		
0x08F8	0x4CB4    LDR	R4, [PC, #720]
0x08FA	0x6824    LDR	R4, [R4, #0]
0x08FC	0xB144    CBZ	R4, L__I2Cx_Read131
;__Lib_I2C_12.c, 341 :: 		
0x08FE	0xB927    CBNZ	R7, L_I2Cx_Read49
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 342 :: 		
0x0900	0x2003    MOVS	R0, #3
0x0902	0x4CAE    LDR	R4, [PC, #696]
0x0904	0x6824    LDR	R4, [R4, #0]
0x0906	0x47A0    BLX	R4
;__Lib_I2C_12.c, 343 :: 		
0x0908	0xE1E2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 344 :: 		
L_I2Cx_Read49:
;__Lib_I2C_12.c, 345 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x090A	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x090C	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 346 :: 		
0x090E	0xE7FF    B	L_I2Cx_Read48
L__I2Cx_Read131:
;__Lib_I2C_12.c, 340 :: 		
;__Lib_I2C_12.c, 346 :: 		
L_I2Cx_Read48:
;__Lib_I2C_12.c, 347 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0910	0xE7EC    B	L_I2Cx_Read46
L_I2Cx_Read47:
;__Lib_I2C_12.c, 348 :: 		
0x0912	0x2500    MOVS	R5, #0
0x0914	0x680C    LDR	R4, [R1, #0]
0x0916	0xF365248A  BFI	R4, R5, #10, #1
0x091A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 349 :: 		
0x091C	0xF2010414  ADDW	R4, R1, #20
0x0920	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 350 :: 		
0x0922	0xBF00    NOP
;__Lib_I2C_12.c, 351 :: 		
0x0924	0xF2010418  ADDW	R4, R1, #24
0x0928	0x6824    LDR	R4, [R4, #0]
0x092A	0x0424    LSLS	R4, R4, #16
0x092C	0xEA400404  ORR	R4, R0, R4, LSL #0
0x0930	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 352 :: 		
0x0932	0x2B01    CMP	R3, #1
0x0934	0xD105    BNE	L_I2Cx_Read50
;__Lib_I2C_12.c, 353 :: 		
0x0936	0x2501    MOVS	R5, #1
0x0938	0x680C    LDR	R4, [R1, #0]
0x093A	0xF3652449  BFI	R4, R5, #9, #1
0x093E	0x600C    STR	R4, [R1, #0]
0x0940	0xE004    B	L_I2Cx_Read51
L_I2Cx_Read50:
;__Lib_I2C_12.c, 355 :: 		
0x0942	0x2501    MOVS	R5, #1
0x0944	0x680C    LDR	R4, [R1, #0]
0x0946	0xF3652408  BFI	R4, R5, #8, #1
0x094A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 356 :: 		
L_I2Cx_Read51:
;__Lib_I2C_12.c, 358 :: 		
0x094C	0x4C9F    LDR	R4, [PC, #636]
; timeout start address is: 20 (R5)
0x094E	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x0950	0x4691    MOV	R9, R2
0x0952	0x4698    MOV	R8, R3
0x0954	0x4637    MOV	R7, R6
0x0956	0x460E    MOV	R6, R1
;__Lib_I2C_12.c, 359 :: 		
L_I2Cx_Read52:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x0958	0x499D    LDR	R1, [PC, #628]
0x095A	0x4630    MOV	R0, R6
0x095C	0xF7FFFDB2  BL	_ChekXForEvent+0
0x0960	0xB968    CBNZ	R0, L_I2Cx_Read53
;__Lib_I2C_12.c, 360 :: 		
0x0962	0x4C9A    LDR	R4, [PC, #616]
0x0964	0x6824    LDR	R4, [R4, #0]
0x0966	0xB14C    CBZ	R4, L__I2Cx_Read132
;__Lib_I2C_12.c, 361 :: 		
0x0968	0xB925    CBNZ	R5, L_I2Cx_Read55
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 362 :: 		
0x096A	0x2003    MOVS	R0, #3
0x096C	0x4C93    LDR	R4, [PC, #588]
0x096E	0x6824    LDR	R4, [R4, #0]
0x0970	0x47A0    BLX	R4
;__Lib_I2C_12.c, 363 :: 		
0x0972	0xE1AD    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 364 :: 		
L_I2Cx_Read55:
;__Lib_I2C_12.c, 365 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x0974	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x0976	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0978	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 366 :: 		
0x097A	0xE7FF    B	L_I2Cx_Read54
L__I2Cx_Read132:
;__Lib_I2C_12.c, 360 :: 		
;__Lib_I2C_12.c, 366 :: 		
L_I2Cx_Read54:
;__Lib_I2C_12.c, 367 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x097C	0xE7EC    B	L_I2Cx_Read52
L_I2Cx_Read53:
;__Lib_I2C_12.c, 368 :: 		
0x097E	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x0982	0xF2060410  ADDW	R4, R6, #16
0x0986	0x6824    LDR	R4, [R4, #0]
0x0988	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 369 :: 		
0x098A	0xF1B80F01  CMP	R8, #1
0x098E	0xD113    BNE	L_I2Cx_Read56
; END_mode end address is: 32 (R8)
;__Lib_I2C_12.c, 370 :: 		
0x0990	0x4C8E    LDR	R4, [PC, #568]
; timeout start address is: 4 (R1)
0x0992	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0994	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 371 :: 		
L_I2Cx_Read57:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0996	0x6805    LDR	R5, [R0, #0]
0x0998	0xF3C52440  UBFX	R4, R5, #9, #1
0x099C	0xB95C    CBNZ	R4, L_I2Cx_Read58
;__Lib_I2C_12.c, 372 :: 		
0x099E	0x4C8B    LDR	R4, [PC, #556]
0x09A0	0x6824    LDR	R4, [R4, #0]
0x09A2	0xB13C    CBZ	R4, L__I2Cx_Read133
;__Lib_I2C_12.c, 373 :: 		
0x09A4	0xB921    CBNZ	R1, L_I2Cx_Read60
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 374 :: 		
0x09A6	0x2003    MOVS	R0, #3
0x09A8	0x4C84    LDR	R4, [PC, #528]
0x09AA	0x6824    LDR	R4, [R4, #0]
0x09AC	0x47A0    BLX	R4
;__Lib_I2C_12.c, 375 :: 		
0x09AE	0xE18F    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 376 :: 		
L_I2Cx_Read60:
;__Lib_I2C_12.c, 377 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x09B0	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 378 :: 		
0x09B2	0xE7FF    B	L_I2Cx_Read59
L__I2Cx_Read133:
;__Lib_I2C_12.c, 372 :: 		
;__Lib_I2C_12.c, 378 :: 		
L_I2Cx_Read59:
;__Lib_I2C_12.c, 379 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x09B4	0xE7EF    B	L_I2Cx_Read57
L_I2Cx_Read58:
;__Lib_I2C_12.c, 380 :: 		
0x09B6	0xE012    B	L_I2Cx_Read61
L_I2Cx_Read56:
;__Lib_I2C_12.c, 382 :: 		
; I2C_BASE start address is: 24 (R6)
0x09B8	0x4C84    LDR	R4, [PC, #528]
; timeout start address is: 4 (R1)
0x09BA	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x09BC	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 383 :: 		
L_I2Cx_Read62:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x09BE	0x6805    LDR	R5, [R0, #0]
0x09C0	0xF3C52400  UBFX	R4, R5, #8, #1
0x09C4	0xB95C    CBNZ	R4, L_I2Cx_Read63
;__Lib_I2C_12.c, 384 :: 		
0x09C6	0x4C81    LDR	R4, [PC, #516]
0x09C8	0x6824    LDR	R4, [R4, #0]
0x09CA	0xB13C    CBZ	R4, L__I2Cx_Read134
;__Lib_I2C_12.c, 385 :: 		
0x09CC	0xB921    CBNZ	R1, L_I2Cx_Read65
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 386 :: 		
0x09CE	0x2003    MOVS	R0, #3
0x09D0	0x4C7A    LDR	R4, [PC, #488]
0x09D2	0x6824    LDR	R4, [R4, #0]
0x09D4	0x47A0    BLX	R4
;__Lib_I2C_12.c, 387 :: 		
0x09D6	0xE17B    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 388 :: 		
L_I2Cx_Read65:
;__Lib_I2C_12.c, 389 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x09D8	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 390 :: 		
0x09DA	0xE7FF    B	L_I2Cx_Read64
L__I2Cx_Read134:
;__Lib_I2C_12.c, 384 :: 		
;__Lib_I2C_12.c, 390 :: 		
L_I2Cx_Read64:
;__Lib_I2C_12.c, 391 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x09DC	0xE7EF    B	L_I2Cx_Read62
L_I2Cx_Read63:
;__Lib_I2C_12.c, 392 :: 		
L_I2Cx_Read61:
;__Lib_I2C_12.c, 393 :: 		
0x09DE	0xE177    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 395 :: 		
L_I2Cx_Read66:
;__Lib_I2C_12.c, 396 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x09E0	0x2501    MOVS	R5, #1
0x09E2	0x680C    LDR	R4, [R1, #0]
0x09E4	0xF365248A  BFI	R4, R5, #10, #1
0x09E8	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 397 :: 		
0x09EA	0x2501    MOVS	R5, #1
0x09EC	0x680C    LDR	R4, [R1, #0]
0x09EE	0xF36524CB  BFI	R4, R5, #11, #1
0x09F2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 398 :: 		
0x09F4	0xF2010510  ADDW	R5, R1, #16
0x09F8	0x007C    LSLS	R4, R7, #1
0x09FA	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x09FC	0xF0440401  ORR	R4, R4, #1
0x0A00	0xB2A4    UXTH	R4, R4
0x0A02	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0A04	0x464F    MOV	R7, R9
;__Lib_I2C_12.c, 399 :: 		
L_I2Cx_Read67:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0A06	0xF2010414  ADDW	R4, R1, #20
0x0A0A	0x6825    LDR	R5, [R4, #0]
0x0A0C	0xF3C50440  UBFX	R4, R5, #1, #1
0x0A10	0xB964    CBNZ	R4, L_I2Cx_Read68
;__Lib_I2C_12.c, 400 :: 		
0x0A12	0x4C6E    LDR	R4, [PC, #440]
0x0A14	0x6824    LDR	R4, [R4, #0]
0x0A16	0xB144    CBZ	R4, L__I2Cx_Read135
;__Lib_I2C_12.c, 401 :: 		
0x0A18	0xB927    CBNZ	R7, L_I2Cx_Read70
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 402 :: 		
0x0A1A	0x2003    MOVS	R0, #3
0x0A1C	0x4C67    LDR	R4, [PC, #412]
0x0A1E	0x6824    LDR	R4, [R4, #0]
0x0A20	0x47A0    BLX	R4
;__Lib_I2C_12.c, 403 :: 		
0x0A22	0xE155    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 404 :: 		
L_I2Cx_Read70:
;__Lib_I2C_12.c, 405 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0A24	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A26	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 406 :: 		
0x0A28	0xE7FF    B	L_I2Cx_Read69
L__I2Cx_Read135:
;__Lib_I2C_12.c, 400 :: 		
;__Lib_I2C_12.c, 406 :: 		
L_I2Cx_Read69:
;__Lib_I2C_12.c, 407 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0A2A	0xE7EC    B	L_I2Cx_Read67
L_I2Cx_Read68:
;__Lib_I2C_12.c, 408 :: 		
0x0A2C	0xF2010414  ADDW	R4, R1, #20
0x0A30	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 409 :: 		
0x0A32	0xBF00    NOP
;__Lib_I2C_12.c, 410 :: 		
0x0A34	0xF2010418  ADDW	R4, R1, #24
0x0A38	0x6824    LDR	R4, [R4, #0]
0x0A3A	0x0424    LSLS	R4, R4, #16
0x0A3C	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 411 :: 		
0x0A3E	0x2500    MOVS	R5, #0
0x0A40	0x680C    LDR	R4, [R1, #0]
0x0A42	0xF365248A  BFI	R4, R5, #10, #1
0x0A46	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 413 :: 		
0x0A48	0x4C60    LDR	R4, [PC, #384]
; timeout start address is: 28 (R7)
0x0A4A	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 414 :: 		
L_I2Cx_Read71:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0A4C	0xF2010414  ADDW	R4, R1, #20
0x0A50	0x6825    LDR	R5, [R4, #0]
0x0A52	0xF3C50480  UBFX	R4, R5, #2, #1
0x0A56	0xB964    CBNZ	R4, L_I2Cx_Read72
;__Lib_I2C_12.c, 415 :: 		
0x0A58	0x4C5C    LDR	R4, [PC, #368]
0x0A5A	0x6824    LDR	R4, [R4, #0]
0x0A5C	0xB144    CBZ	R4, L__I2Cx_Read136
;__Lib_I2C_12.c, 416 :: 		
0x0A5E	0xB927    CBNZ	R7, L_I2Cx_Read74
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 417 :: 		
0x0A60	0x2003    MOVS	R0, #3
0x0A62	0x4C56    LDR	R4, [PC, #344]
0x0A64	0x6824    LDR	R4, [R4, #0]
0x0A66	0x47A0    BLX	R4
;__Lib_I2C_12.c, 418 :: 		
0x0A68	0xE132    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 419 :: 		
L_I2Cx_Read74:
;__Lib_I2C_12.c, 420 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0A6A	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A6C	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 421 :: 		
0x0A6E	0xE7FF    B	L_I2Cx_Read73
L__I2Cx_Read136:
;__Lib_I2C_12.c, 415 :: 		
;__Lib_I2C_12.c, 421 :: 		
L_I2Cx_Read73:
;__Lib_I2C_12.c, 422 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0A70	0xE7EC    B	L_I2Cx_Read71
L_I2Cx_Read72:
;__Lib_I2C_12.c, 423 :: 		
0x0A72	0x2B01    CMP	R3, #1
0x0A74	0xD105    BNE	L_I2Cx_Read75
;__Lib_I2C_12.c, 424 :: 		
0x0A76	0x2501    MOVS	R5, #1
0x0A78	0x680C    LDR	R4, [R1, #0]
0x0A7A	0xF3652449  BFI	R4, R5, #9, #1
0x0A7E	0x600C    STR	R4, [R1, #0]
0x0A80	0xE004    B	L_I2Cx_Read76
L_I2Cx_Read75:
;__Lib_I2C_12.c, 426 :: 		
0x0A82	0x2501    MOVS	R5, #1
0x0A84	0x680C    LDR	R4, [R1, #0]
0x0A86	0xF3652408  BFI	R4, R5, #8, #1
0x0A8A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 427 :: 		
L_I2Cx_Read76:
;__Lib_I2C_12.c, 428 :: 		
0x0A8C	0x1995    ADDS	R5, R2, R6
0x0A8E	0xF2010410  ADDW	R4, R1, #16
0x0A92	0x6824    LDR	R4, [R4, #0]
0x0A94	0x702C    STRB	R4, [R5, #0]
0x0A96	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 429 :: 		
0x0A98	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0A9A	0xF2010410  ADDW	R4, R1, #16
0x0A9E	0x6824    LDR	R4, [R4, #0]
0x0AA0	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 430 :: 		
0x0AA2	0x2B01    CMP	R3, #1
0x0AA4	0xD114    BNE	L_I2Cx_Read77
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 431 :: 		
0x0AA6	0x4C49    LDR	R4, [PC, #292]
; timeout start address is: 8 (R2)
0x0AA8	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 432 :: 		
L_I2Cx_Read78:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0AAA	0x680D    LDR	R5, [R1, #0]
0x0AAC	0xF3C52440  UBFX	R4, R5, #9, #1
0x0AB0	0xB964    CBNZ	R4, L_I2Cx_Read79
;__Lib_I2C_12.c, 433 :: 		
0x0AB2	0x4C46    LDR	R4, [PC, #280]
0x0AB4	0x6824    LDR	R4, [R4, #0]
0x0AB6	0xB144    CBZ	R4, L__I2Cx_Read137
;__Lib_I2C_12.c, 434 :: 		
0x0AB8	0xB922    CBNZ	R2, L_I2Cx_Read81
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 435 :: 		
0x0ABA	0x2003    MOVS	R0, #3
0x0ABC	0x4C3F    LDR	R4, [PC, #252]
0x0ABE	0x6824    LDR	R4, [R4, #0]
0x0AC0	0x47A0    BLX	R4
;__Lib_I2C_12.c, 436 :: 		
0x0AC2	0xE105    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Read81:
;__Lib_I2C_12.c, 438 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0AC4	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0AC6	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 439 :: 		
0x0AC8	0xE7FF    B	L_I2Cx_Read80
L__I2Cx_Read137:
;__Lib_I2C_12.c, 433 :: 		
;__Lib_I2C_12.c, 439 :: 		
L_I2Cx_Read80:
;__Lib_I2C_12.c, 440 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0ACA	0xE7EE    B	L_I2Cx_Read78
L_I2Cx_Read79:
;__Lib_I2C_12.c, 441 :: 		
0x0ACC	0x4608    MOV	R0, R1
0x0ACE	0xE013    B	L_I2Cx_Read82
L_I2Cx_Read77:
;__Lib_I2C_12.c, 443 :: 		
0x0AD0	0x4C3E    LDR	R4, [PC, #248]
; timeout start address is: 8 (R2)
0x0AD2	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Read83:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0AD4	0x680D    LDR	R5, [R1, #0]
0x0AD6	0xF3C52400  UBFX	R4, R5, #8, #1
0x0ADA	0xB964    CBNZ	R4, L_I2Cx_Read84
;__Lib_I2C_12.c, 445 :: 		
0x0ADC	0x4C3B    LDR	R4, [PC, #236]
0x0ADE	0x6824    LDR	R4, [R4, #0]
0x0AE0	0xB144    CBZ	R4, L__I2Cx_Read138
;__Lib_I2C_12.c, 446 :: 		
0x0AE2	0xB922    CBNZ	R2, L_I2Cx_Read86
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 447 :: 		
0x0AE4	0x2003    MOVS	R0, #3
0x0AE6	0x4C35    LDR	R4, [PC, #212]
0x0AE8	0x6824    LDR	R4, [R4, #0]
0x0AEA	0x47A0    BLX	R4
;__Lib_I2C_12.c, 448 :: 		
0x0AEC	0xE0F0    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Read86:
;__Lib_I2C_12.c, 450 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0AEE	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0AF0	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 451 :: 		
0x0AF2	0xE7FF    B	L_I2Cx_Read85
L__I2Cx_Read138:
;__Lib_I2C_12.c, 445 :: 		
;__Lib_I2C_12.c, 451 :: 		
L_I2Cx_Read85:
;__Lib_I2C_12.c, 452 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0AF4	0xE7EE    B	L_I2Cx_Read83
L_I2Cx_Read84:
;__Lib_I2C_12.c, 453 :: 		
0x0AF6	0x4608    MOV	R0, R1
L_I2Cx_Read82:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 455 :: 		
; I2C_BASE start address is: 0 (R0)
0x0AF8	0x2500    MOVS	R5, #0
0x0AFA	0x6804    LDR	R4, [R0, #0]
0x0AFC	0xF36524CB  BFI	R4, R5, #11, #1
0x0B00	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 457 :: 		
0x0B02	0xE0E5    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 459 :: 		
L_I2Cx_Read87:
;__Lib_I2C_12.c, 460 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0B04	0x2501    MOVS	R5, #1
0x0B06	0x680C    LDR	R4, [R1, #0]
0x0B08	0xF365248A  BFI	R4, R5, #10, #1
0x0B0C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 461 :: 		
0x0B0E	0xF2010510  ADDW	R5, R1, #16
0x0B12	0x007C    LSLS	R4, R7, #1
0x0B14	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0B16	0xF0440401  ORR	R4, R4, #1
0x0B1A	0xB2A4    UXTH	R4, R4
0x0B1C	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0B1E	0x4646    MOV	R6, R8
0x0B20	0x46C8    MOV	R8, R9
0x0B22	0x4689    MOV	R9, R1
0x0B24	0x4617    MOV	R7, R2
0x0B26	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 462 :: 		
L_I2Cx_Read88:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x0B28	0x492A    LDR	R1, [PC, #168]
0x0B2A	0x4648    MOV	R0, R9
0x0B2C	0xF7FFFCCA  BL	_ChekXForEvent+0
0x0B30	0xB978    CBNZ	R0, L_I2Cx_Read89
;__Lib_I2C_12.c, 463 :: 		
0x0B32	0x4C26    LDR	R4, [PC, #152]
0x0B34	0x6824    LDR	R4, [R4, #0]
0x0B36	0xB15C    CBZ	R4, L__I2Cx_Read139
;__Lib_I2C_12.c, 464 :: 		
0x0B38	0xF1B80F00  CMP	R8, #0
0x0B3C	0xD104    BNE	L_I2Cx_Read91
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_12.c, 465 :: 		
0x0B3E	0x2003    MOVS	R0, #3
0x0B40	0x4C1E    LDR	R4, [PC, #120]
0x0B42	0x6824    LDR	R4, [R4, #0]
0x0B44	0x47A0    BLX	R4
;__Lib_I2C_12.c, 466 :: 		
0x0B46	0xE0C3    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 467 :: 		
L_I2Cx_Read91:
;__Lib_I2C_12.c, 468 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0B48	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0B4C	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 469 :: 		
0x0B4E	0xE7FF    B	L_I2Cx_Read90
L__I2Cx_Read139:
;__Lib_I2C_12.c, 463 :: 		
;__Lib_I2C_12.c, 469 :: 		
L_I2Cx_Read90:
;__Lib_I2C_12.c, 470 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0B50	0xE7EA    B	L_I2Cx_Read88
L_I2Cx_Read89:
;__Lib_I2C_12.c, 471 :: 		
; i start address is: 4 (R1)
0x0B52	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x0B54	0x46A8    MOV	R8, R5
0x0B56	0x464A    MOV	R2, R9
0x0B58	0x46B1    MOV	R9, R6
0x0B5A	0x463B    MOV	R3, R7
;__Lib_I2C_12.c, 472 :: 		
L_I2Cx_Read92:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0B5C	0xF1A90403  SUB	R4, R9, #3
0x0B60	0x42A1    CMP	R1, R4
0x0B62	0xD222    BCS	L_I2Cx_Read93
;__Lib_I2C_12.c, 473 :: 		
0x0B64	0x4C19    LDR	R4, [PC, #100]
; timeout start address is: 20 (R5)
0x0B66	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x0B68	0x468A    MOV	R10, R1
0x0B6A	0x4617    MOV	R7, R2
0x0B6C	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 474 :: 		
L_I2Cx_Read94:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0B6E	0x4918    LDR	R1, [PC, #96]
0x0B70	0x4638    MOV	R0, R7
0x0B72	0xF7FFFCA7  BL	_ChekXForEvent+0
0x0B76	0xB960    CBNZ	R0, L_I2Cx_Read95
;__Lib_I2C_12.c, 475 :: 		
0x0B78	0x4C14    LDR	R4, [PC, #80]
0x0B7A	0x6824    LDR	R4, [R4, #0]
0x0B7C	0xB144    CBZ	R4, L__I2Cx_Read140
;__Lib_I2C_12.c, 476 :: 		
0x0B7E	0xB925    CBNZ	R5, L_I2Cx_Read97
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 477 :: 		
0x0B80	0x2003    MOVS	R0, #3
0x0B82	0x4C0E    LDR	R4, [PC, #56]
0x0B84	0x6824    LDR	R4, [R4, #0]
0x0B86	0x47A0    BLX	R4
;__Lib_I2C_12.c, 478 :: 		
0x0B88	0xE0A2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 479 :: 		
L_I2Cx_Read97:
;__Lib_I2C_12.c, 480 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x0B8A	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0B8C	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 481 :: 		
0x0B8E	0xE7FF    B	L_I2Cx_Read96
L__I2Cx_Read140:
;__Lib_I2C_12.c, 475 :: 		
;__Lib_I2C_12.c, 481 :: 		
L_I2Cx_Read96:
;__Lib_I2C_12.c, 482 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x0B90	0xE7ED    B	L_I2Cx_Read94
L_I2Cx_Read95:
;__Lib_I2C_12.c, 483 :: 		
0x0B92	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0B96	0xF2070410  ADDW	R4, R7, #16
0x0B9A	0x6824    LDR	R4, [R4, #0]
0x0B9C	0x702C    STRB	R4, [R5, #0]
0x0B9E	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x0BA2	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 484 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0BA4	0x4633    MOV	R3, R6
0x0BA6	0x463A    MOV	R2, R7
0x0BA8	0xE7D8    B	L_I2Cx_Read92
L_I2Cx_Read93:
;__Lib_I2C_12.c, 485 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0BAA	0x4C08    LDR	R4, [PC, #32]
0x0BAC	0xF000B814  B	#40
0x0BB0	0x54004000  	I2C1_CR1+0
0x0BB4	0x005C2000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0BB8	0x00C42000  	_I2C1_Timeout_Ptr+0
0x0BBC	0x00C02000  	_I2Cx_Timeout_Ptr+0
0x0BC0	0x58004000  	I2C2_CR1+0
0x0BC4	0x00602000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0BC8	0x00C82000  	_I2C2_Timeout_Ptr+0
0x0BCC	0x00642000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0BD0	0x00400003  	#196672
0x0BD4	0x00020003  	#196610
; timeout start address is: 28 (R7)
0x0BD8	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x0BDA	0x9301    STR	R3, [SP, #4]
0x0BDC	0x460B    MOV	R3, R1
0x0BDE	0x4616    MOV	R6, R2
0x0BE0	0x4642    MOV	R2, R8
0x0BE2	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_12.c, 486 :: 		
L_I2Cx_Read98:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0BE4	0xF2060414  ADDW	R4, R6, #20
0x0BE8	0x6825    LDR	R5, [R4, #0]
0x0BEA	0xF3C50480  UBFX	R4, R5, #2, #1
0x0BEE	0xB964    CBNZ	R4, L_I2Cx_Read99
;__Lib_I2C_12.c, 487 :: 		
0x0BF0	0x4C39    LDR	R4, [PC, #228]
0x0BF2	0x6824    LDR	R4, [R4, #0]
0x0BF4	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_12.c, 488 :: 		
0x0BF6	0xB927    CBNZ	R7, L_I2Cx_Read101
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 489 :: 		
0x0BF8	0x2003    MOVS	R0, #3
0x0BFA	0x4C38    LDR	R4, [PC, #224]
0x0BFC	0x6824    LDR	R4, [R4, #0]
0x0BFE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 490 :: 		
0x0C00	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 491 :: 		
L_I2Cx_Read101:
;__Lib_I2C_12.c, 492 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x0C02	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0C04	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 493 :: 		
0x0C06	0xE7FF    B	L_I2Cx_Read100
L__I2Cx_Read141:
;__Lib_I2C_12.c, 487 :: 		
;__Lib_I2C_12.c, 493 :: 		
L_I2Cx_Read100:
;__Lib_I2C_12.c, 494 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0C08	0xE7EC    B	L_I2Cx_Read98
L_I2Cx_Read99:
;__Lib_I2C_12.c, 495 :: 		
0x0C0A	0x2500    MOVS	R5, #0
0x0C0C	0x6834    LDR	R4, [R6, #0]
0x0C0E	0xF365248A  BFI	R4, R5, #10, #1
0x0C12	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 496 :: 		
0x0C14	0x18CD    ADDS	R5, R1, R3
0x0C16	0xF2060410  ADDW	R4, R6, #16
0x0C1A	0x6824    LDR	R4, [R4, #0]
0x0C1C	0x702C    STRB	R4, [R5, #0]
0x0C1E	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_12.c, 498 :: 		
0x0C20	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x0C22	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0C24	0x4617    MOV	R7, R2
0x0C26	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 499 :: 		
L_I2Cx_Read102:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x0C28	0xF2060414  ADDW	R4, R6, #20
0x0C2C	0x6825    LDR	R5, [R4, #0]
0x0C2E	0xF3C50480  UBFX	R4, R5, #2, #1
0x0C32	0xB964    CBNZ	R4, L_I2Cx_Read103
;__Lib_I2C_12.c, 500 :: 		
0x0C34	0x4C28    LDR	R4, [PC, #160]
0x0C36	0x6824    LDR	R4, [R4, #0]
0x0C38	0xB144    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_12.c, 501 :: 		
0x0C3A	0xB923    CBNZ	R3, L_I2Cx_Read105
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 502 :: 		
0x0C3C	0x2003    MOVS	R0, #3
0x0C3E	0x4C27    LDR	R4, [PC, #156]
0x0C40	0x6824    LDR	R4, [R4, #0]
0x0C42	0x47A0    BLX	R4
;__Lib_I2C_12.c, 503 :: 		
0x0C44	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 504 :: 		
L_I2Cx_Read105:
;__Lib_I2C_12.c, 505 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x0C46	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0C48	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 506 :: 		
0x0C4A	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read142:
;__Lib_I2C_12.c, 500 :: 		
;__Lib_I2C_12.c, 506 :: 		
L_I2Cx_Read104:
;__Lib_I2C_12.c, 507 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0C4C	0xE7EC    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_12.c, 508 :: 		
0x0C4E	0x2F01    CMP	R7, #1
0x0C50	0xD107    BNE	L_I2Cx_Read106
; END_mode end address is: 28 (R7)
;__Lib_I2C_12.c, 509 :: 		
0x0C52	0x2501    MOVS	R5, #1
0x0C54	0x6834    LDR	R4, [R6, #0]
0x0C56	0xF3652449  BFI	R4, R5, #9, #1
0x0C5A	0x6034    STR	R4, [R6, #0]
0x0C5C	0x4610    MOV	R0, R2
0x0C5E	0x4632    MOV	R2, R6
0x0C60	0xE021    B	L_I2Cx_Read107
L_I2Cx_Read106:
;__Lib_I2C_12.c, 511 :: 		
0x0C62	0x2501    MOVS	R5, #1
0x0C64	0x6834    LDR	R4, [R6, #0]
0x0C66	0xF3652408  BFI	R4, R5, #8, #1
0x0C6A	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 513 :: 		
0x0C6C	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x0C6E	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0C72	0x4617    MOV	R7, R2
0x0C74	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 514 :: 		
L_I2Cx_Read108:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x0C76	0x491A    LDR	R1, [PC, #104]
0x0C78	0x4630    MOV	R0, R6
0x0C7A	0xF7FFFC23  BL	_ChekXForEvent+0
0x0C7E	0xB978    CBNZ	R0, L_I2Cx_Read109
;__Lib_I2C_12.c, 515 :: 		
0x0C80	0x4C15    LDR	R4, [PC, #84]
0x0C82	0x6824    LDR	R4, [R4, #0]
0x0C84	0xB15C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_12.c, 516 :: 		
0x0C86	0xF1B80F00  CMP	R8, #0
0x0C8A	0xD104    BNE	L_I2Cx_Read111
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 517 :: 		
0x0C8C	0x2003    MOVS	R0, #3
0x0C8E	0x4C13    LDR	R4, [PC, #76]
0x0C90	0x6824    LDR	R4, [R4, #0]
0x0C92	0x47A0    BLX	R4
;__Lib_I2C_12.c, 518 :: 		
0x0C94	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 519 :: 		
L_I2Cx_Read111:
;__Lib_I2C_12.c, 520 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x0C96	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0C9A	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 521 :: 		
0x0C9C	0xE7FF    B	L_I2Cx_Read110
L__I2Cx_Read143:
;__Lib_I2C_12.c, 515 :: 		
;__Lib_I2C_12.c, 521 :: 		
L_I2Cx_Read110:
;__Lib_I2C_12.c, 522 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0C9E	0xE7EA    B	L_I2Cx_Read108
L_I2Cx_Read109:
;__Lib_I2C_12.c, 523 :: 		
0x0CA0	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x0CA2	0x4632    MOV	R2, R6
0x0CA4	0x4638    MOV	R0, R7
L_I2Cx_Read107:
; buf end address is: 20 (R5)
;__Lib_I2C_12.c, 524 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0CA6	0x180D    ADDS	R5, R1, R0
0x0CA8	0xF2020410  ADDW	R4, R2, #16
0x0CAC	0x6824    LDR	R4, [R4, #0]
0x0CAE	0x702C    STRB	R4, [R5, #0]
0x0CB0	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 525 :: 		
0x0CB2	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0CB4	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0CB8	0x6824    LDR	R4, [R4, #0]
0x0CBA	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 526 :: 		
0x0CBC	0xE008    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 528 :: 		
L_I2Cx_Read43:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0CBE	0xF1B80F01  CMP	R8, #1
0x0CC2	0xF43FAE07  BEQ	L_I2Cx_Read45
0x0CC6	0xF1B80F02  CMP	R8, #2
0x0CCA	0xF43FAE89  BEQ	L_I2Cx_Read66
; i end address is: 24 (R6)
0x0CCE	0xE719    B	L_I2Cx_Read87
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read44:
;__Lib_I2C_12.c, 529 :: 		
L_end_I2Cx_Read:
0x0CD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0CD4	0xB002    ADD	SP, SP, #8
0x0CD6	0x4770    BX	LR
0x0CD8	0x00642000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0CDC	0x00C02000  	_I2Cx_Timeout_Ptr+0
0x0CE0	0x00010003  	#196609
; end of _I2Cx_Read
_I2C2_Read:
;__Lib_I2C_12.c, 582 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x11BC	0xB081    SUB	SP, SP, #4
0x11BE	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 583 :: 		
0x11C2	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x11C4	0x4613    MOV	R3, R2
0x11C6	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x11C8	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x11CA	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x11CC	0xF7FFFB5C  BL	_I2Cx_Read+0
0x11D0	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 584 :: 		
L_end_I2C2_Read:
0x11D2	0xF8DDE000  LDR	LR, [SP, #0]
0x11D6	0xB001    ADD	SP, SP, #4
0x11D8	0x4770    BX	LR
0x11DA	0xBF00    NOP
0x11DC	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
_c3dhall2_writeData:
;__c3dhall2_driver.c, 90 :: 		void c3dhall2_writeData(uint8_t *pBuf, uint16_t count)
; pBuf start address is: 0 (R0)
0x19BC	0xB083    SUB	SP, SP, #12
0x19BE	0xF8CDE000  STR	LR, [SP, #0]
0x19C2	0xF8AD1008  STRH	R1, [SP, #8]
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
;__c3dhall2_driver.c, 92 :: 		uint8_t *ptr = pBuf;
0x19C6	0x9001    STR	R0, [SP, #4]
; pBuf end address is: 0 (R0)
;__c3dhall2_driver.c, 94 :: 		hal_i2cStart();
0x19C8	0xF7FFFE2A  BL	__c3dhall2_driver_hal_i2cStart+0
;__c3dhall2_driver.c, 95 :: 		hal_i2cWrite(_slaveAddress, ptr, count, END_MODE_STOP);
0x19CC	0x4A06    LDR	R2, [PC, #24]
0x19CE	0x7812    LDRB	R2, [R2, #0]
0x19D0	0x2301    MOVS	R3, #1
0x19D2	0x9901    LDR	R1, [SP, #4]
0x19D4	0xB2D0    UXTB	R0, R2
0x19D6	0xF8BD2008  LDRH	R2, [SP, #8]
0x19DA	0xF7FFFDCB  BL	__c3dhall2_driver_hal_i2cWrite+0
;__c3dhall2_driver.c, 96 :: 		}
L_end_c3dhall2_writeData:
0x19DE	0xF8DDE000  LDR	LR, [SP, #0]
0x19E2	0xB003    ADD	SP, SP, #12
0x19E4	0x4770    BX	LR
0x19E6	0xBF00    NOP
0x19E8	0x00592000  	__c3dhall2_driver__slaveAddress+0
; end of _c3dhall2_writeData
_applicationTask:
;Click_3DHall2_STM.c, 55 :: 		void applicationTask()
0x2100	0xB081    SUB	SP, SP, #4
0x2102	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHall2_STM.c, 57 :: 		c3dhall2_getAxisTempData(XYZ_Axis, &Temperature);
0x2106	0x492D    LDR	R1, [PC, #180]
0x2108	0x482D    LDR	R0, [PC, #180]
0x210A	0xF7FFFE2D  BL	_c3dhall2_getAxisTempData+0
;Click_3DHall2_STM.c, 59 :: 		mikrobus_logWrite("Axis X: ", _LOG_TEXT);
0x210E	0x482D    LDR	R0, [PC, #180]
0x2110	0x2101    MOVS	R1, #1
0x2112	0xF7FFFEE1  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 60 :: 		FloatToStr(XYZ_Axis[0],demoText);
0x2116	0x482A    LDR	R0, [PC, #168]
0x2118	0x6800    LDR	R0, [R0, #0]
0x211A	0x492B    LDR	R1, [PC, #172]
0x211C	0xF7FFFD2A  BL	_FloatToStr+0
;Click_3DHall2_STM.c, 61 :: 		mikrobus_logWrite(demoText, _LOG_TEXT);
0x2120	0x2101    MOVS	R1, #1
0x2122	0x4829    LDR	R0, [PC, #164]
0x2124	0xF7FFFED8  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 62 :: 		mikrobus_logWrite(" mT", _LOG_LINE);
0x2128	0x4828    LDR	R0, [PC, #160]
0x212A	0x2102    MOVS	R1, #2
0x212C	0xF7FFFED4  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 64 :: 		mikrobus_logWrite("Axis Y: ", _LOG_TEXT);
0x2130	0x4827    LDR	R0, [PC, #156]
0x2132	0x2101    MOVS	R1, #1
0x2134	0xF7FFFED0  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 65 :: 		FloatToStr(XYZ_Axis[1],demoText);
0x2138	0x4826    LDR	R0, [PC, #152]
0x213A	0x6800    LDR	R0, [R0, #0]
0x213C	0x4922    LDR	R1, [PC, #136]
0x213E	0xF7FFFD19  BL	_FloatToStr+0
;Click_3DHall2_STM.c, 66 :: 		mikrobus_logWrite(demoText, _LOG_TEXT);
0x2142	0x2101    MOVS	R1, #1
0x2144	0x4820    LDR	R0, [PC, #128]
0x2146	0xF7FFFEC7  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 67 :: 		mikrobus_logWrite(" mT", _LOG_LINE);
0x214A	0x4823    LDR	R0, [PC, #140]
0x214C	0x2102    MOVS	R1, #2
0x214E	0xF7FFFEC3  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 69 :: 		mikrobus_logWrite("Axis Z: ", _LOG_TEXT);
0x2152	0x4822    LDR	R0, [PC, #136]
0x2154	0x2101    MOVS	R1, #1
0x2156	0xF7FFFEBF  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 70 :: 		FloatToStr(XYZ_Axis[2],demoText);
0x215A	0x4821    LDR	R0, [PC, #132]
0x215C	0x6800    LDR	R0, [R0, #0]
0x215E	0x491A    LDR	R1, [PC, #104]
0x2160	0xF7FFFD08  BL	_FloatToStr+0
;Click_3DHall2_STM.c, 71 :: 		mikrobus_logWrite(demoText, _LOG_TEXT);
0x2164	0x2101    MOVS	R1, #1
0x2166	0x4818    LDR	R0, [PC, #96]
0x2168	0xF7FFFEB6  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 72 :: 		mikrobus_logWrite(" mT", _LOG_LINE);
0x216C	0x481D    LDR	R0, [PC, #116]
0x216E	0x2102    MOVS	R1, #2
0x2170	0xF7FFFEB2  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 74 :: 		mikrobus_logWrite("Temperature :", _LOG_TEXT);
0x2174	0x481C    LDR	R0, [PC, #112]
0x2176	0x2101    MOVS	R1, #1
0x2178	0xF7FFFEAE  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 75 :: 		FloatToStr(Temperature,demoText);
0x217C	0x480F    LDR	R0, [PC, #60]
0x217E	0x6800    LDR	R0, [R0, #0]
0x2180	0x4911    LDR	R1, [PC, #68]
0x2182	0xF7FFFCF7  BL	_FloatToStr+0
;Click_3DHall2_STM.c, 76 :: 		mikrobus_logWrite(demoText, _LOG_TEXT);
0x2186	0x2101    MOVS	R1, #1
0x2188	0x480F    LDR	R0, [PC, #60]
0x218A	0xF7FFFEA5  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 77 :: 		mikrobus_logWrite(" C", _LOG_LINE);
0x218E	0x4817    LDR	R0, [PC, #92]
0x2190	0x2102    MOVS	R1, #2
0x2192	0xF7FFFEA1  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 79 :: 		mikrobus_logWrite(" ", _LOG_LINE);
0x2196	0x4816    LDR	R0, [PC, #88]
0x2198	0x2102    MOVS	R1, #2
0x219A	0xF7FFFE9D  BL	_mikrobus_logWrite+0
;Click_3DHall2_STM.c, 80 :: 		Delay_ms(3000);
0x219E	0xF24507FF  MOVW	R7, #20735
0x21A2	0xF2C02725  MOVT	R7, #549
0x21A6	0xBF00    NOP
0x21A8	0xBF00    NOP
L_applicationTask2:
0x21AA	0x1E7F    SUBS	R7, R7, #1
0x21AC	0xD1FD    BNE	L_applicationTask2
0x21AE	0xBF00    NOP
0x21B0	0xBF00    NOP
0x21B2	0xBF00    NOP
;Click_3DHall2_STM.c, 81 :: 		}
L_end_applicationTask:
0x21B4	0xF8DDE000  LDR	LR, [SP, #0]
0x21B8	0xB001    ADD	SP, SP, #4
0x21BA	0x4770    BX	LR
0x21BC	0x00742000  	_Temperature+0
0x21C0	0x00682000  	_XYZ_Axis+0
0x21C4	0x00152000  	?lstr2_Click_3DHall2_STM+0
0x21C8	0x00782000  	_demoText+0
0x21CC	0x001E2000  	?lstr3_Click_3DHall2_STM+0
0x21D0	0x00222000  	?lstr4_Click_3DHall2_STM+0
0x21D4	0x006C2000  	_XYZ_Axis+4
0x21D8	0x002B2000  	?lstr5_Click_3DHall2_STM+0
0x21DC	0x002F2000  	?lstr6_Click_3DHall2_STM+0
0x21E0	0x00702000  	_XYZ_Axis+8
0x21E4	0x00382000  	?lstr7_Click_3DHall2_STM+0
0x21E8	0x003C2000  	?lstr8_Click_3DHall2_STM+0
0x21EC	0x004A2000  	?lstr9_Click_3DHall2_STM+0
0x21F0	0x004D2000  	?lstr10_Click_3DHall2_STM+0
; end of _applicationTask
_c3dhall2_getAxisTempData:
;__c3dhall2_driver.c, 109 :: 		void c3dhall2_getAxisTempData(float *axisData, float *tempData)
0x1D68	0xB088    SUB	SP, SP, #32
0x1D6A	0xF8CDE000  STR	LR, [SP, #0]
0x1D6E	0x9004    STR	R0, [SP, #16]
0x1D70	0x9105    STR	R1, [SP, #20]
;__c3dhall2_driver.c, 118 :: 		c3dhall2_readData(readData, 7);
0x1D72	0xAA01    ADD	R2, SP, #4
0x1D74	0x2107    MOVS	R1, #7
0x1D76	0x4610    MOV	R0, R2
0x1D78	0xF7FFFDFA  BL	_c3dhall2_readData+0
;__c3dhall2_driver.c, 121 :: 		x_axis = readData[0];
0x1D7C	0xAC01    ADD	R4, SP, #4
0x1D7E	0x7820    LDRB	R0, [R4, #0]
; x_axis start address is: 0 (R0)
0x1D80	0xB2C0    UXTB	R0, R0
;__c3dhall2_driver.c, 122 :: 		x_axis = x_axis << 4;
0x1D82	0x0103    LSLS	R3, R0, #4
0x1D84	0xB21B    SXTH	R3, R3
; x_axis end address is: 0 (R0)
;__c3dhall2_driver.c, 123 :: 		x_axis |= ((readData[4]  >> 4 ) & 0x0F);
0x1D86	0x1D22    ADDS	R2, R4, #4
0x1D88	0x7812    LDRB	R2, [R2, #0]
0x1D8A	0x0912    LSRS	R2, R2, #4
0x1D8C	0xB2D2    UXTB	R2, R2
0x1D8E	0xF002020F  AND	R2, R2, #15
0x1D92	0xB2D2    UXTB	R2, R2
0x1D94	0xEA430202  ORR	R2, R3, R2, LSL #0
0x1D98	0xB212    SXTH	R2, R2
; x_axis start address is: 32 (R8)
0x1D9A	0xFA0FF882  SXTH	R8, R2
;__c3dhall2_driver.c, 124 :: 		if(x_axis > 2048)
0x1D9E	0xF5B26F00  CMP	R2, #2048
0x1DA2	0xDD03    BLE	L__c3dhall2_getAxisTempData12
;__c3dhall2_driver.c, 126 :: 		x_axis = x_axis - 4096;
0x1DA4	0xF5A85080  SUB	R0, R8, #4096
0x1DA8	0xB200    SXTH	R0, R0
; x_axis end address is: 32 (R8)
; x_axis start address is: 0 (R0)
; x_axis end address is: 0 (R0)
;__c3dhall2_driver.c, 127 :: 		}
0x1DAA	0xE001    B	L_c3dhall2_getAxisTempData0
L__c3dhall2_getAxisTempData12:
;__c3dhall2_driver.c, 124 :: 		if(x_axis > 2048)
0x1DAC	0xFA0FF088  SXTH	R0, R8
;__c3dhall2_driver.c, 127 :: 		}
L_c3dhall2_getAxisTempData0:
;__c3dhall2_driver.c, 128 :: 		axisData[0] = (float)(x_axis * 0.098);
; x_axis start address is: 0 (R0)
0x1DB0	0x9A04    LDR	R2, [SP, #16]
0x1DB2	0x9207    STR	R2, [SP, #28]
0x1DB4	0xF7FFFDA6  BL	__SignedIntegralToFloat+0
; x_axis end address is: 0 (R0)
0x1DB8	0x4A38    LDR	R2, [PC, #224]
0x1DBA	0xF7FFFD15  BL	__Mul_FP+0
0x1DBE	0x9A07    LDR	R2, [SP, #28]
0x1DC0	0x6010    STR	R0, [R2, #0]
;__c3dhall2_driver.c, 131 :: 		y_axis = readData[1];
0x1DC2	0xAC01    ADD	R4, SP, #4
0x1DC4	0x1C62    ADDS	R2, R4, #1
0x1DC6	0x7810    LDRB	R0, [R2, #0]
; y_axis start address is: 0 (R0)
0x1DC8	0xB2C0    UXTB	R0, R0
;__c3dhall2_driver.c, 132 :: 		y_axis = y_axis << 4;
0x1DCA	0x0103    LSLS	R3, R0, #4
0x1DCC	0xB21B    SXTH	R3, R3
; y_axis end address is: 0 (R0)
;__c3dhall2_driver.c, 133 :: 		y_axis |= (readData[4] & 0x0F);
0x1DCE	0x1D22    ADDS	R2, R4, #4
0x1DD0	0x7812    LDRB	R2, [R2, #0]
0x1DD2	0xF002020F  AND	R2, R2, #15
0x1DD6	0xB2D2    UXTB	R2, R2
0x1DD8	0xEA430202  ORR	R2, R3, R2, LSL #0
0x1DDC	0xB212    SXTH	R2, R2
; y_axis start address is: 32 (R8)
0x1DDE	0xFA0FF882  SXTH	R8, R2
;__c3dhall2_driver.c, 134 :: 		if(y_axis > 2048)
0x1DE2	0xF5B26F00  CMP	R2, #2048
0x1DE6	0xDD03    BLE	L__c3dhall2_getAxisTempData13
;__c3dhall2_driver.c, 136 :: 		y_axis = y_axis - 4096;
0x1DE8	0xF5A85080  SUB	R0, R8, #4096
0x1DEC	0xB200    SXTH	R0, R0
; y_axis end address is: 32 (R8)
; y_axis start address is: 0 (R0)
; y_axis end address is: 0 (R0)
;__c3dhall2_driver.c, 137 :: 		}
0x1DEE	0xE001    B	L_c3dhall2_getAxisTempData1
L__c3dhall2_getAxisTempData13:
;__c3dhall2_driver.c, 134 :: 		if(y_axis > 2048)
0x1DF0	0xFA0FF088  SXTH	R0, R8
;__c3dhall2_driver.c, 137 :: 		}
L_c3dhall2_getAxisTempData1:
;__c3dhall2_driver.c, 138 :: 		axisData[1] = (float)(y_axis * 0.098);
; y_axis start address is: 0 (R0)
0x1DF4	0x9A04    LDR	R2, [SP, #16]
0x1DF6	0x1D12    ADDS	R2, R2, #4
0x1DF8	0x9207    STR	R2, [SP, #28]
0x1DFA	0xF7FFFD83  BL	__SignedIntegralToFloat+0
; y_axis end address is: 0 (R0)
0x1DFE	0x4A27    LDR	R2, [PC, #156]
0x1E00	0xF7FFFCF2  BL	__Mul_FP+0
0x1E04	0x9A07    LDR	R2, [SP, #28]
0x1E06	0x6010    STR	R0, [R2, #0]
;__c3dhall2_driver.c, 141 :: 		z_axis = readData[2];
0x1E08	0xAC01    ADD	R4, SP, #4
0x1E0A	0x1CA2    ADDS	R2, R4, #2
0x1E0C	0x7810    LDRB	R0, [R2, #0]
; z_axis start address is: 0 (R0)
0x1E0E	0xB2C0    UXTB	R0, R0
;__c3dhall2_driver.c, 142 :: 		z_axis = z_axis << 4;
0x1E10	0x0103    LSLS	R3, R0, #4
0x1E12	0xB21B    SXTH	R3, R3
; z_axis end address is: 0 (R0)
;__c3dhall2_driver.c, 143 :: 		z_axis |= (readData[5] & 0x0F);
0x1E14	0x1D62    ADDS	R2, R4, #5
0x1E16	0x7812    LDRB	R2, [R2, #0]
0x1E18	0xF002020F  AND	R2, R2, #15
0x1E1C	0xB2D2    UXTB	R2, R2
0x1E1E	0xEA430202  ORR	R2, R3, R2, LSL #0
0x1E22	0xB212    SXTH	R2, R2
; z_axis start address is: 32 (R8)
0x1E24	0xFA0FF882  SXTH	R8, R2
;__c3dhall2_driver.c, 144 :: 		if(z_axis > 2048)
0x1E28	0xF5B26F00  CMP	R2, #2048
0x1E2C	0xDD03    BLE	L__c3dhall2_getAxisTempData14
;__c3dhall2_driver.c, 146 :: 		z_axis = z_axis - 4096;
0x1E2E	0xF5A85080  SUB	R0, R8, #4096
0x1E32	0xB200    SXTH	R0, R0
; z_axis end address is: 32 (R8)
; z_axis start address is: 0 (R0)
; z_axis end address is: 0 (R0)
;__c3dhall2_driver.c, 147 :: 		}
0x1E34	0xE001    B	L_c3dhall2_getAxisTempData2
L__c3dhall2_getAxisTempData14:
;__c3dhall2_driver.c, 144 :: 		if(z_axis > 2048)
0x1E36	0xFA0FF088  SXTH	R0, R8
;__c3dhall2_driver.c, 147 :: 		}
L_c3dhall2_getAxisTempData2:
;__c3dhall2_driver.c, 148 :: 		axisData[2] = (float)(z_axis * 0.098);
; z_axis start address is: 0 (R0)
0x1E3A	0x9A04    LDR	R2, [SP, #16]
0x1E3C	0x3208    ADDS	R2, #8
0x1E3E	0x9207    STR	R2, [SP, #28]
0x1E40	0xF7FFFD60  BL	__SignedIntegralToFloat+0
; z_axis end address is: 0 (R0)
0x1E44	0x4A15    LDR	R2, [PC, #84]
0x1E46	0xF7FFFCCF  BL	__Mul_FP+0
0x1E4A	0x9A07    LDR	R2, [SP, #28]
0x1E4C	0x6010    STR	R0, [R2, #0]
;__c3dhall2_driver.c, 151 :: 		temp = readData[ 3 ];
0x1E4E	0xAB01    ADD	R3, SP, #4
0x1E50	0x1CDA    ADDS	R2, R3, #3
0x1E52	0x7810    LDRB	R0, [R2, #0]
; temp start address is: 0 (R0)
0x1E54	0xB2C0    UXTB	R0, R0
;__c3dhall2_driver.c, 152 :: 		temp = temp << 4;
0x1E56	0x0102    LSLS	R2, R0, #4
0x1E58	0xB210    SXTH	R0, R2
;__c3dhall2_driver.c, 153 :: 		temp = temp & 0x0F00;
0x1E5A	0xF4006070  AND	R0, R0, #3840
0x1E5E	0xB200    SXTH	R0, R0
;__c3dhall2_driver.c, 154 :: 		temp = temp | readData[ 6 ];
0x1E60	0x1D9A    ADDS	R2, R3, #6
0x1E62	0x7812    LDRB	R2, [R2, #0]
0x1E64	0xEA400202  ORR	R2, R0, R2, LSL #0
; temp end address is: 0 (R0)
; temp start address is: 36 (R9)
0x1E68	0xFA0FF982  SXTH	R9, R2
;__c3dhall2_driver.c, 155 :: 		if(temp > 2048)
0x1E6C	0xF5B96F00  CMP	R9, #2048
0x1E70	0xDD03    BLE	L__c3dhall2_getAxisTempData15
;__c3dhall2_driver.c, 157 :: 		temp = temp - 4096;
0x1E72	0xF5A95080  SUB	R0, R9, #4096
0x1E76	0xB200    SXTH	R0, R0
; temp end address is: 36 (R9)
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
;__c3dhall2_driver.c, 158 :: 		}
0x1E78	0xE001    B	L_c3dhall2_getAxisTempData3
L__c3dhall2_getAxisTempData15:
;__c3dhall2_driver.c, 155 :: 		if(temp > 2048)
0x1E7A	0xFA0FF089  SXTH	R0, R9
;__c3dhall2_driver.c, 158 :: 		}
L_c3dhall2_getAxisTempData3:
;__c3dhall2_driver.c, 159 :: 		*tempData = (temp *1.1) - 340;
; temp start address is: 0 (R0)
0x1E7E	0xF7FFFD41  BL	__SignedIntegralToFloat+0
; temp end address is: 0 (R0)
0x1E82	0x4A07    LDR	R2, [PC, #28]
0x1E84	0xF7FFFCB0  BL	__Mul_FP+0
0x1E88	0x4A06    LDR	R2, [PC, #24]
0x1E8A	0xF7FFFC2B  BL	__Sub_FP+0
0x1E8E	0x9A05    LDR	R2, [SP, #20]
0x1E90	0x6010    STR	R0, [R2, #0]
;__c3dhall2_driver.c, 160 :: 		}
L_end_c3dhall2_getAxisTempData:
0x1E92	0xF8DDE000  LDR	LR, [SP, #0]
0x1E96	0xB008    ADD	SP, SP, #32
0x1E98	0x4770    BX	LR
0x1E9A	0xBF00    NOP
0x1E9C	0xB4393DC8  	#1036563513
0x1EA0	0xCCCD3F8C  	#1066192077
0x1EA4	0x000043AA  	#1135214592
; end of _c3dhall2_getAxisTempData
__SignedIntegralToFloat:
;__Lib_MathDouble.c, 186 :: 		
0x1904	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 188 :: 		
0x1906	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 189 :: 		
0x1908	0xBF08    IT	EQ
;__Lib_MathDouble.c, 191 :: 		
0x190A	0xE019    BEQ	__me_lab_end
;__Lib_MathDouble.c, 193 :: 		
0x190C	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 195 :: 		
0x190E	0xBF54    ITE	PL
;__Lib_MathDouble.c, 196 :: 		
0x1910	0x4601    MOVPL	R1, R0
;__Lib_MathDouble.c, 197 :: 		
0x1912	0xF1D00100  RSBSMI	R1, R0, #0
;__Lib_MathDouble.c, 199 :: 		
0x1916	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 201 :: 		
0x191A	0xD402    BMI	__me_lab1
;__Lib_MathDouble.c, 202 :: 		
__me_loop:
0x191C	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 203 :: 		
0x191E	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 204 :: 		
0x1920	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 206 :: 		
__me_lab1:
0x1922	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 207 :: 		
0x1924	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 208 :: 		
0x1926	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 209 :: 		
0x1928	0x0049    LSLCC	R1, R1, #1
;__Lib_MathDouble.c, 211 :: 		
0x192A	0xEA4F2151  LSR	R1, R1, #9
;__Lib_MathDouble.c, 212 :: 		
0x192E	0xEA4151C2  ORR	R1, R1, R2, LSL #23
;__Lib_MathDouble.c, 213 :: 		
0x1932	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 214 :: 		
0x1934	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 215 :: 		
0x1936	0xF0414000  ORRMI	R0, R1, #-2147483648
;__Lib_MathDouble.c, 216 :: 		
0x193A	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 218 :: 		
0x193C	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 219 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 221 :: 		
L_end__SignedIntegralToFloat:
0x1940	0xB001    ADD	SP, SP, #4
0x1942	0x4770    BX	LR
; end of __SignedIntegralToFloat
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x17E8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x17EA	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x17EC	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x17F0	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x17F2	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x17F6	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x17FA	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x17FE	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x1802	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x1804	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x1806	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x180A	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x180E	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x1810	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x1812	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x1814	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x1818	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x181C	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x181E	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x1820	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x1824	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x1828	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x182A	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x182C	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x182E	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x1830	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x1834	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x1836	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x1838	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x183A	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x183C	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x183E	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x1840	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x1842	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x1844	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x1846	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x1848	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x184C	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x184E	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x1850	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x1852	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x1856	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x185A	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x185E	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x1860	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x1862	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x1864	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x1866	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x186A	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x186E	0xB001    ADD	SP, SP, #4
0x1870	0x4770    BX	LR
; end of __Mul_FP
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x16E4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x16E6	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x16EA	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x16EE	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x16F2	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x16F6	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x16F8	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x16FA	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x16FC	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x16FE	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x1702	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x1704	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x1708	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x170A	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x170C	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x1710	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x1712	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x1714	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x1716	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x171A	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x171E	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x1720	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x1722	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x1724	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x1726	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x172A	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x172C	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x172E	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x1732	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x1734	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x1736	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x173A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x173C	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x173E	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x1740	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x1742	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x1744	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x1746	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x1748	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x174A	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x174C	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x174E	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x1750	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x1752	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x1754	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x1758	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x175A	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x175E	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x1760	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x1764	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x1768	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x176A	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x176C	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x1770	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x1772	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x1774	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x1776	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x177A	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x177E	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x1782	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x1784	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x1786	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x178A	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x178C	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x1790	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x1794	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x1796	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x1798	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x179A	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x179E	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x17A2	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x17A4	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x17A8	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x17AA	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x17AC	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x17B0	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x17B2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x17B4	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x17B6	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x17BA	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x17BE	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x17C2	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x17C6	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x17CA	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x17CC	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x17CE	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x17D2	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x17D6	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x17D8	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x17DC	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x17DE	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x17E2	0xB001    ADD	SP, SP, #4
0x17E4	0x4770    BX	LR
; end of __Sub_FP
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 4 (R1)
; fnum start address is: 0 (R0)
0x1B74	0xB082    SUB	SP, SP, #8
0x1B76	0xF8CDE000  STR	LR, [SP, #0]
0x1B7A	0x4602    MOV	R2, R0
0x1B7C	0x460C    MOV	R4, R1
; str end address is: 4 (R1)
; fnum end address is: 0 (R0)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x1B7E	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 4 (R1)
0x1B80	0x2100    MOVS	R1, #0
0x1B82	0xB249    SXTB	R1, R1
;__Lib_Conversions.c, 638 :: 		
0x1B84	0x9201    STR	R2, [SP, #4]
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 639 :: 		
0x1B86	0x9A01    LDR	R2, [SP, #4]
0x1B88	0xF1B23FFF  CMP	R2, #-1
0x1B8C	0xD106    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 640 :: 		
0x1B8E	0x4A71    LDR	R2, [PC, #452]
0x1B90	0x4611    MOV	R1, R2
0x1B92	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x1B94	0xF7FFFEA2  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x1B98	0x2003    MOVS	R0, #3
0x1B9A	0xE0D7    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x1B9C	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x1B9E	0xAA01    ADD	R2, SP, #4
0x1BA0	0x1CD2    ADDS	R2, R2, #3
0x1BA2	0x7812    LDRB	R2, [R2, #0]
0x1BA4	0xF0020280  AND	R2, R2, #128
0x1BA8	0xB2D2    UXTB	R2, R2
0x1BAA	0xB172    CBZ	R2, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x1BAC	0xAA01    ADD	R2, SP, #4
0x1BAE	0x1CD3    ADDS	R3, R2, #3
0x1BB0	0x781A    LDRB	R2, [R3, #0]
0x1BB2	0xF0820280  EOR	R2, R2, #128
0x1BB6	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 646 :: 		
0x1BB8	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x1BBA	0xB2D3    UXTB	R3, R2
;__Lib_Conversions.c, 647 :: 		
0x1BBC	0x222D    MOVS	R2, #45
0x1BBE	0x7022    STRB	R2, [R4, #0]
0x1BC0	0x1C62    ADDS	R2, R4, #1
0x1BC2	0x4614    MOV	R4, R2
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x1BC4	0xB2DE    UXTB	R6, R3
0x1BC6	0x46A2    MOV	R10, R4
;__Lib_Conversions.c, 648 :: 		
0x1BC8	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x1BCA	0x46A2    MOV	R10, R4
0x1BCC	0xB2EE    UXTB	R6, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
0x1BCE	0x9A01    LDR	R2, [SP, #4]
0x1BD0	0xB932    CBNZ	R2, L_FloatToStr119
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 24 (R6)
;__Lib_Conversions.c, 650 :: 		
0x1BD2	0x4A61    LDR	R2, [PC, #388]
0x1BD4	0x4611    MOV	R1, R2
0x1BD6	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x1BD8	0xF7FFFE80  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x1BDC	0x2000    MOVS	R0, #0
0x1BDE	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x1BE0	0x9A01    LDR	R2, [SP, #4]
0x1BE2	0xF1B24FFF  CMP	R2, #2139095040
0x1BE6	0xD106    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 654 :: 		
0x1BE8	0x4A5C    LDR	R2, [PC, #368]
0x1BEA	0x4611    MOV	R1, R2
0x1BEC	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x1BEE	0xF7FFFE75  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x1BF2	0xB2F0    UXTB	R0, R6
; i end address is: 24 (R6)
0x1BF4	0xE0AA    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; str start address is: 40 (R10)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x1BF6	0xFA5FF980  UXTB	R9, R0
; dexpon end address is: 4 (R1)
; str end address is: 40 (R10)
0x1BFA	0xFA4FF881  SXTB	R8, R1
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 40 (R10)
; dexpon start address is: 32 (R8)
; bpoint start address is: 36 (R9)
0x1BFE	0x9A01    LDR	R2, [SP, #4]
0x1C00	0xF04F507E  MOV	R0, #1065353216
0x1C04	0xF7FFFE36  BL	__Compare_FP+0
0x1C08	0xF2400000  MOVW	R0, #0
0x1C0C	0xDD00    BLE	L__FloatToStr239
0x1C0E	0x2001    MOVS	R0, #1
L__FloatToStr239:
0x1C10	0xB148    CBZ	R0, L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x1C12	0x9A01    LDR	R2, [SP, #4]
0x1C14	0x4852    LDR	R0, [PC, #328]
0x1C16	0xF7FFFDE7  BL	__Mul_FP+0
0x1C1A	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 666 :: 		
0x1C1C	0xF1A80801  SUB	R8, R8, #1
0x1C20	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 667 :: 		
0x1C24	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; str end address is: 40 (R10)
; dexpon end address is: 32 (R8)
L_FloatToStr123:
; bpoint end address is: 36 (R9)
; bpoint start address is: 36 (R9)
; dexpon start address is: 32 (R8)
; str start address is: 40 (R10)
0x1C26	0x9A01    LDR	R2, [SP, #4]
0x1C28	0x484D    LDR	R0, [PC, #308]
0x1C2A	0xF7FFFE23  BL	__Compare_FP+0
0x1C2E	0xF2400000  MOVW	R0, #0
0x1C32	0xDC00    BGT	L__FloatToStr240
0x1C34	0x2001    MOVS	R0, #1
L__FloatToStr240:
0x1C36	0xB148    CBZ	R0, L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x1C38	0x9A01    LDR	R2, [SP, #4]
0x1C3A	0x484A    LDR	R0, [PC, #296]
0x1C3C	0xF7FFFDD4  BL	__Mul_FP+0
0x1C40	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 674 :: 		
0x1C42	0xF1080801  ADD	R8, R8, #1
0x1C46	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 675 :: 		
0x1C4A	0xE7EC    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x1C4C	0x9A01    LDR	R2, [SP, #4]
0x1C4E	0x0052    LSLS	R2, R2, #1
0x1C50	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 689 :: 		
0x1C52	0xAA01    ADD	R2, SP, #4
0x1C54	0x1CD2    ADDS	R2, R2, #3
0x1C56	0x7812    LDRB	R2, [R2, #0]
0x1C58	0x3A7F    SUBS	R2, #127
; d start address is: 0 (R0)
0x1C5A	0xB2D0    UXTB	R0, R2
;__Lib_Conversions.c, 692 :: 		
0x1C5C	0xAA01    ADD	R2, SP, #4
0x1C5E	0x1CD3    ADDS	R3, R2, #3
0x1C60	0x2201    MOVS	R2, #1
0x1C62	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 693 :: 		
0x1C64	0x9A01    LDR	R2, [SP, #4]
0x1C66	0x4082    LSLS	R2, R0
; d end address is: 0 (R0)
0x1C68	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 694 :: 		
0x1C6A	0xAA01    ADD	R2, SP, #4
0x1C6C	0x1CD2    ADDS	R2, R2, #3
0x1C6E	0x7812    LDRB	R2, [R2, #0]
0x1C70	0x3230    ADDS	R2, #48
0x1C72	0xF88A2000  STRB	R2, [R10, #0]
0x1C76	0xF10A0001  ADD	R0, R10, #1
; str end address is: 40 (R10)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 695 :: 		
0x1C7A	0xF1B80F01  CMP	R8, #1
0x1C7E	0xDB06    BLT	L__FloatToStr178
0x1C80	0xF1B80F06  CMP	R8, #6
0x1C84	0xDC03    BGT	L__FloatToStr177
0x1C86	0x4605    MOV	R5, R0
; bpoint end address is: 36 (R9)
0x1C88	0xFA5FF189  UXTB	R1, R9
0x1C8C	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x1C8E	0x222E    MOVS	R2, #46
0x1C90	0x7002    STRB	R2, [R0, #0]
0x1C92	0x1C45    ADDS	R5, R0, #1
; str end address is: 0 (R0)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 4 (R1)
0x1C94	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
; d start address is: 0 (R0)
0x1C96	0x2006    MOVS	R0, #6
; dexpon end address is: 32 (R8)
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x1C98	0xFA4FF488  SXTB	R4, R8
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x1C9C	0xB300    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x1C9E	0xAA01    ADD	R2, SP, #4
0x1CA0	0x1CD3    ADDS	R3, R2, #3
0x1CA2	0x2200    MOVS	R2, #0
0x1CA4	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 701 :: 		
0x1CA6	0x9A01    LDR	R2, [SP, #4]
0x1CA8	0x0093    LSLS	R3, R2, #2
0x1CAA	0x9A01    LDR	R2, [SP, #4]
0x1CAC	0x18D2    ADDS	R2, R2, R3
0x1CAE	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 702 :: 		
0x1CB0	0x9A01    LDR	R2, [SP, #4]
0x1CB2	0x0052    LSLS	R2, R2, #1
0x1CB4	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 703 :: 		
0x1CB6	0xAA01    ADD	R2, SP, #4
0x1CB8	0x1CD2    ADDS	R2, R2, #3
0x1CBA	0x7812    LDRB	R2, [R2, #0]
0x1CBC	0x3230    ADDS	R2, #48
0x1CBE	0x702A    STRB	R2, [R5, #0]
0x1CC0	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x1CC2	0xB951    CBNZ	R1, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x1CC4	0x1E62    SUBS	R2, R4, #1
0x1CC6	0xB252    SXTB	R2, R2
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x1CC8	0xB253    SXTB	R3, R2
0x1CCA	0xB922    CBNZ	R2, L__FloatToStr180
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 706 :: 		
0x1CCC	0x222E    MOVS	R2, #46
0x1CCE	0x702A    STRB	R2, [R5, #0]
0x1CD0	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x1CD2	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 708 :: 		
0x1CD4	0xE7FF    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x1CD6	0xB25C    SXTB	R4, R3
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x1CD8	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x1CDA	0x1E40    SUBS	R0, R0, #1
0x1CDC	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x1CDE	0xE7DD    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x1CE0	0x4629    MOV	R1, R5
; dexpon end address is: 16 (R4)
0x1CE2	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x1CE4	0x1E4A    SUBS	R2, R1, #1
0x1CE6	0x7812    LDRB	R2, [R2, #0]
0x1CE8	0x2A30    CMP	R2, #48
0x1CEA	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x1CEC	0x1E49    SUBS	R1, R1, #1
0x1CEE	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x1CF0	0x1E4A    SUBS	R2, R1, #1
0x1CF2	0x7812    LDRB	R2, [R2, #0]
0x1CF4	0x2A2E    CMP	R2, #46
0x1CF6	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x1CF8	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x1CFA	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 4 (R1)
0x1CFC	0xB310    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x1CFE	0x2265    MOVS	R2, #101
0x1D00	0x700A    STRB	R2, [R1, #0]
0x1D02	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 716 :: 		
0x1D04	0x2800    CMP	R0, #0
0x1D06	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x1D08	0x222D    MOVS	R2, #45
0x1D0A	0x700A    STRB	R2, [R1, #0]
0x1D0C	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 718 :: 		
0x1D0E	0x4242    RSBS	R2, R0, #0
0x1D10	0xB250    SXTB	R0, R2
; dexpon end address is: 0 (R0)
; str end address is: 4 (R1)
0x1D12	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x1D14	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x1D16	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x1D18	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x1D1A	0xB2DA    UXTB	R2, R3
; dexpon end address is: 12 (R3)
0x1D1C	0x2A09    CMP	R2, #9
0x1D1E	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x1D20	0x220A    MOVS	R2, #10
0x1D22	0xFBB0F2F2  UDIV	R2, R0, R2
0x1D26	0xB2D2    UXTB	R2, R2
0x1D28	0x3230    ADDS	R2, #48
0x1D2A	0x700A    STRB	R2, [R1, #0]
0x1D2C	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
0x1D2E	0xE7FF    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 4 (R1)
0x1D30	0x230A    MOVS	R3, #10
0x1D32	0xFBB0F2F3  UDIV	R2, R0, R3
0x1D36	0xFB030212  MLS	R2, R3, R2, R0
0x1D3A	0xB2D2    UXTB	R2, R2
; d end address is: 0 (R0)
0x1D3C	0x3230    ADDS	R2, #48
0x1D3E	0x700A    STRB	R2, [R1, #0]
0x1D40	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x1D42	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x1D44	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x1D46	0x2200    MOVS	R2, #0
0x1D48	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x1D4A	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x1D4C	0xF8DDE000  LDR	LR, [SP, #0]
0x1D50	0xB002    ADD	SP, SP, #8
0x1D52	0x4770    BX	LR
0x1D54	0x004F2000  	?lstr1___Lib_Conversions+0
0x1D58	0x00532000  	?lstr2___Lib_Conversions+0
0x1D5C	0x00552000  	?lstr3___Lib_Conversions+0
0x1D60	0x00004120  	#1092616192
0x1D64	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x18DC	0xB081    SUB	SP, SP, #4
0x18DE	0x9100    STR	R1, [SP, #0]
0x18E0	0x4601    MOV	R1, R0
0x18E2	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x18E4	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x18E6	0x461C    MOV	R4, R3
0x18E8	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x18EA	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x18EC	0x4603    MOV	R3, R0
0x18EE	0x1C42    ADDS	R2, R0, #1
0x18F0	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x18F2	0x781A    LDRB	R2, [R3, #0]
0x18F4	0x7022    STRB	R2, [R4, #0]
0x18F6	0x7822    LDRB	R2, [R4, #0]
0x18F8	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x18FA	0x462B    MOV	R3, R5
0x18FC	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x18FE	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x1900	0xB001    ADD	SP, SP, #4
0x1902	0x4770    BX	LR
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x1874	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x1876	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x1878	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x187A	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x187C	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x187E	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x1882	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x1886	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x1888	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x188A	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x188C	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x188E	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x1890	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x1892	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x1894	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x1896	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x1898	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x189A	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x189E	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x18A2	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x18A4	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x18A6	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x18AA	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x18AE	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x18B0	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x18B2	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x18B6	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x18BA	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x18BC	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x18BE	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x18C0	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x18C2	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x18C4	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x18C6	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x18C8	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x18CA	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x18CC	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x18CE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x18D0	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x18D2	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x18D4	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x18D8	0xB001    ADD	SP, SP, #4
0x18DA	0x4770    BX	LR
; end of __Compare_FP
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x2260	0xB081    SUB	SP, SP, #4
0x2262	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2266	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2268	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x226A	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x226C	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x226E	0xF64B3080  MOVW	R0, #48000
0x2272	0x4281    CMP	R1, R0
0x2274	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x2276	0x4846    LDR	R0, [PC, #280]
0x2278	0x6800    LDR	R0, [R0, #0]
0x227A	0xF0400102  ORR	R1, R0, #2
0x227E	0x4844    LDR	R0, [PC, #272]
0x2280	0x6001    STR	R1, [R0, #0]
0x2282	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2284	0xF64550C0  MOVW	R0, #24000
0x2288	0x4281    CMP	R1, R0
0x228A	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x228C	0x4840    LDR	R0, [PC, #256]
0x228E	0x6800    LDR	R0, [R0, #0]
0x2290	0xF0400101  ORR	R1, R0, #1
0x2294	0x483E    LDR	R0, [PC, #248]
0x2296	0x6001    STR	R1, [R0, #0]
0x2298	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x229A	0x483D    LDR	R0, [PC, #244]
0x229C	0x6801    LDR	R1, [R0, #0]
0x229E	0xF06F0007  MVN	R0, #7
0x22A2	0x4001    ANDS	R1, R0
0x22A4	0x483A    LDR	R0, [PC, #232]
0x22A6	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x22A8	0xF7FFFEF4  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x22AC	0x4839    LDR	R0, [PC, #228]
0x22AE	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x22B0	0x4839    LDR	R0, [PC, #228]
0x22B2	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x22B4	0x4839    LDR	R0, [PC, #228]
0x22B6	0xEA020100  AND	R1, R2, R0, LSL #0
0x22BA	0x4839    LDR	R0, [PC, #228]
0x22BC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x22BE	0xF0020001  AND	R0, R2, #1
0x22C2	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x22C4	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x22C6	0x4836    LDR	R0, [PC, #216]
0x22C8	0x6800    LDR	R0, [R0, #0]
0x22CA	0xF0000002  AND	R0, R0, #2
0x22CE	0x2800    CMP	R0, #0
0x22D0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x22D2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x22D4	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x22D6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x22D8	0xF4023080  AND	R0, R2, #65536
0x22DC	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x22DE	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x22E0	0x482F    LDR	R0, [PC, #188]
0x22E2	0x6800    LDR	R0, [R0, #0]
0x22E4	0xF4003000  AND	R0, R0, #131072
0x22E8	0x2800    CMP	R0, #0
0x22EA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x22EC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x22EE	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x22F0	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x22F2	0xF0025080  AND	R0, R2, #268435456
0x22F6	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x22F8	0x4829    LDR	R0, [PC, #164]
0x22FA	0x6800    LDR	R0, [R0, #0]
0x22FC	0xF0405180  ORR	R1, R0, #268435456
0x2300	0x4827    LDR	R0, [PC, #156]
0x2302	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2304	0x4826    LDR	R0, [PC, #152]
0x2306	0x6800    LDR	R0, [R0, #0]
0x2308	0xF0005000  AND	R0, R0, #536870912
0x230C	0x2800    CMP	R0, #0
0x230E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x2310	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2312	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2314	0xF0026080  AND	R0, R2, #67108864
0x2318	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x231A	0x4821    LDR	R0, [PC, #132]
0x231C	0x6800    LDR	R0, [R0, #0]
0x231E	0xF0406180  ORR	R1, R0, #67108864
0x2322	0x481F    LDR	R0, [PC, #124]
0x2324	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2326	0x4611    MOV	R1, R2
0x2328	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x232A	0x481D    LDR	R0, [PC, #116]
0x232C	0x6800    LDR	R0, [R0, #0]
0x232E	0xF0006000  AND	R0, R0, #134217728
0x2332	0x2800    CMP	R0, #0
0x2334	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x2336	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2338	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x233A	0x4611    MOV	R1, R2
0x233C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x233E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2342	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x2344	0x4816    LDR	R0, [PC, #88]
0x2346	0x6800    LDR	R0, [R0, #0]
0x2348	0xF0407180  ORR	R1, R0, #16777216
0x234C	0x4814    LDR	R0, [PC, #80]
0x234E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2350	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x2352	0x4813    LDR	R0, [PC, #76]
0x2354	0x6800    LDR	R0, [R0, #0]
0x2356	0xF0007000  AND	R0, R0, #33554432
0x235A	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x235C	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x235E	0x460A    MOV	R2, R1
0x2360	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x2362	0x480C    LDR	R0, [PC, #48]
0x2364	0x6800    LDR	R0, [R0, #0]
0x2366	0xF000010C  AND	R1, R0, #12
0x236A	0x0090    LSLS	R0, R2, #2
0x236C	0xF000000C  AND	R0, R0, #12
0x2370	0x4281    CMP	R1, R0
0x2372	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2374	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x2376	0xF8DDE000  LDR	LR, [SP, #0]
0x237A	0xB001    ADD	SP, SP, #4
0x237C	0x4770    BX	LR
0x237E	0xBF00    NOP
0x2380	0x00810501  	#83951745
0x2384	0x8402001D  	#1934338
0x2388	0x06440001  	#67140
0x238C	0x19400001  	#72000
0x2390	0x20004002  	FLASH_ACR+0
0x2394	0x10044002  	RCC_CFGR+0
0x2398	0x102C4002  	RCC_CFGR2+0
0x239C	0xFFFF000F  	#1048575
0x23A0	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x2094	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x2096	0x4815    LDR	R0, [PC, #84]
0x2098	0x6800    LDR	R0, [R0, #0]
0x209A	0xF0400101  ORR	R1, R0, #1
0x209E	0x4813    LDR	R0, [PC, #76]
0x20A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x20A2	0x4913    LDR	R1, [PC, #76]
0x20A4	0x4813    LDR	R0, [PC, #76]
0x20A6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x20A8	0x4810    LDR	R0, [PC, #64]
0x20AA	0x6801    LDR	R1, [R0, #0]
0x20AC	0x4812    LDR	R0, [PC, #72]
0x20AE	0x4001    ANDS	R1, R0
0x20B0	0x480E    LDR	R0, [PC, #56]
0x20B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x20B4	0x480D    LDR	R0, [PC, #52]
0x20B6	0x6801    LDR	R1, [R0, #0]
0x20B8	0xF46F2080  MVN	R0, #262144
0x20BC	0x4001    ANDS	R1, R0
0x20BE	0x480B    LDR	R0, [PC, #44]
0x20C0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x20C2	0x480C    LDR	R0, [PC, #48]
0x20C4	0x6801    LDR	R1, [R0, #0]
0x20C6	0xF46F00FE  MVN	R0, #8323072
0x20CA	0x4001    ANDS	R1, R0
0x20CC	0x4809    LDR	R0, [PC, #36]
0x20CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x20D0	0x4806    LDR	R0, [PC, #24]
0x20D2	0x6801    LDR	R1, [R0, #0]
0x20D4	0xF06F50A0  MVN	R0, #335544320
0x20D8	0x4001    ANDS	R1, R0
0x20DA	0x4804    LDR	R0, [PC, #16]
0x20DC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x20DE	0xF04F0100  MOV	R1, #0
0x20E2	0x4806    LDR	R0, [PC, #24]
0x20E4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x20E6	0xB001    ADD	SP, SP, #4
0x20E8	0x4770    BX	LR
0x20EA	0xBF00    NOP
0x20EC	0x10004002  	RCC_CR+0
0x20F0	0x0000F0FF  	#-251723776
0x20F4	0x10044002  	RCC_CFGR+0
0x20F8	0xFFFFFEF6  	#-17367041
0x20FC	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x2244	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x2246	0x4902    LDR	R1, [PC, #8]
0x2248	0x4802    LDR	R0, [PC, #8]
0x224A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x224C	0xB001    ADD	SP, SP, #4
0x224E	0x4770    BX	LR
0x2250	0x19400001  	#72000
0x2254	0x00BC2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x2258	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x225A	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x225C	0xB001    ADD	SP, SP, #4
0x225E	0x4770    BX	LR
; end of ___GenExcept
0x2660	0xB500    PUSH	(R14)
0x2662	0xF8DFB024  LDR	R11, [PC, #36]
0x2666	0xF8DFA024  LDR	R10, [PC, #36]
0x266A	0xF8DFC024  LDR	R12, [PC, #36]
0x266E	0xF7FFFDC1  BL	8692
0x2672	0xF8DFB020  LDR	R11, [PC, #32]
0x2676	0xF8DFA020  LDR	R10, [PC, #32]
0x267A	0xF8DFC020  LDR	R12, [PC, #32]
0x267E	0xF7FFFDB9  BL	8692
0x2682	0xBD00    POP	(R15)
0x2684	0x4770    BX	LR
0x2686	0xBF00    NOP
0x2688	0x00002000  	#536870912
0x268C	0x00592000  	#536871001
0x2690	0x25D40000  	#9684
0x2694	0x005C2000  	#536871004
0x2698	0x00682000  	#536871016
0x269C	0x26400000  	#9792
0x26FC	0xB500    PUSH	(R14)
0x26FE	0xF8DFB010  LDR	R11, [PC, #16]
0x2702	0xF8DFA010  LDR	R10, [PC, #16]
0x2706	0xF7FFFD7F  BL	8712
0x270A	0xBD00    POP	(R15)
0x270C	0x4770    BX	LR
0x270E	0xBF00    NOP
0x2710	0x00002000  	#536870912
0x2714	0x00E82000  	#536871144
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x23C4	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x23C8	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x23CC	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x23D0	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x23D4	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x23D8	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x23DC	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x23E0	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x23E4	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x23E8	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x23EC	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x23F0	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x23F4	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x23F8	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x23FC	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x2400	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x2404	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x2408	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x240C	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x2410	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x2414	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x2418	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x241C	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x2420	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x2424	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x2428	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x242C	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x2430	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x2434	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x2438	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x243C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x2440	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x2444	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x2448	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x244C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x2450	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x2454	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x2458	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x245C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x2460	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x2464	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x2468	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x246C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x2470	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x2474	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x2478	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x247C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x2480	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x2484	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x2488	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x248C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x2490	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x2494	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x2498	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x249C	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x24A0	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x24A4	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x24A8	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x24AC	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x24B0	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x24B4	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x24B8	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x24BC	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x24C0	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x24C4	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x24C8	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x24CC	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x24D0	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x24D4	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x24D8	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x24DC	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x24E0	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x24E4	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x24E8	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x24EC	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x24F0	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x24F4	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x24F8	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x24FC	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x2500	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x2504	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x2508	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x250C	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x2510	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x2514	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x2518	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x251C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x2520	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x2524	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x2528	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x252C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x2530	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x2534	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x2538	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x253C	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x2540	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x2544	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x2548	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x254C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x2550	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x2554	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x2558	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x255C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x2560	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x2564	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x2568	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x256C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x2570	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x2574	0x00000465 ;__MIKROBUS1_GPIO+0
0x2578	0x00000459 ;__MIKROBUS1_GPIO+4
0x257C	0x0000044D ;__MIKROBUS1_GPIO+8
0x2580	0x00000471 ;__MIKROBUS1_GPIO+12
0x2584	0x00000495 ;__MIKROBUS1_GPIO+16
0x2588	0x00000489 ;__MIKROBUS1_GPIO+20
0x258C	0x0000047D ;__MIKROBUS1_GPIO+24
0x2590	0x00000441 ;__MIKROBUS1_GPIO+28
0x2594	0x00000405 ;__MIKROBUS1_GPIO+32
0x2598	0x00000411 ;__MIKROBUS1_GPIO+36
0x259C	0x00000435 ;__MIKROBUS1_GPIO+40
0x25A0	0x00000429 ;__MIKROBUS1_GPIO+44
0x25A4	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x25A8	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x25AC	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x25B0	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x25B4	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x25B8	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x25BC	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x25C0	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x25C4	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x25C8	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x25CC	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x25D0	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;,0 :: _initBlock_5 [30]
; Containing: ?ICS?lstr1_Click_3DHall2_STM [21]
;             ?ICS?lstr2_Click_3DHall2_STM [9]
0x25D4	0x202D2D2D ;_initBlock_5+0 : ?ICS?lstr1_Click_3DHall2_STM at 0x25D4
0x25D8	0x74737953 ;_initBlock_5+4
0x25DC	0x49206D65 ;_initBlock_5+8
0x25E0	0x2074696E ;_initBlock_5+12
0x25E4	0x2D2D2D2D ;_initBlock_5+16
0x25E8	0x69784100 ;_initBlock_5+20 : ?ICS?lstr2_Click_3DHall2_STM at 0x25E9
0x25EC	0x3A582073 ;_initBlock_5+24
0x25F0	0x0020 ;_initBlock_5+28
; end of _initBlock_5
;Click_3DHall2_STM.c,0 :: ?ICS?lstr3_Click_3DHall2_STM [4]
0x25F2	0x00546D20 ;?ICS?lstr3_Click_3DHall2_STM+0
; end of ?ICS?lstr3_Click_3DHall2_STM
;,0 :: _initBlock_7 [22]
; Containing: ?ICS?lstr4_Click_3DHall2_STM [9]
;             ?ICS?lstr5_Click_3DHall2_STM [4]
;             ?ICS?lstr6_Click_3DHall2_STM [9]
0x25F6	0x73697841 ;_initBlock_7+0 : ?ICS?lstr4_Click_3DHall2_STM at 0x25F6
0x25FA	0x203A5920 ;_initBlock_7+4
0x25FE	0x546D2000 ;_initBlock_7+8 : ?ICS?lstr5_Click_3DHall2_STM at 0x25FF
0x2602	0x69784100 ;_initBlock_7+12 : ?ICS?lstr6_Click_3DHall2_STM at 0x2603
0x2606	0x3A5A2073 ;_initBlock_7+16
0x260A	0x0020 ;_initBlock_7+20
; end of _initBlock_7
;Click_3DHall2_STM.c,0 :: ?ICS?lstr7_Click_3DHall2_STM [4]
0x260C	0x00546D20 ;?ICS?lstr7_Click_3DHall2_STM+0
; end of ?ICS?lstr7_Click_3DHall2_STM
;Click_3DHall2_STM.c,0 :: ?ICS?lstr8_Click_3DHall2_STM [14]
0x2610	0x706D6554 ;?ICS?lstr8_Click_3DHall2_STM+0
0x2614	0x74617265 ;?ICS?lstr8_Click_3DHall2_STM+4
0x2618	0x20657275 ;?ICS?lstr8_Click_3DHall2_STM+8
0x261C	0x003A ;?ICS?lstr8_Click_3DHall2_STM+12
; end of ?ICS?lstr8_Click_3DHall2_STM
;,0 :: _initBlock_10 [31]
; Containing: ?ICS?lstr9_Click_3DHall2_STM [3]
;             ?ICS?lstr10_Click_3DHall2_STM [2]
;             ?ICS?lstr1___Lib_Conversions [4]
;             ?ICS?lstr2___Lib_Conversions [2]
;             ?ICS?lstr3___Lib_Conversions [4]
;             APBAHBPrescTable [16]
0x261E	0x20004320 ;_initBlock_10+0 : ?ICS?lstr9_Click_3DHall2_STM at 0x261E : ?ICS?lstr10_Click_3DHall2_STM at 0x2621
0x2622	0x4E614E00 ;_initBlock_10+4 : ?ICS?lstr1___Lib_Conversions at 0x2623
0x2626	0x49003000 ;_initBlock_10+8 : ?ICS?lstr2___Lib_Conversions at 0x2627 : ?ICS?lstr3___Lib_Conversions at 0x2629
0x262A	0x0000464E ;_initBlock_10+12 : APBAHBPrescTable at 0x262D
0x262E	0x01000000 ;_initBlock_10+16
0x2632	0x01040302 ;_initBlock_10+20
0x2636	0x06040302 ;_initBlock_10+24
0x263A	0x090807 ;_initBlock_10+28
; end of _initBlock_10
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x2640	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x2644	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x2648	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_I2C [12]
0x264C	0x00001535 ;__MIKROBUS1_I2C+0
0x2650	0x00001199 ;__MIKROBUS1_I2C+4
0x2654	0x000011E1 ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_3DHall2_STM.c,19 :: __C3DHALL2_I2C_CFG [4]
0x2658	0x000186A0 ;__C3DHALL2_I2C_CFG+0
; end of __C3DHALL2_I2C_CFG
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x265C	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [140]    _GPIO_Clk_Enable
0x01DC     [500]    _GPIO_Config
0x03D0      [24]    _I2Cx_Is_Idle
0x03E8      [26]    _I2Cx_Get_Status
0x0404      [12]    easymx_v7_STM32F107VC__setRX_1
0x0410      [12]    easymx_v7_STM32F107VC__setTX_1
0x041C      [12]    easymx_v7_STM32F107VC__setAN_2
0x0428      [12]    easymx_v7_STM32F107VC__setSDA_1
0x0434      [12]    easymx_v7_STM32F107VC__setSCL_1
0x0440      [12]    easymx_v7_STM32F107VC__setINT_1
0x044C      [12]    easymx_v7_STM32F107VC__setCS_1
0x0458      [12]    easymx_v7_STM32F107VC__setRST_1
0x0464      [12]    easymx_v7_STM32F107VC__setAN_1
0x0470      [12]    easymx_v7_STM32F107VC__setSCK_1
0x047C      [12]    easymx_v7_STM32F107VC__setPWM_1
0x0488      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x0494      [12]    easymx_v7_STM32F107VC__setMISO_1
0x04A0      [12]    easymx_v7_STM32F107VC__setSCL_2
0x04AC      [12]    easymx_v7_STM32F107VC__setTX_2
0x04B8      [12]    easymx_v7_STM32F107VC__setRX_2
0x04C4      [36]    _ChekXForEvent
0x04E8     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x0578      [12]    easymx_v7_STM32F107VC__setSDA_2
0x0584      [12]    easymx_v7_STM32F107VC__setINT_2
0x0590      [12]    easymx_v7_STM32F107VC__setSCK_2
0x059C      [12]    easymx_v7_STM32F107VC__setCS_2
0x05A8      [12]    easymx_v7_STM32F107VC__setRST_2
0x05B4      [12]    easymx_v7_STM32F107VC__setPWM_2
0x05C0      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x05CC      [12]    easymx_v7_STM32F107VC__setMISO_2
0x05D8      [12]    _Get_Fosc_kHz
0x05E4     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x067C      [12]    __Lib_UART_123_45_UARTx_Tx_Idle
0x0688      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x0694     [204]    _I2Cx_Start
0x0760      [22]    __Lib_UART_123_45_UARTx_Read
0x0778     [272]    _GPIO_Alternate_Function_Enable
0x0888    [1116]    _I2Cx_Read
0x0CE4     [408]    _I2Cx_Write
0x0E7C     [168]    _RCC_GetClocksFrequency
0x0F24      [24]    _UART1_Tx_Idle
0x0F3C      [24]    _UART2_Data_Ready
0x0F54      [24]    _UART2_Read
0x0F6C      [24]    _I2C2_Start
0x0F84     [412]    _I2Cx_Init_Advanced
0x1120      [24]    _UART1_Data_Ready
0x1138      [24]    _UART1_Read
0x1150      [24]    _UART5_Tx_Idle
0x1168      [24]    _UART5_Data_Ready
0x1180      [24]    _UART5_Read
0x1198      [36]    _I2C1_Write
0x11BC      [36]    _I2C2_Read
0x11E0      [36]    _I2C1_Read
0x1204      [36]    _I2C2_Write
0x1228      [24]    _UART3_Data_Ready
0x1240      [24]    _UART3_Read
0x1258      [24]    _UART2_Tx_Idle
0x1270      [24]    _UART3_Tx_Idle
0x1288      [24]    _UART4_Tx_Idle
0x12A0      [24]    _UART4_Data_Ready
0x12B8      [24]    _UART4_Read
0x12D0     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x1514      [30]    __Lib_UART_123_45_UARTx_Write
0x1534      [24]    _I2C1_Start
0x154C      [40]    _UART1_Init_Advanced
0x1574      [40]    __c3dhall2_driver_hal_i2cWrite
0x159C      [36]    __c3dhall2_driver_hal_i2cRead
0x15C0      [40]    _UART2_Init_Advanced
0x15E8      [28]    _UART1_Write
0x1604      [28]    _UART3_Write
0x1620      [44]    __c3dhall2_driver_hal_i2cStart
0x164C      [28]    _I2C1_Init_Advanced
0x1668      [28]    _UART2_Write
0x1684      [28]    _UART4_Write
0x16A0      [40]    _UART3_Init_Advanced
0x16C8      [28]    _UART5_Write
0x16E4     [258]    __Sub_FP
0x17E8     [138]    __Mul_FP
0x1874     [104]    __Compare_FP
0x18DC      [40]    _strcpy
0x1904      [64]    __SignedIntegralToFloat
0x1944       [2]    __c3dhall2_driver_hal_gpioMap
0x1948      [40]    __c3dhall2_driver_hal_i2cMap
0x1970      [76]    _c3dhall2_readData
0x19BC      [48]    _c3dhall2_writeData
0x19EC      [56]    easymx_v7_STM32F107VC__log_init2
0x1A24      [56]    easymx_v7_STM32F107VC__log_initUartA
0x1A5C      [56]    easymx_v7_STM32F107VC__log_init1
0x1A94      [32]    easymx_v7_STM32F107VC__i2cInit_1
0x1AB4      [56]    easymx_v7_STM32F107VC__log_initUartB
0x1AEC      [32]    easymx_v7_STM32F107VC__log_write
0x1B0C      [32]    easymx_v7_STM32F107VC__i2cInit_2
0x1B2C      [70]    _mikrobus_logInit
0x1B74     [500]    _FloatToStr
0x1D68     [320]    _c3dhall2_getAxisTempData
0x1EA8      [48]    _mikrobus_i2cInit
0x1ED8     [112]    _mikrobus_logWrite
0x1F48     [156]    _c3dhall2_configuration
0x1FE4      [36]    _c3dhall2_i2cDriverInit
0x2008      [72]    _systemInit
0x2050      [68]    _applicationInit
0x2094     [108]    __Lib_System_105_107_SystemClockSetDefault
0x2100     [244]    _applicationTask
0x21F4      [20]    ___CC2DW
0x2208      [58]    ___FillZeros
0x2244      [20]    __Lib_System_105_107_InitialSetUpFosc
0x2258       [8]    ___GenExcept
0x2260     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x23A4      [32]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [21]    ?lstr1_Click_3DHall2_STM
0x20000015       [9]    ?lstr2_Click_3DHall2_STM
0x2000001E       [4]    ?lstr3_Click_3DHall2_STM
0x20000022       [9]    ?lstr4_Click_3DHall2_STM
0x2000002B       [4]    ?lstr5_Click_3DHall2_STM
0x2000002F       [9]    ?lstr6_Click_3DHall2_STM
0x20000038       [4]    ?lstr7_Click_3DHall2_STM
0x2000003C      [14]    ?lstr8_Click_3DHall2_STM
0x2000004A       [3]    ?lstr9_Click_3DHall2_STM
0x2000004D       [2]    ?lstr10_Click_3DHall2_STM
0x2000004F       [4]    ?lstr1___Lib_Conversions
0x20000053       [2]    ?lstr2___Lib_Conversions
0x20000055       [4]    ?lstr3___Lib_Conversions
0x20000059       [1]    __c3dhall2_driver__slaveAddress
0x2000005C       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x20000060       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x20000064       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x20000068      [12]    _XYZ_Axis
0x20000074       [4]    _Temperature
0x20000078      [50]    _demoText
0x200000AC       [4]    _logger
0x200000B0       [4]    __c3dhall2_driver_fp_i2cStart
0x200000B4       [4]    __c3dhall2_driver_fp_i2cWrite
0x200000B8       [4]    __c3dhall2_driver_fp_i2cRead
0x200000BC       [4]    ___System_CLOCK_IN_KHZ
0x200000C0       [4]    _I2Cx_Timeout_Ptr
0x200000C4       [4]    _I2C1_Timeout_Ptr
0x200000C8       [4]    _I2C2_Timeout_Ptr
0x200000CC       [4]    _I2C_Start_Ptr
0x200000D0       [4]    _I2C_Read_Ptr
0x200000D4       [4]    _I2C_Write_Ptr
0x200000D8       [4]    _UART_Wr_Ptr
0x200000DC       [4]    _UART_Rd_Ptr
0x200000E0       [4]    _UART_Rdy_Ptr
0x200000E4       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x23C4     [108]    __GPIO_MODULE_USART2_PD56
0x2430     [108]    __GPIO_MODULE_I2C1_PB67
0x249C     [108]    __GPIO_MODULE_USART3_PD89
0x2508     [108]    __GPIO_MODULE_USART1_PA9_10
0x2574      [96]    __MIKROBUS1_GPIO
0x25D4      [21]    ?ICS?lstr1_Click_3DHall2_STM
0x25E9       [9]    ?ICS?lstr2_Click_3DHall2_STM
0x25F2       [4]    ?ICS?lstr3_Click_3DHall2_STM
0x25F6       [9]    ?ICS?lstr4_Click_3DHall2_STM
0x25FF       [4]    ?ICS?lstr5_Click_3DHall2_STM
0x2603       [9]    ?ICS?lstr6_Click_3DHall2_STM
0x260C       [4]    ?ICS?lstr7_Click_3DHall2_STM
0x2610      [14]    ?ICS?lstr8_Click_3DHall2_STM
0x261E       [3]    ?ICS?lstr9_Click_3DHall2_STM
0x2621       [2]    ?ICS?lstr10_Click_3DHall2_STM
0x2623       [4]    ?ICS?lstr1___Lib_Conversions
0x2627       [2]    ?ICS?lstr2___Lib_Conversions
0x2629       [4]    ?ICS?lstr3___Lib_Conversions
0x262D      [16]    __Lib_System_105_107_APBAHBPrescTable
0x2640       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x2644       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x2648       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
0x264C      [12]    __MIKROBUS1_I2C
0x2658       [4]    __C3DHALL2_I2C_CFG
0x265C       [4]    __Lib_System_105_107_ADCPrescTable
