Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2021.1/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0dd820b20cd74326bf3b9000a124fd83 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ring_flasher_tb_behav xil_defaultlib.ring_flasher_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ring_flasher
Compiling module xil_defaultlib.ring_flasher_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ring_flasher_tb_behav
