
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//elfedit_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401120 <.init>:
  401120:	stp	x29, x30, [sp, #-16]!
  401124:	mov	x29, sp
  401128:	bl	401490 <ferror@plt+0x60>
  40112c:	ldp	x29, x30, [sp], #16
  401130:	ret

Disassembly of section .plt:

0000000000401140 <memcpy@plt-0x20>:
  401140:	stp	x16, x30, [sp, #-16]!
  401144:	adrp	x16, 415000 <warn@@Base+0x1222c>
  401148:	ldr	x17, [x16, #4088]
  40114c:	add	x16, x16, #0xff8
  401150:	br	x17
  401154:	nop
  401158:	nop
  40115c:	nop

0000000000401160 <memcpy@plt>:
  401160:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401164:	ldr	x17, [x16]
  401168:	add	x16, x16, #0x0
  40116c:	br	x17

0000000000401170 <memmove@plt>:
  401170:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401174:	ldr	x17, [x16, #8]
  401178:	add	x16, x16, #0x8
  40117c:	br	x17

0000000000401180 <strtoul@plt>:
  401180:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401184:	ldr	x17, [x16, #16]
  401188:	add	x16, x16, #0x10
  40118c:	br	x17

0000000000401190 <strlen@plt>:
  401190:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401194:	ldr	x17, [x16, #24]
  401198:	add	x16, x16, #0x18
  40119c:	br	x17

00000000004011a0 <exit@plt>:
  4011a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4011a4:	ldr	x17, [x16, #32]
  4011a8:	add	x16, x16, #0x20
  4011ac:	br	x17

00000000004011b0 <sbrk@plt>:
  4011b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4011b4:	ldr	x17, [x16, #40]
  4011b8:	add	x16, x16, #0x28
  4011bc:	br	x17

00000000004011c0 <ftell@plt>:
  4011c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4011c4:	ldr	x17, [x16, #48]
  4011c8:	add	x16, x16, #0x30
  4011cc:	br	x17

00000000004011d0 <fputc@plt>:
  4011d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4011d4:	ldr	x17, [x16, #56]
  4011d8:	add	x16, x16, #0x38
  4011dc:	br	x17

00000000004011e0 <snprintf@plt>:
  4011e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4011e4:	ldr	x17, [x16, #64]
  4011e8:	add	x16, x16, #0x40
  4011ec:	br	x17

00000000004011f0 <fileno@plt>:
  4011f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4011f4:	ldr	x17, [x16, #72]
  4011f8:	add	x16, x16, #0x48
  4011fc:	br	x17

0000000000401200 <fclose@plt>:
  401200:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401204:	ldr	x17, [x16, #80]
  401208:	add	x16, x16, #0x50
  40120c:	br	x17

0000000000401210 <fopen@plt>:
  401210:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401214:	ldr	x17, [x16, #88]
  401218:	add	x16, x16, #0x58
  40121c:	br	x17

0000000000401220 <malloc@plt>:
  401220:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401224:	ldr	x17, [x16, #96]
  401228:	add	x16, x16, #0x60
  40122c:	br	x17

0000000000401230 <strncmp@plt>:
  401230:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401234:	ldr	x17, [x16, #104]
  401238:	add	x16, x16, #0x68
  40123c:	br	x17

0000000000401240 <bindtextdomain@plt>:
  401240:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401244:	ldr	x17, [x16, #112]
  401248:	add	x16, x16, #0x70
  40124c:	br	x17

0000000000401250 <__libc_start_main@plt>:
  401250:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401254:	ldr	x17, [x16, #120]
  401258:	add	x16, x16, #0x78
  40125c:	br	x17

0000000000401260 <calloc@plt>:
  401260:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401264:	ldr	x17, [x16, #128]
  401268:	add	x16, x16, #0x80
  40126c:	br	x17

0000000000401270 <strcasecmp@plt>:
  401270:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401274:	ldr	x17, [x16, #136]
  401278:	add	x16, x16, #0x88
  40127c:	br	x17

0000000000401280 <realloc@plt>:
  401280:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401284:	ldr	x17, [x16, #144]
  401288:	add	x16, x16, #0x90
  40128c:	br	x17

0000000000401290 <rewind@plt>:
  401290:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401294:	ldr	x17, [x16, #152]
  401298:	add	x16, x16, #0x98
  40129c:	br	x17

00000000004012a0 <getc@plt>:
  4012a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4012a4:	ldr	x17, [x16, #160]
  4012a8:	add	x16, x16, #0xa0
  4012ac:	br	x17

00000000004012b0 <strdup@plt>:
  4012b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4012b4:	ldr	x17, [x16, #168]
  4012b8:	add	x16, x16, #0xa8
  4012bc:	br	x17

00000000004012c0 <strerror@plt>:
  4012c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4012c4:	ldr	x17, [x16, #176]
  4012c8:	add	x16, x16, #0xb0
  4012cc:	br	x17

00000000004012d0 <__gmon_start__@plt>:
  4012d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4012d4:	ldr	x17, [x16, #184]
  4012d8:	add	x16, x16, #0xb8
  4012dc:	br	x17

00000000004012e0 <fseek@plt>:
  4012e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4012e4:	ldr	x17, [x16, #192]
  4012e8:	add	x16, x16, #0xc0
  4012ec:	br	x17

00000000004012f0 <abort@plt>:
  4012f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4012f4:	ldr	x17, [x16, #200]
  4012f8:	add	x16, x16, #0xc8
  4012fc:	br	x17

0000000000401300 <fread_unlocked@plt>:
  401300:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401304:	ldr	x17, [x16, #208]
  401308:	add	x16, x16, #0xd0
  40130c:	br	x17

0000000000401310 <textdomain@plt>:
  401310:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401314:	ldr	x17, [x16, #216]
  401318:	add	x16, x16, #0xd8
  40131c:	br	x17

0000000000401320 <getopt_long@plt>:
  401320:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401324:	ldr	x17, [x16, #224]
  401328:	add	x16, x16, #0xe0
  40132c:	br	x17

0000000000401330 <strcmp@plt>:
  401330:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401334:	ldr	x17, [x16, #232]
  401338:	add	x16, x16, #0xe8
  40133c:	br	x17

0000000000401340 <mmap@plt>:
  401340:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401344:	ldr	x17, [x16, #240]
  401348:	add	x16, x16, #0xf0
  40134c:	br	x17

0000000000401350 <fread@plt>:
  401350:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16, #248]
  401358:	add	x16, x16, #0xf8
  40135c:	br	x17

0000000000401360 <free@plt>:
  401360:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #256]
  401368:	add	x16, x16, #0x100
  40136c:	br	x17

0000000000401370 <fwrite@plt>:
  401370:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #264]
  401378:	add	x16, x16, #0x108
  40137c:	br	x17

0000000000401380 <munmap@plt>:
  401380:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #272]
  401388:	add	x16, x16, #0x110
  40138c:	br	x17

0000000000401390 <fflush@plt>:
  401390:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #280]
  401398:	add	x16, x16, #0x118
  40139c:	br	x17

00000000004013a0 <__fxstat@plt>:
  4013a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #288]
  4013a8:	add	x16, x16, #0x120
  4013ac:	br	x17

00000000004013b0 <dcgettext@plt>:
  4013b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #296]
  4013b8:	add	x16, x16, #0x128
  4013bc:	br	x17

00000000004013c0 <vfprintf@plt>:
  4013c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #304]
  4013c8:	add	x16, x16, #0x130
  4013cc:	br	x17

00000000004013d0 <printf@plt>:
  4013d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #312]
  4013d8:	add	x16, x16, #0x138
  4013dc:	br	x17

00000000004013e0 <__assert_fail@plt>:
  4013e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #320]
  4013e8:	add	x16, x16, #0x140
  4013ec:	br	x17

00000000004013f0 <__errno_location@plt>:
  4013f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #328]
  4013f8:	add	x16, x16, #0x148
  4013fc:	br	x17

0000000000401400 <__xstat@plt>:
  401400:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #336]
  401408:	add	x16, x16, #0x150
  40140c:	br	x17

0000000000401410 <fprintf@plt>:
  401410:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #344]
  401418:	add	x16, x16, #0x158
  40141c:	br	x17

0000000000401420 <setlocale@plt>:
  401420:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #352]
  401428:	add	x16, x16, #0x160
  40142c:	br	x17

0000000000401430 <ferror@plt>:
  401430:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #360]
  401438:	add	x16, x16, #0x168
  40143c:	br	x17

Disassembly of section .text:

0000000000401440 <error@@Base-0x18d0>:
  401440:	mov	x29, #0x0                   	// #0
  401444:	mov	x30, #0x0                   	// #0
  401448:	mov	x5, x0
  40144c:	ldr	x1, [sp]
  401450:	add	x2, sp, #0x8
  401454:	mov	x6, sp
  401458:	movz	x0, #0x0, lsl #48
  40145c:	movk	x0, #0x0, lsl #32
  401460:	movk	x0, #0x40, lsl #16
  401464:	movk	x0, #0x154c
  401468:	movz	x3, #0x0, lsl #48
  40146c:	movk	x3, #0x0, lsl #32
  401470:	movk	x3, #0x40, lsl #16
  401474:	movk	x3, #0x4650
  401478:	movz	x4, #0x0, lsl #48
  40147c:	movk	x4, #0x0, lsl #32
  401480:	movk	x4, #0x40, lsl #16
  401484:	movk	x4, #0x46d0
  401488:	bl	401250 <__libc_start_main@plt>
  40148c:	bl	4012f0 <abort@plt>
  401490:	adrp	x0, 415000 <warn@@Base+0x1222c>
  401494:	ldr	x0, [x0, #4064]
  401498:	cbz	x0, 4014a0 <ferror@plt+0x70>
  40149c:	b	4012d0 <__gmon_start__@plt>
  4014a0:	ret
  4014a4:	nop
  4014a8:	adrp	x0, 416000 <warn@@Base+0x1322c>
  4014ac:	add	x0, x0, #0x310
  4014b0:	adrp	x1, 416000 <warn@@Base+0x1322c>
  4014b4:	add	x1, x1, #0x310
  4014b8:	cmp	x1, x0
  4014bc:	b.eq	4014d4 <ferror@plt+0xa4>  // b.none
  4014c0:	adrp	x1, 404000 <warn@@Base+0x122c>
  4014c4:	ldr	x1, [x1, #1808]
  4014c8:	cbz	x1, 4014d4 <ferror@plt+0xa4>
  4014cc:	mov	x16, x1
  4014d0:	br	x16
  4014d4:	ret
  4014d8:	adrp	x0, 416000 <warn@@Base+0x1322c>
  4014dc:	add	x0, x0, #0x310
  4014e0:	adrp	x1, 416000 <warn@@Base+0x1322c>
  4014e4:	add	x1, x1, #0x310
  4014e8:	sub	x1, x1, x0
  4014ec:	lsr	x2, x1, #63
  4014f0:	add	x1, x2, x1, asr #3
  4014f4:	cmp	xzr, x1, asr #1
  4014f8:	asr	x1, x1, #1
  4014fc:	b.eq	401514 <ferror@plt+0xe4>  // b.none
  401500:	adrp	x2, 404000 <warn@@Base+0x122c>
  401504:	ldr	x2, [x2, #1816]
  401508:	cbz	x2, 401514 <ferror@plt+0xe4>
  40150c:	mov	x16, x2
  401510:	br	x16
  401514:	ret
  401518:	stp	x29, x30, [sp, #-32]!
  40151c:	mov	x29, sp
  401520:	str	x19, [sp, #16]
  401524:	adrp	x19, 416000 <warn@@Base+0x1322c>
  401528:	ldrb	w0, [x19, #824]
  40152c:	cbnz	w0, 40153c <ferror@plt+0x10c>
  401530:	bl	4014a8 <ferror@plt+0x78>
  401534:	mov	w0, #0x1                   	// #1
  401538:	strb	w0, [x19, #824]
  40153c:	ldr	x19, [sp, #16]
  401540:	ldp	x29, x30, [sp], #32
  401544:	ret
  401548:	b	4014d8 <ferror@plt+0xa8>
  40154c:	sub	sp, sp, #0x170
  401550:	stp	x20, x19, [sp, #352]
  401554:	adrp	x19, 405000 <warn@@Base+0x222c>
  401558:	add	x19, x19, #0x292
  40155c:	str	w0, [sp, #124]
  401560:	str	x1, [sp, #112]
  401564:	mov	w0, #0x5                   	// #5
  401568:	mov	x1, x19
  40156c:	stp	x29, x30, [sp, #272]
  401570:	stp	x28, x27, [sp, #288]
  401574:	stp	x26, x25, [sp, #304]
  401578:	stp	x24, x23, [sp, #320]
  40157c:	stp	x22, x21, [sp, #336]
  401580:	add	x29, sp, #0x110
  401584:	bl	401420 <setlocale@plt>
  401588:	mov	w0, wzr
  40158c:	mov	x1, x19
  401590:	bl	401420 <setlocale@plt>
  401594:	adrp	x19, 404000 <warn@@Base+0x122c>
  401598:	add	x19, x19, #0x830
  40159c:	adrp	x1, 404000 <warn@@Base+0x122c>
  4015a0:	add	x1, x1, #0x839
  4015a4:	mov	x0, x19
  4015a8:	bl	401240 <bindtextdomain@plt>
  4015ac:	mov	x0, x19
  4015b0:	bl	401310 <textdomain@plt>
  4015b4:	add	x0, sp, #0x7c
  4015b8:	add	x1, sp, #0x70
  4015bc:	bl	4040f8 <warn@@Base+0x1324>
  4015c0:	adrp	x20, 404000 <warn@@Base+0x122c>
  4015c4:	adrp	x21, 416000 <warn@@Base+0x1322c>
  4015c8:	adrp	x26, 404000 <warn@@Base+0x122c>
  4015cc:	add	x20, x20, #0x84b
  4015d0:	add	x21, x21, #0x188
  4015d4:	add	x26, x26, #0x720
  4015d8:	adrp	x27, 416000 <warn@@Base+0x1322c>
  4015dc:	adrp	x25, 416000 <warn@@Base+0x1322c>
  4015e0:	adrp	x22, 416000 <warn@@Base+0x1322c>
  4015e4:	adrp	x23, 416000 <warn@@Base+0x1322c>
  4015e8:	adrp	x28, 416000 <warn@@Base+0x1322c>
  4015ec:	adrp	x24, 416000 <warn@@Base+0x1322c>
  4015f0:	mov	w19, #0x1                   	// #1
  4015f4:	ldr	w0, [sp, #124]
  4015f8:	ldr	x1, [sp, #112]
  4015fc:	mov	x2, x20
  401600:	mov	x3, x21
  401604:	mov	x4, xzr
  401608:	bl	401320 <getopt_long@plt>
  40160c:	cmp	w0, #0x95
  401610:	b.le	40165c <ferror@plt+0x22c>
  401614:	sub	w8, w0, #0x96
  401618:	cmp	w8, #0x7
  40161c:	b.hi	401f24 <ferror@plt+0xaf4>  // b.pmore
  401620:	adr	x9, 401630 <ferror@plt+0x200>
  401624:	ldrb	w10, [x26, x8]
  401628:	add	x9, x9, x10, lsl #2
  40162c:	br	x9
  401630:	ldr	x0, [x27, #792]
  401634:	bl	401f34 <ferror@plt+0xb04>
  401638:	adrp	x8, 416000 <warn@@Base+0x1322c>
  40163c:	str	w0, [x8, #744]
  401640:	tbnz	w0, #31, 401ee4 <ferror@plt+0xab4>
  401644:	bl	402020 <ferror@plt+0xbf0>
  401648:	cmn	w0, #0x1
  40164c:	adrp	x8, 416000 <warn@@Base+0x1322c>
  401650:	str	w0, [x8, #748]
  401654:	b.ne	4015f4 <ferror@plt+0x1c4>  // b.any
  401658:	b	401ee4 <ferror@plt+0xab4>
  40165c:	cmn	w0, #0x1
  401660:	b.eq	40171c <ferror@plt+0x2ec>  // b.none
  401664:	cmp	w0, #0x76
  401668:	b.ne	401f0c <ferror@plt+0xadc>  // b.any
  40166c:	adrp	x8, 416000 <warn@@Base+0x1322c>
  401670:	ldr	x0, [x8, #384]
  401674:	bl	402cb8 <ferror@plt+0x1888>
  401678:	b	4015f4 <ferror@plt+0x1c4>
  40167c:	ldr	x0, [x27, #792]
  401680:	bl	402108 <ferror@plt+0xcd8>
  401684:	str	w0, [x28, #768]
  401688:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  40168c:	b	401ee4 <ferror@plt+0xab4>
  401690:	ldr	x0, [x27, #792]
  401694:	bl	402068 <ferror@plt+0xc38>
  401698:	str	w0, [x22, #760]
  40169c:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  4016a0:	b	401ee4 <ferror@plt+0xab4>
  4016a4:	ldr	x0, [x27, #792]
  4016a8:	bl	401f34 <ferror@plt+0xb04>
  4016ac:	adrp	x8, 416000 <warn@@Base+0x1322c>
  4016b0:	str	w0, [x8, #752]
  4016b4:	tbnz	w0, #31, 401ee4 <ferror@plt+0xab4>
  4016b8:	bl	402020 <ferror@plt+0xbf0>
  4016bc:	cmn	w0, #0x1
  4016c0:	str	w0, [x25, #756]
  4016c4:	b.ne	4015f4 <ferror@plt+0x1c4>  // b.any
  4016c8:	b	401ee4 <ferror@plt+0xab4>
  4016cc:	ldr	x0, [x27, #792]
  4016d0:	bl	402068 <ferror@plt+0xc38>
  4016d4:	str	w0, [x23, #764]
  4016d8:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  4016dc:	b	401ee4 <ferror@plt+0xab4>
  4016e0:	ldr	x0, [x27, #792]
  4016e4:	mov	w1, wzr
  4016e8:	bl	402180 <ferror@plt+0xd50>
  4016ec:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  4016f0:	b	401ee4 <ferror@plt+0xab4>
  4016f4:	ldr	x0, [x27, #792]
  4016f8:	bl	402108 <ferror@plt+0xcd8>
  4016fc:	str	w0, [x24, #772]
  401700:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  401704:	b	401ee4 <ferror@plt+0xab4>
  401708:	ldr	x0, [x27, #792]
  40170c:	mov	w1, #0x1                   	// #1
  401710:	bl	402180 <ferror@plt+0xd50>
  401714:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  401718:	b	401ee8 <ferror@plt+0xab8>
  40171c:	adrp	x21, 416000 <warn@@Base+0x1322c>
  401720:	ldr	w8, [x21, #800]
  401724:	ldr	w9, [sp, #124]
  401728:	cmp	w8, w9
  40172c:	b.eq	401f24 <ferror@plt+0xaf4>  // b.none
  401730:	ldr	w10, [x24, #772]
  401734:	adrp	x26, 416000 <warn@@Base+0x1322c>
  401738:	adrp	x11, 416000 <warn@@Base+0x1322c>
  40173c:	cmn	w10, #0x1
  401740:	b.ne	40176c <ferror@plt+0x33c>  // b.any
  401744:	ldr	w10, [x26, #832]
  401748:	ldr	w11, [x11, #836]
  40174c:	orr	w10, w11, w10
  401750:	cbnz	w10, 40176c <ferror@plt+0x33c>
  401754:	adrp	x10, 416000 <warn@@Base+0x1322c>
  401758:	ldr	w10, [x10, #752]
  40175c:	ldr	w11, [x23, #764]
  401760:	and	w10, w11, w10
  401764:	cmn	w10, #0x1
  401768:	b.eq	401f24 <ferror@plt+0xaf4>  // b.none
  40176c:	cmp	w8, w9
  401770:	b.ge	401edc <ferror@plt+0xaac>  // b.tcont
  401774:	adrp	x25, 404000 <warn@@Base+0x122c>
  401778:	mov	w19, wzr
  40177c:	add	x25, x25, #0xcf5
  401780:	adrp	x23, 416000 <warn@@Base+0x1322c>
  401784:	adrp	x22, 416000 <warn@@Base+0x1322c>
  401788:	ldr	x9, [sp, #112]
  40178c:	add	w10, w8, #0x1
  401790:	str	w10, [x21, #800]
  401794:	add	x1, sp, #0x88
  401798:	ldr	x24, [x9, w8, sxtw #3]
  40179c:	mov	x0, x24
  4017a0:	bl	4046d8 <warn@@Base+0x1904>
  4017a4:	tbnz	w0, #31, 4019d4 <ferror@plt+0x5a4>
  4017a8:	ldr	w8, [sp, #152]
  4017ac:	and	w8, w8, #0xf000
  4017b0:	cmp	w8, #0x8, lsl #12
  4017b4:	b.ne	4019f8 <ferror@plt+0x5c8>  // b.any
  4017b8:	mov	x0, x24
  4017bc:	mov	x1, x25
  4017c0:	bl	401210 <fopen@plt>
  4017c4:	cbz	x0, 401a48 <ferror@plt+0x618>
  4017c8:	mov	x27, x0
  4017cc:	add	x0, sp, #0x80
  4017d0:	mov	w1, #0x8                   	// #8
  4017d4:	mov	w2, #0x1                   	// #1
  4017d8:	mov	x3, x27
  4017dc:	bl	401350 <fread@plt>
  4017e0:	cmp	x0, #0x1
  4017e4:	b.ne	401a7c <ferror@plt+0x64c>  // b.any
  4017e8:	ldr	x8, [sp, #128]
  4017ec:	mov	x9, #0x3c21                	// #15393
  4017f0:	movk	x9, #0x7261, lsl #16
  4017f4:	movk	x9, #0x6863, lsl #32
  4017f8:	movk	x9, #0xa3e, lsl #48
  4017fc:	cmp	x8, x9
  401800:	b.eq	401aa4 <ferror@plt+0x674>  // b.none
  401804:	ldr	x8, [sp, #128]
  401808:	mov	x9, #0x3c21                	// #15393
  40180c:	movk	x9, #0x6874, lsl #16
  401810:	movk	x9, #0x6e69, lsl #32
  401814:	movk	x9, #0xa3e, lsl #48
  401818:	cmp	x8, x9
  40181c:	b.eq	401ab4 <ferror@plt+0x684>  // b.none
  401820:	mov	x0, x27
  401824:	bl	401290 <rewind@plt>
  401828:	adrp	x8, 416000 <warn@@Base+0x1322c>
  40182c:	mov	x0, x24
  401830:	mov	x1, x27
  401834:	str	xzr, [x8, #840]
  401838:	bl	402644 <ferror@plt+0x1214>
  40183c:	mov	w28, w0
  401840:	cbnz	w0, 401ac8 <ferror@plt+0x698>
  401844:	adrp	x8, 416000 <warn@@Base+0x1322c>
  401848:	ldrh	w8, [x8, #904]
  40184c:	and	w8, w8, #0xfffe
  401850:	cmp	w8, #0x2
  401854:	b.ne	401b28 <ferror@plt+0x6f8>  // b.any
  401858:	adrp	x9, 416000 <warn@@Base+0x1322c>
  40185c:	ldr	w8, [x26, #832]
  401860:	ldr	w9, [x9, #836]
  401864:	orr	w8, w9, w8
  401868:	cbz	w8, 401b28 <ferror@plt+0x6f8>
  40186c:	adrp	x8, 416000 <warn@@Base+0x1322c>
  401870:	ldrh	w8, [x8, #906]
  401874:	cmp	w8, #0x3
  401878:	b.eq	401884 <ferror@plt+0x454>  // b.none
  40187c:	cmp	w8, #0x3e
  401880:	b.ne	401ad4 <ferror@plt+0x6a4>  // b.any
  401884:	mov	x0, x27
  401888:	bl	4011f0 <fileno@plt>
  40188c:	add	x1, sp, #0x88
  401890:	bl	4046e8 <warn@@Base+0x1914>
  401894:	tbnz	w0, #31, 401ae8 <ferror@plt+0x6b8>
  401898:	ldr	x28, [sp, #184]
  40189c:	mov	x0, x27
  4018a0:	bl	4011f0 <fileno@plt>
  4018a4:	mov	w4, w0
  4018a8:	mov	w2, #0x3                   	// #3
  4018ac:	mov	w3, #0x1                   	// #1
  4018b0:	mov	x0, xzr
  4018b4:	mov	x1, x28
  4018b8:	mov	x5, xzr
  4018bc:	bl	401340 <mmap@plt>
  4018c0:	cmn	x0, #0x1
  4018c4:	str	x0, [sp, #64]
  4018c8:	b.eq	401b0c <ferror@plt+0x6dc>  // b.none
  4018cc:	adrp	x20, 416000 <warn@@Base+0x1322c>
  4018d0:	add	x20, x20, #0x354
  4018d4:	ldr	w8, [x20, #64]
  4018d8:	lsl	x0, x8, #6
  4018dc:	bl	404554 <warn@@Base+0x1780>
  4018e0:	ldrb	w9, [x20]
  4018e4:	ldur	x8, [x20, #20]
  4018e8:	stp	x28, x0, [sp, #24]
  4018ec:	cmp	w9, #0x1
  4018f0:	b.ne	401b30 <ferror@plt+0x700>  // b.any
  4018f4:	ldr	w9, [x23, #916]
  4018f8:	cbz	w9, 401e30 <ferror@plt+0xa00>
  4018fc:	ldr	x9, [sp, #64]
  401900:	mov	x20, xzr
  401904:	add	x26, x0, #0x20
  401908:	mov	x25, x22
  40190c:	add	x8, x9, x8
  401910:	add	x28, x8, #0x1c
  401914:	ldr	x8, [x25, #1064]
  401918:	sub	x0, x28, #0x1c
  40191c:	mov	w1, #0x4                   	// #4
  401920:	blr	x8
  401924:	ldr	x8, [x25, #1064]
  401928:	stur	x0, [x26, #-32]
  40192c:	sub	x0, x28, #0x18
  401930:	mov	w1, #0x4                   	// #4
  401934:	blr	x8
  401938:	ldr	x8, [x25, #1064]
  40193c:	stur	x0, [x26, #-16]
  401940:	sub	x0, x28, #0x14
  401944:	mov	w1, #0x4                   	// #4
  401948:	blr	x8
  40194c:	ldr	x8, [x25, #1064]
  401950:	stur	x0, [x26, #-8]
  401954:	sub	x0, x28, #0x10
  401958:	mov	w1, #0x4                   	// #4
  40195c:	blr	x8
  401960:	ldr	x8, [x25, #1064]
  401964:	str	x0, [x26]
  401968:	sub	x0, x28, #0xc
  40196c:	mov	w1, #0x4                   	// #4
  401970:	blr	x8
  401974:	ldr	x8, [x25, #1064]
  401978:	str	x0, [x26, #8]
  40197c:	sub	x0, x28, #0x8
  401980:	mov	w1, #0x4                   	// #4
  401984:	blr	x8
  401988:	ldr	x8, [x25, #1064]
  40198c:	str	x0, [x26, #16]
  401990:	sub	x0, x28, #0x4
  401994:	mov	w1, #0x4                   	// #4
  401998:	blr	x8
  40199c:	ldr	x8, [x25, #1064]
  4019a0:	stur	x0, [x26, #-24]
  4019a4:	mov	w1, #0x4                   	// #4
  4019a8:	mov	x0, x28
  4019ac:	blr	x8
  4019b0:	adrp	x8, 416000 <warn@@Base+0x1322c>
  4019b4:	ldr	w8, [x8, #916]
  4019b8:	add	x20, x20, #0x1
  4019bc:	str	x0, [x26, #24]
  4019c0:	add	x28, x28, #0x20
  4019c4:	cmp	x20, x8
  4019c8:	add	x26, x26, #0x40
  4019cc:	b.cc	401914 <ferror@plt+0x4e4>  // b.lo, b.ul, b.last
  4019d0:	b	401c0c <ferror@plt+0x7dc>
  4019d4:	bl	4013f0 <__errno_location@plt>
  4019d8:	ldr	w8, [x0]
  4019dc:	cmp	w8, #0x2
  4019e0:	b.ne	401a0c <ferror@plt+0x5dc>  // b.any
  4019e4:	adrp	x1, 404000 <warn@@Base+0x122c>
  4019e8:	mov	w2, #0x5                   	// #5
  4019ec:	mov	x0, xzr
  4019f0:	add	x1, x1, #0xd54
  4019f4:	b	401a54 <ferror@plt+0x624>
  4019f8:	adrp	x1, 404000 <warn@@Base+0x122c>
  4019fc:	mov	w2, #0x5                   	// #5
  401a00:	mov	x0, xzr
  401a04:	add	x1, x1, #0xd9a
  401a08:	b	401a54 <ferror@plt+0x624>
  401a0c:	adrp	x1, 404000 <warn@@Base+0x122c>
  401a10:	mov	x20, x0
  401a14:	mov	w2, #0x5                   	// #5
  401a18:	mov	x0, xzr
  401a1c:	add	x1, x1, #0xd68
  401a20:	bl	4013b0 <dcgettext@plt>
  401a24:	ldr	w8, [x20]
  401a28:	mov	x20, x0
  401a2c:	mov	w0, w8
  401a30:	bl	4012c0 <strerror@plt>
  401a34:	mov	x2, x0
  401a38:	mov	x0, x20
  401a3c:	mov	x1, x24
  401a40:	bl	402d10 <error@@Base>
  401a44:	b	401a60 <ferror@plt+0x630>
  401a48:	adrp	x1, 404000 <warn@@Base+0x122c>
  401a4c:	mov	w2, #0x5                   	// #5
  401a50:	add	x1, x1, #0xcf9
  401a54:	bl	4013b0 <dcgettext@plt>
  401a58:	mov	x1, x24
  401a5c:	bl	402d10 <error@@Base>
  401a60:	mov	w28, #0x1                   	// #1
  401a64:	ldr	w8, [x21, #800]
  401a68:	ldr	w9, [sp, #124]
  401a6c:	orr	w19, w28, w19
  401a70:	cmp	w8, w9
  401a74:	b.lt	401788 <ferror@plt+0x358>  // b.tstop
  401a78:	b	401ee8 <ferror@plt+0xab8>
  401a7c:	adrp	x1, 404000 <warn@@Base+0x122c>
  401a80:	mov	w2, #0x5                   	// #5
  401a84:	mov	x0, xzr
  401a88:	add	x1, x1, #0xd1a
  401a8c:	bl	4013b0 <dcgettext@plt>
  401a90:	mov	x1, x24
  401a94:	bl	402d10 <error@@Base>
  401a98:	mov	x0, x27
  401a9c:	bl	401200 <fclose@plt>
  401aa0:	b	401a60 <ferror@plt+0x630>
  401aa4:	mov	x0, x24
  401aa8:	mov	x1, x27
  401aac:	mov	w2, wzr
  401ab0:	b	401ac0 <ferror@plt+0x690>
  401ab4:	mov	w2, #0x1                   	// #1
  401ab8:	mov	x0, x24
  401abc:	mov	x1, x27
  401ac0:	bl	402358 <ferror@plt+0xf28>
  401ac4:	mov	w28, w0
  401ac8:	mov	x0, x27
  401acc:	bl	401200 <fclose@plt>
  401ad0:	b	401a64 <ferror@plt+0x634>
  401ad4:	adrp	x1, 404000 <warn@@Base+0x122c>
  401ad8:	mov	w2, #0x5                   	// #5
  401adc:	mov	x0, xzr
  401ae0:	add	x1, x1, #0xfcd
  401ae4:	b	401b1c <ferror@plt+0x6ec>
  401ae8:	adrp	x1, 404000 <warn@@Base+0x122c>
  401aec:	mov	w2, #0x5                   	// #5
  401af0:	mov	x0, xzr
  401af4:	add	x1, x1, #0xff2
  401af8:	bl	4013b0 <dcgettext@plt>
  401afc:	mov	x1, x24
  401b00:	bl	402d10 <error@@Base>
  401b04:	mov	w28, #0x1                   	// #1
  401b08:	b	401ac8 <ferror@plt+0x698>
  401b0c:	adrp	x1, 405000 <warn@@Base+0x222c>
  401b10:	mov	w2, #0x5                   	// #5
  401b14:	mov	x0, xzr
  401b18:	add	x1, x1, #0x6
  401b1c:	bl	4013b0 <dcgettext@plt>
  401b20:	mov	x1, x24
  401b24:	bl	402d10 <error@@Base>
  401b28:	mov	w28, wzr
  401b2c:	b	401ac8 <ferror@plt+0x698>
  401b30:	ldr	w9, [x23, #916]
  401b34:	cbz	w9, 401e30 <ferror@plt+0xa00>
  401b38:	ldr	x9, [sp, #64]
  401b3c:	mov	x20, xzr
  401b40:	add	x26, x0, #0x20
  401b44:	mov	x25, x22
  401b48:	add	x8, x9, x8
  401b4c:	add	x28, x8, #0x30
  401b50:	ldr	x8, [x25, #1064]
  401b54:	sub	x0, x28, #0x30
  401b58:	mov	w1, #0x4                   	// #4
  401b5c:	blr	x8
  401b60:	ldr	x8, [x25, #1064]
  401b64:	stur	x0, [x26, #-32]
  401b68:	sub	x0, x28, #0x28
  401b6c:	mov	w1, #0x8                   	// #8
  401b70:	blr	x8
  401b74:	ldr	x8, [x25, #1064]
  401b78:	stur	x0, [x26, #-16]
  401b7c:	sub	x0, x28, #0x20
  401b80:	mov	w1, #0x8                   	// #8
  401b84:	blr	x8
  401b88:	ldr	x8, [x25, #1064]
  401b8c:	stur	x0, [x26, #-8]
  401b90:	sub	x0, x28, #0x18
  401b94:	mov	w1, #0x8                   	// #8
  401b98:	blr	x8
  401b9c:	ldr	x8, [x25, #1064]
  401ba0:	str	x0, [x26]
  401ba4:	sub	x0, x28, #0x10
  401ba8:	mov	w1, #0x8                   	// #8
  401bac:	blr	x8
  401bb0:	ldr	x8, [x25, #1064]
  401bb4:	str	x0, [x26, #8]
  401bb8:	sub	x0, x28, #0x8
  401bbc:	mov	w1, #0x8                   	// #8
  401bc0:	blr	x8
  401bc4:	ldr	x8, [x25, #1064]
  401bc8:	str	x0, [x26, #16]
  401bcc:	sub	x0, x28, #0x2c
  401bd0:	mov	w1, #0x4                   	// #4
  401bd4:	blr	x8
  401bd8:	ldr	x8, [x25, #1064]
  401bdc:	stur	x0, [x26, #-24]
  401be0:	mov	w1, #0x8                   	// #8
  401be4:	mov	x0, x28
  401be8:	blr	x8
  401bec:	adrp	x8, 416000 <warn@@Base+0x1322c>
  401bf0:	ldr	w8, [x8, #916]
  401bf4:	add	x20, x20, #0x1
  401bf8:	str	x0, [x26, #24]
  401bfc:	add	x28, x28, #0x38
  401c00:	cmp	x20, x8
  401c04:	add	x26, x26, #0x40
  401c08:	b.cc	401b50 <ferror@plt+0x720>  // b.lo, b.ul, b.last
  401c0c:	adrp	x25, 404000 <warn@@Base+0x122c>
  401c10:	adrp	x26, 416000 <warn@@Base+0x1322c>
  401c14:	add	x25, x25, #0xcf5
  401c18:	cbz	w8, 401e38 <ferror@plt+0xa08>
  401c1c:	ldr	x0, [sp, #32]
  401c20:	mov	x11, xzr
  401c24:	lsl	x9, x11, #6
  401c28:	ldr	x9, [x0, x9]
  401c2c:	cmp	x9, #0x4
  401c30:	b.ne	401e24 <ferror@plt+0x9f4>  // b.any
  401c34:	add	x10, x0, x11, lsl #6
  401c38:	ldr	x9, [x10, #40]
  401c3c:	cmp	x9, #0x1
  401c40:	b.lt	401e24 <ferror@plt+0x9f4>  // b.tstop
  401c44:	str	x11, [sp]
  401c48:	ldr	x8, [x10, #16]
  401c4c:	ldr	x11, [x10, #56]
  401c50:	ldr	x10, [sp, #64]
  401c54:	add	x25, x10, x8
  401c58:	sub	x8, x11, #0x1
  401c5c:	str	x8, [sp, #96]
  401c60:	add	x8, x11, #0xb
  401c64:	stp	x11, x8, [sp, #8]
  401c68:	add	x8, x25, x9
  401c6c:	str	x8, [sp, #48]
  401c70:	add	x8, x9, x25
  401c74:	str	x8, [sp, #80]
  401c78:	neg	x8, x11
  401c7c:	str	x8, [sp, #104]
  401c80:	ldr	x8, [sp, #80]
  401c84:	sub	x8, x8, x25
  401c88:	cmp	x8, #0xc
  401c8c:	b.cc	401e98 <ferror@plt+0xa68>  // b.lo, b.ul, b.last
  401c90:	ldr	x8, [x22, #1064]
  401c94:	add	x0, x25, #0x8
  401c98:	mov	w1, #0x4                   	// #4
  401c9c:	mov	x20, x22
  401ca0:	blr	x8
  401ca4:	ldr	x8, [x22, #1064]
  401ca8:	str	x0, [sp, #40]
  401cac:	mov	w1, #0x4                   	// #4
  401cb0:	mov	x0, x25
  401cb4:	blr	x8
  401cb8:	ldr	x8, [sp, #80]
  401cbc:	add	x28, x25, #0xc
  401cc0:	sub	x8, x8, x28
  401cc4:	cmp	x0, x8
  401cc8:	b.hi	401e98 <ferror@plt+0xa68>  // b.pmore
  401ccc:	ldr	x8, [x22, #1064]
  401cd0:	mov	x20, x0
  401cd4:	add	x0, x25, #0x4
  401cd8:	mov	w1, #0x4                   	// #4
  401cdc:	blr	x8
  401ce0:	ldr	x8, [sp, #16]
  401ce4:	ldr	x9, [sp, #104]
  401ce8:	str	x0, [sp, #88]
  401cec:	add	x8, x8, x20
  401cf0:	and	x8, x8, x9
  401cf4:	add	x26, x25, x8
  401cf8:	str	x8, [sp, #56]
  401cfc:	cbz	x0, 401d1c <ferror@plt+0x8ec>
  401d00:	ldr	x8, [sp, #48]
  401d04:	cmp	x26, x8
  401d08:	b.cs	401e98 <ferror@plt+0xa68>  // b.hs, b.nlast
  401d0c:	ldp	x8, x9, [sp, #80]
  401d10:	sub	x8, x8, x26
  401d14:	cmp	x9, x8
  401d18:	b.hi	401e98 <ferror@plt+0xa68>  // b.pmore
  401d1c:	cmp	x20, #0x4
  401d20:	b.ne	401de0 <ferror@plt+0x9b0>  // b.any
  401d24:	adrp	x1, 404000 <warn@@Base+0x122c>
  401d28:	mov	x0, x28
  401d2c:	add	x1, x1, #0x949
  401d30:	bl	401330 <strcmp@plt>
  401d34:	ldr	x8, [sp, #40]
  401d38:	cmp	x8, #0x5
  401d3c:	b.ne	401de0 <ferror@plt+0x9b0>  // b.any
  401d40:	cbnz	w0, 401de0 <ferror@plt+0x9b0>
  401d44:	ldr	x8, [sp, #88]
  401d48:	cmp	x8, #0x8
  401d4c:	b.cc	401e98 <ferror@plt+0xa68>  // b.lo, b.ul, b.last
  401d50:	ldr	x9, [sp, #8]
  401d54:	ldr	x10, [sp, #88]
  401d58:	udiv	x8, x10, x9
  401d5c:	msub	x8, x8, x9, x10
  401d60:	cbnz	x8, 401e98 <ferror@plt+0xa68>
  401d64:	ldr	x8, [sp, #88]
  401d68:	str	x25, [sp, #72]
  401d6c:	add	x28, x26, x8
  401d70:	ldr	x8, [x22, #1064]
  401d74:	mov	w1, #0x4                   	// #4
  401d78:	mov	x0, x26
  401d7c:	mov	x25, x22
  401d80:	blr	x8
  401d84:	ldr	x8, [x22, #1064]
  401d88:	ldr	x25, [sp, #72]
  401d8c:	mov	x20, x0
  401d90:	add	x0, x26, #0x4
  401d94:	mov	w1, #0x4                   	// #4
  401d98:	blr	x8
  401d9c:	add	x26, x26, #0x8
  401da0:	add	x8, x26, w0, uxtw
  401da4:	cmp	x8, x28
  401da8:	b.hi	401e98 <ferror@plt+0xa68>  // b.pmore
  401dac:	mov	w8, #0x2                   	// #2
  401db0:	movk	w8, #0xc000, lsl #16
  401db4:	cmp	w20, w8
  401db8:	b.eq	401e40 <ferror@plt+0xa10>  // b.none
  401dbc:	ldr	x9, [sp, #96]
  401dc0:	and	x8, x0, #0xffffffff
  401dc4:	add	x8, x8, x9
  401dc8:	ldr	x9, [sp, #104]
  401dcc:	and	x8, x8, x9
  401dd0:	add	x26, x26, x8
  401dd4:	sub	x8, x28, x26
  401dd8:	cmp	x8, #0x7
  401ddc:	b.gt	401d70 <ferror@plt+0x940>
  401de0:	ldr	x8, [sp, #96]
  401de4:	ldr	x9, [sp, #56]
  401de8:	add	x8, x9, x8
  401dec:	ldr	x9, [sp, #88]
  401df0:	add	x8, x8, x9
  401df4:	ldr	x9, [sp, #104]
  401df8:	and	x8, x8, x9
  401dfc:	add	x25, x25, x8
  401e00:	ldr	x8, [sp, #48]
  401e04:	cmp	x25, x8
  401e08:	b.cc	401c80 <ferror@plt+0x850>  // b.lo, b.ul, b.last
  401e0c:	ldr	w8, [x23, #916]
  401e10:	ldr	x0, [sp, #32]
  401e14:	ldr	x11, [sp]
  401e18:	adrp	x25, 404000 <warn@@Base+0x122c>
  401e1c:	adrp	x26, 416000 <warn@@Base+0x1322c>
  401e20:	add	x25, x25, #0xcf5
  401e24:	add	x11, x11, #0x1
  401e28:	cmp	x11, w8, uxtw
  401e2c:	b.cc	401c24 <ferror@plt+0x7f4>  // b.lo, b.ul, b.last
  401e30:	mov	w28, wzr
  401e34:	b	401ec8 <ferror@plt+0xa98>
  401e38:	mov	w28, wzr
  401e3c:	b	401ec4 <ferror@plt+0xa94>
  401e40:	cmp	w0, #0x4
  401e44:	b.ne	401e98 <ferror@plt+0xa68>  // b.any
  401e48:	ldr	x8, [x22, #1064]
  401e4c:	mov	w1, #0x4                   	// #4
  401e50:	mov	x0, x26
  401e54:	blr	x8
  401e58:	adrp	x8, 416000 <warn@@Base+0x1322c>
  401e5c:	adrp	x9, 416000 <warn@@Base+0x1322c>
  401e60:	ldr	w8, [x8, #832]
  401e64:	ldr	w9, [x9, #836]
  401e68:	orr	w8, w8, w0
  401e6c:	mvn	w9, w9
  401e70:	and	x1, x8, x9
  401e74:	cmp	w1, w0
  401e78:	b.eq	401e90 <ferror@plt+0xa60>  // b.none
  401e7c:	adrp	x8, 416000 <warn@@Base+0x1322c>
  401e80:	ldr	x8, [x8, #1072]
  401e84:	mov	w2, #0x4                   	// #4
  401e88:	mov	x0, x26
  401e8c:	blr	x8
  401e90:	mov	w28, wzr
  401e94:	b	401eb8 <ferror@plt+0xa88>
  401e98:	adrp	x1, 405000 <warn@@Base+0x222c>
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	mov	x0, xzr
  401ea4:	add	x1, x1, #0x1a
  401ea8:	bl	4013b0 <dcgettext@plt>
  401eac:	mov	x1, x24
  401eb0:	bl	402d10 <error@@Base>
  401eb4:	mov	w28, #0x1                   	// #1
  401eb8:	adrp	x25, 404000 <warn@@Base+0x122c>
  401ebc:	adrp	x26, 416000 <warn@@Base+0x1322c>
  401ec0:	add	x25, x25, #0xcf5
  401ec4:	ldr	x0, [sp, #32]
  401ec8:	bl	401360 <free@plt>
  401ecc:	ldr	x0, [sp, #64]
  401ed0:	ldr	x1, [sp, #24]
  401ed4:	bl	401380 <munmap@plt>
  401ed8:	b	401ac8 <ferror@plt+0x698>
  401edc:	mov	w19, wzr
  401ee0:	b	401ee8 <ferror@plt+0xab8>
  401ee4:	mov	w19, #0x1                   	// #1
  401ee8:	mov	w0, w19
  401eec:	ldp	x20, x19, [sp, #352]
  401ef0:	ldp	x22, x21, [sp, #336]
  401ef4:	ldp	x24, x23, [sp, #320]
  401ef8:	ldp	x26, x25, [sp, #304]
  401efc:	ldp	x28, x27, [sp, #288]
  401f00:	ldp	x29, x30, [sp, #272]
  401f04:	add	sp, sp, #0x170
  401f08:	ret
  401f0c:	cmp	w0, #0x68
  401f10:	b.ne	401f24 <ferror@plt+0xaf4>  // b.any
  401f14:	adrp	x8, 416000 <warn@@Base+0x1322c>
  401f18:	ldr	x0, [x8, #808]
  401f1c:	mov	w1, wzr
  401f20:	bl	402240 <ferror@plt+0xe10>
  401f24:	adrp	x8, 416000 <warn@@Base+0x1322c>
  401f28:	ldr	x0, [x8, #784]
  401f2c:	mov	w1, #0x1                   	// #1
  401f30:	bl	402240 <ferror@plt+0xe10>
  401f34:	stp	x29, x30, [sp, #-32]!
  401f38:	adrp	x1, 404000 <warn@@Base+0x122c>
  401f3c:	add	x1, x1, #0x8c9
  401f40:	str	x19, [sp, #16]
  401f44:	mov	x29, sp
  401f48:	mov	x19, x0
  401f4c:	bl	401270 <strcasecmp@plt>
  401f50:	cbz	w0, 401ff0 <ferror@plt+0xbc0>
  401f54:	adrp	x1, 404000 <warn@@Base+0x122c>
  401f58:	add	x1, x1, #0x8ce
  401f5c:	mov	x0, x19
  401f60:	bl	401270 <strcasecmp@plt>
  401f64:	cbz	w0, 401ff8 <ferror@plt+0xbc8>
  401f68:	adrp	x1, 404000 <warn@@Base+0x122c>
  401f6c:	add	x1, x1, #0x8d4
  401f70:	mov	x0, x19
  401f74:	bl	401270 <strcasecmp@plt>
  401f78:	cbz	w0, 402000 <ferror@plt+0xbd0>
  401f7c:	adrp	x1, 404000 <warn@@Base+0x122c>
  401f80:	add	x1, x1, #0x8d9
  401f84:	mov	x0, x19
  401f88:	bl	401270 <strcasecmp@plt>
  401f8c:	cbz	w0, 402008 <ferror@plt+0xbd8>
  401f90:	adrp	x1, 404000 <warn@@Base+0x122c>
  401f94:	add	x1, x1, #0x8de
  401f98:	mov	x0, x19
  401f9c:	bl	401270 <strcasecmp@plt>
  401fa0:	cbz	w0, 402010 <ferror@plt+0xbe0>
  401fa4:	adrp	x1, 404000 <warn@@Base+0x122c>
  401fa8:	add	x1, x1, #0x8e5
  401fac:	mov	x0, x19
  401fb0:	bl	401270 <strcasecmp@plt>
  401fb4:	cbz	w0, 402010 <ferror@plt+0xbe0>
  401fb8:	adrp	x1, 404000 <warn@@Base+0x122c>
  401fbc:	add	x1, x1, #0x8ec
  401fc0:	mov	x0, x19
  401fc4:	bl	401270 <strcasecmp@plt>
  401fc8:	cbz	w0, 402014 <ferror@plt+0xbe4>
  401fcc:	adrp	x1, 404000 <warn@@Base+0x122c>
  401fd0:	add	x1, x1, #0x8f1
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	mov	x0, xzr
  401fdc:	bl	4013b0 <dcgettext@plt>
  401fe0:	mov	x1, x19
  401fe4:	bl	402d10 <error@@Base>
  401fe8:	mov	w0, #0xffffffff            	// #-1
  401fec:	b	402014 <ferror@plt+0xbe4>
  401ff0:	mov	w0, #0x3                   	// #3
  401ff4:	b	402014 <ferror@plt+0xbe4>
  401ff8:	mov	w0, #0x6                   	// #6
  401ffc:	b	402014 <ferror@plt+0xbe4>
  402000:	mov	w0, #0xb4                  	// #180
  402004:	b	402014 <ferror@plt+0xbe4>
  402008:	mov	w0, #0xb5                  	// #181
  40200c:	b	402014 <ferror@plt+0xbe4>
  402010:	mov	w0, #0x3e                  	// #62
  402014:	ldr	x19, [sp, #16]
  402018:	ldp	x29, x30, [sp], #32
  40201c:	ret
  402020:	mov	w8, w0
  402024:	cmp	w0, #0x3d
  402028:	b.gt	402048 <ferror@plt+0xc18>
  40202c:	cbz	w8, 402060 <ferror@plt+0xc30>
  402030:	cmp	w8, #0x3
  402034:	mov	w0, #0x1                   	// #1
  402038:	b.eq	402044 <ferror@plt+0xc14>  // b.none
  40203c:	cmp	w8, #0x6
  402040:	b.ne	402060 <ferror@plt+0xc30>  // b.any
  402044:	ret
  402048:	sub	w9, w8, #0xb4
  40204c:	cmp	w9, #0x2
  402050:	b.cs	40205c <ferror@plt+0xc2c>  // b.hs, b.nlast
  402054:	mov	w0, #0x2                   	// #2
  402058:	ret
  40205c:	cmp	w8, #0x3e
  402060:	mov	w0, #0x3                   	// #3
  402064:	ret
  402068:	stp	x29, x30, [sp, #-32]!
  40206c:	adrp	x1, 404000 <warn@@Base+0x122c>
  402070:	add	x1, x1, #0x90b
  402074:	str	x19, [sp, #16]
  402078:	mov	x29, sp
  40207c:	mov	x19, x0
  402080:	bl	401270 <strcasecmp@plt>
  402084:	cbz	w0, 4020e8 <ferror@plt+0xcb8>
  402088:	adrp	x1, 404000 <warn@@Base+0x122c>
  40208c:	add	x1, x1, #0x90f
  402090:	mov	x0, x19
  402094:	bl	401270 <strcasecmp@plt>
  402098:	cbz	w0, 4020f0 <ferror@plt+0xcc0>
  40209c:	adrp	x1, 404000 <warn@@Base+0x122c>
  4020a0:	add	x1, x1, #0x914
  4020a4:	mov	x0, x19
  4020a8:	bl	401270 <strcasecmp@plt>
  4020ac:	cbz	w0, 4020f8 <ferror@plt+0xcc8>
  4020b0:	adrp	x1, 404000 <warn@@Base+0x122c>
  4020b4:	add	x1, x1, #0x8ec
  4020b8:	mov	x0, x19
  4020bc:	bl	401270 <strcasecmp@plt>
  4020c0:	cbz	w0, 4020fc <ferror@plt+0xccc>
  4020c4:	adrp	x1, 404000 <warn@@Base+0x122c>
  4020c8:	add	x1, x1, #0x918
  4020cc:	mov	w2, #0x5                   	// #5
  4020d0:	mov	x0, xzr
  4020d4:	bl	4013b0 <dcgettext@plt>
  4020d8:	mov	x1, x19
  4020dc:	bl	402d10 <error@@Base>
  4020e0:	mov	w0, #0xffffffff            	// #-1
  4020e4:	b	4020fc <ferror@plt+0xccc>
  4020e8:	mov	w0, #0x1                   	// #1
  4020ec:	b	4020fc <ferror@plt+0xccc>
  4020f0:	mov	w0, #0x2                   	// #2
  4020f4:	b	4020fc <ferror@plt+0xccc>
  4020f8:	mov	w0, #0x3                   	// #3
  4020fc:	ldr	x19, [sp, #16]
  402100:	ldp	x29, x30, [sp], #32
  402104:	ret
  402108:	stp	x29, x30, [sp, #-48]!
  40210c:	str	x21, [sp, #16]
  402110:	adrp	x21, 404000 <warn@@Base+0x122c>
  402114:	stp	x20, x19, [sp, #32]
  402118:	mov	x29, sp
  40211c:	mov	x19, x0
  402120:	mov	x20, xzr
  402124:	add	x21, x21, #0x728
  402128:	add	x8, x21, x20
  40212c:	ldr	x1, [x8, #8]
  402130:	mov	x0, x19
  402134:	bl	401270 <strcasecmp@plt>
  402138:	cbz	w0, 40216c <ferror@plt+0xd3c>
  40213c:	add	x20, x20, #0x10
  402140:	cmp	x20, #0x100
  402144:	b.ne	402128 <ferror@plt+0xcf8>  // b.any
  402148:	adrp	x1, 404000 <warn@@Base+0x122c>
  40214c:	add	x1, x1, #0x92a
  402150:	mov	w2, #0x5                   	// #5
  402154:	mov	x0, xzr
  402158:	bl	4013b0 <dcgettext@plt>
  40215c:	mov	x1, x19
  402160:	bl	402d10 <error@@Base>
  402164:	mov	w0, #0xffffffff            	// #-1
  402168:	b	402170 <ferror@plt+0xd40>
  40216c:	ldr	w0, [x21, x20]
  402170:	ldp	x20, x19, [sp, #32]
  402174:	ldr	x21, [sp, #16]
  402178:	ldp	x29, x30, [sp], #48
  40217c:	ret
  402180:	stp	x29, x30, [sp, #-32]!
  402184:	stp	x20, x19, [sp, #16]
  402188:	mov	w20, w1
  40218c:	adrp	x1, 404000 <warn@@Base+0x122c>
  402190:	add	x1, x1, #0x99b
  402194:	mov	x29, sp
  402198:	mov	x19, x0
  40219c:	bl	401270 <strcasecmp@plt>
  4021a0:	cbz	w0, 4021dc <ferror@plt+0xdac>
  4021a4:	adrp	x1, 404000 <warn@@Base+0x122c>
  4021a8:	add	x1, x1, #0x99f
  4021ac:	mov	x0, x19
  4021b0:	bl	401270 <strcasecmp@plt>
  4021b4:	cbz	w0, 4021e4 <ferror@plt+0xdb4>
  4021b8:	adrp	x1, 404000 <warn@@Base+0x122c>
  4021bc:	add	x1, x1, #0x9a5
  4021c0:	mov	w2, #0x5                   	// #5
  4021c4:	mov	x0, xzr
  4021c8:	bl	4013b0 <dcgettext@plt>
  4021cc:	mov	x1, x19
  4021d0:	bl	402d10 <error@@Base>
  4021d4:	mov	w0, #0xffffffff            	// #-1
  4021d8:	b	402234 <ferror@plt+0xe04>
  4021dc:	mov	w8, #0x1                   	// #1
  4021e0:	b	4021e8 <ferror@plt+0xdb8>
  4021e4:	mov	w8, #0x2                   	// #2
  4021e8:	mov	w0, wzr
  4021ec:	cbz	w20, 402214 <ferror@plt+0xde4>
  4021f0:	adrp	x9, 416000 <warn@@Base+0x1322c>
  4021f4:	adrp	x10, 416000 <warn@@Base+0x1322c>
  4021f8:	ldr	w11, [x9, #832]
  4021fc:	ldr	w12, [x10, #836]
  402200:	orr	w11, w11, w8
  402204:	bic	w8, w12, w8
  402208:	str	w11, [x9, #832]
  40220c:	str	w8, [x10, #836]
  402210:	b	402234 <ferror@plt+0xe04>
  402214:	adrp	x9, 416000 <warn@@Base+0x1322c>
  402218:	adrp	x10, 416000 <warn@@Base+0x1322c>
  40221c:	ldr	w11, [x9, #836]
  402220:	ldr	w12, [x10, #832]
  402224:	orr	w11, w11, w8
  402228:	bic	w8, w12, w8
  40222c:	str	w11, [x9, #836]
  402230:	str	w8, [x10, #832]
  402234:	ldp	x20, x19, [sp, #16]
  402238:	ldp	x29, x30, [sp], #32
  40223c:	ret
  402240:	stp	x29, x30, [sp, #-48]!
  402244:	stp	x20, x19, [sp, #32]
  402248:	mov	w19, w1
  40224c:	adrp	x1, 404000 <warn@@Base+0x122c>
  402250:	mov	x20, x0
  402254:	add	x1, x1, #0x9be
  402258:	mov	w2, #0x5                   	// #5
  40225c:	mov	x0, xzr
  402260:	str	x21, [sp, #16]
  402264:	mov	x29, sp
  402268:	bl	4013b0 <dcgettext@plt>
  40226c:	adrp	x21, 416000 <warn@@Base+0x1322c>
  402270:	ldr	x2, [x21, #384]
  402274:	mov	x1, x0
  402278:	mov	x0, x20
  40227c:	bl	401410 <fprintf@plt>
  402280:	adrp	x1, 404000 <warn@@Base+0x122c>
  402284:	add	x1, x1, #0x9e0
  402288:	mov	w2, #0x5                   	// #5
  40228c:	mov	x0, xzr
  402290:	bl	4013b0 <dcgettext@plt>
  402294:	mov	x1, x0
  402298:	mov	x0, x20
  40229c:	bl	401410 <fprintf@plt>
  4022a0:	adrp	x1, 404000 <warn@@Base+0x122c>
  4022a4:	add	x1, x1, #0xa05
  4022a8:	mov	w2, #0x5                   	// #5
  4022ac:	mov	x0, xzr
  4022b0:	bl	4013b0 <dcgettext@plt>
  4022b4:	mov	x1, x0
  4022b8:	mov	x0, x20
  4022bc:	bl	401410 <fprintf@plt>
  4022c0:	adrp	x1, 404000 <warn@@Base+0x122c>
  4022c4:	add	x1, x1, #0xa18
  4022c8:	mov	w2, #0x5                   	// #5
  4022cc:	mov	x0, xzr
  4022d0:	bl	4013b0 <dcgettext@plt>
  4022d4:	mov	x1, x0
  4022d8:	mov	x0, x20
  4022dc:	bl	401410 <fprintf@plt>
  4022e0:	adrp	x1, 404000 <warn@@Base+0x122c>
  4022e4:	add	x1, x1, #0xb8a
  4022e8:	mov	w2, #0x5                   	// #5
  4022ec:	mov	x0, xzr
  4022f0:	bl	4013b0 <dcgettext@plt>
  4022f4:	mov	x1, x0
  4022f8:	mov	x0, x20
  4022fc:	bl	401410 <fprintf@plt>
  402300:	adrp	x1, 404000 <warn@@Base+0x122c>
  402304:	add	x1, x1, #0xc45
  402308:	mov	w2, #0x5                   	// #5
  40230c:	mov	x0, xzr
  402310:	bl	4013b0 <dcgettext@plt>
  402314:	ldr	x2, [x21, #384]
  402318:	mov	x1, x0
  40231c:	mov	x0, x20
  402320:	bl	401410 <fprintf@plt>
  402324:	cbnz	w19, 402350 <ferror@plt+0xf20>
  402328:	adrp	x1, 404000 <warn@@Base+0x122c>
  40232c:	add	x1, x1, #0xcbc
  402330:	mov	w2, #0x5                   	// #5
  402334:	mov	x0, xzr
  402338:	bl	4013b0 <dcgettext@plt>
  40233c:	adrp	x2, 404000 <warn@@Base+0x122c>
  402340:	mov	x1, x0
  402344:	add	x2, x2, #0xccf
  402348:	mov	x0, x20
  40234c:	bl	401410 <fprintf@plt>
  402350:	mov	w0, w19
  402354:	bl	4011a0 <exit@plt>
  402358:	sub	sp, sp, #0x1a0
  40235c:	stp	x22, x21, [sp, #384]
  402360:	stp	x20, x19, [sp, #400]
  402364:	mov	w21, w2
  402368:	mov	x22, x1
  40236c:	mov	x19, x0
  402370:	add	x0, sp, #0xa0
  402374:	mov	x1, x19
  402378:	mov	x2, x22
  40237c:	mov	w3, w21
  402380:	mov	w4, wzr
  402384:	stp	x29, x30, [sp, #320]
  402388:	stp	x28, x27, [sp, #336]
  40238c:	stp	x26, x25, [sp, #352]
  402390:	stp	x24, x23, [sp, #368]
  402394:	add	x29, sp, #0x140
  402398:	str	xzr, [sp, #208]
  40239c:	stp	xzr, xzr, [sp, #160]
  4023a0:	stp	xzr, xzr, [sp, #184]
  4023a4:	str	xzr, [sp, #56]
  4023a8:	stp	xzr, xzr, [sp, #8]
  4023ac:	stp	xzr, xzr, [sp, #32]
  4023b0:	bl	403388 <warn@@Base+0x5b4>
  4023b4:	cbz	w0, 4023dc <ferror@plt+0xfac>
  4023b8:	mov	w20, #0x1                   	// #1
  4023bc:	ldr	x0, [sp, #16]
  4023c0:	cbz	x0, 4023c8 <ferror@plt+0xf98>
  4023c4:	bl	401200 <fclose@plt>
  4023c8:	add	x0, sp, #0x8
  4023cc:	bl	403930 <warn@@Base+0xb5c>
  4023d0:	add	x0, sp, #0xa0
  4023d4:	bl	403930 <warn@@Base+0xb5c>
  4023d8:	b	402410 <ferror@plt+0xfe0>
  4023dc:	ldr	x1, [sp, #232]
  4023e0:	mov	x0, x22
  4023e4:	mov	w2, wzr
  4023e8:	bl	4012e0 <fseek@plt>
  4023ec:	cbz	w0, 402434 <ferror@plt+0x1004>
  4023f0:	adrp	x1, 404000 <warn@@Base+0x122c>
  4023f4:	add	x1, x1, #0xdb8
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	mov	x0, xzr
  402400:	bl	4013b0 <dcgettext@plt>
  402404:	mov	x1, x19
  402408:	bl	402d10 <error@@Base>
  40240c:	mov	w20, #0x1                   	// #1
  402410:	mov	w0, w20
  402414:	ldp	x20, x19, [sp, #400]
  402418:	ldp	x22, x21, [sp, #384]
  40241c:	ldp	x24, x23, [sp, #368]
  402420:	ldp	x26, x25, [sp, #352]
  402424:	ldp	x28, x27, [sp, #336]
  402428:	ldp	x29, x30, [sp, #320]
  40242c:	add	sp, sp, #0x1a0
  402430:	ret
  402434:	add	x8, sp, #0xa0
  402438:	mov	w20, wzr
  40243c:	adrp	x25, 416000 <warn@@Base+0x1322c>
  402440:	add	x23, x8, #0x58
  402444:	add	x24, x8, #0x88
  402448:	str	w21, [sp, #4]
  40244c:	mov	w1, #0x1                   	// #1
  402450:	mov	w2, #0x3c                  	// #60
  402454:	mov	x0, x23
  402458:	mov	x3, x22
  40245c:	bl	401350 <fread@plt>
  402460:	cmp	x0, #0x3c
  402464:	b.ne	4025c4 <ferror@plt+0x1194>  // b.any
  402468:	ldrh	w8, [sp, #306]
  40246c:	cmp	w8, #0xa60
  402470:	b.ne	4025e4 <ferror@plt+0x11b4>  // b.any
  402474:	ldr	x8, [sp, #232]
  402478:	mov	w2, #0xa                   	// #10
  40247c:	mov	x0, x24
  402480:	mov	x1, xzr
  402484:	add	x8, x8, #0x3c
  402488:	str	x8, [sp, #232]
  40248c:	bl	401180 <strtoul@plt>
  402490:	and	x8, x0, #0x1
  402494:	add	x8, x8, x0
  402498:	add	x0, sp, #0xa0
  40249c:	add	x1, sp, #0x8
  4024a0:	str	x8, [x25, #840]
  4024a4:	bl	403984 <warn@@Base+0xbb0>
  4024a8:	cbz	x0, 4025b4 <ferror@plt+0x1184>
  4024ac:	mov	x27, x0
  4024b0:	bl	401190 <strlen@plt>
  4024b4:	mov	x28, x0
  4024b8:	add	x0, sp, #0xa0
  4024bc:	add	x1, sp, #0x8
  4024c0:	mov	x2, x27
  4024c4:	bl	403c40 <warn@@Base+0xe6c>
  4024c8:	cbz	x0, 4025b4 <ferror@plt+0x1184>
  4024cc:	mov	x26, x0
  4024d0:	cbz	w21, 4024fc <ferror@plt+0x10cc>
  4024d4:	ldr	x8, [sp, #224]
  4024d8:	cbz	x8, 402520 <ferror@plt+0x10f0>
  4024dc:	ldr	x0, [sp, #16]
  4024e0:	add	x1, x8, #0x3c
  4024e4:	mov	w2, wzr
  4024e8:	bl	4012e0 <fseek@plt>
  4024ec:	cbnz	w0, 402600 <ferror@plt+0x11d0>
  4024f0:	ldr	x1, [sp, #16]
  4024f4:	mov	x0, x26
  4024f8:	b	402514 <ferror@plt+0x10e4>
  4024fc:	ldr	x8, [x25, #840]
  402500:	ldr	x9, [sp, #232]
  402504:	mov	x0, x26
  402508:	mov	x1, x22
  40250c:	add	x8, x9, x8
  402510:	str	x8, [sp, #232]
  402514:	bl	402644 <ferror@plt+0x1214>
  402518:	mov	w28, w0
  40251c:	b	402590 <ferror@plt+0x1160>
  402520:	mov	x0, x19
  402524:	mov	x1, x27
  402528:	mov	x2, x28
  40252c:	bl	403288 <warn@@Base+0x4b4>
  402530:	cbz	x0, 4023b8 <ferror@plt+0xf88>
  402534:	adrp	x1, 404000 <warn@@Base+0x122c>
  402538:	add	x1, x1, #0xcf5
  40253c:	mov	x27, x0
  402540:	mov	x21, x19
  402544:	mov	x19, x23
  402548:	mov	x23, x24
  40254c:	mov	x24, x25
  402550:	bl	401210 <fopen@plt>
  402554:	cbz	x0, 402620 <ferror@plt+0x11f0>
  402558:	mov	x25, x0
  40255c:	mov	x0, x26
  402560:	mov	x1, x25
  402564:	bl	402644 <ferror@plt+0x1214>
  402568:	mov	w28, w0
  40256c:	mov	x0, x25
  402570:	bl	401200 <fclose@plt>
  402574:	mov	x0, x27
  402578:	bl	401360 <free@plt>
  40257c:	mov	x25, x24
  402580:	mov	x24, x23
  402584:	mov	x23, x19
  402588:	mov	x19, x21
  40258c:	ldr	w21, [sp, #4]
  402590:	mov	x0, x26
  402594:	orr	w20, w28, w20
  402598:	bl	401360 <free@plt>
  40259c:	ldr	x1, [sp, #232]
  4025a0:	mov	x0, x22
  4025a4:	mov	w2, wzr
  4025a8:	bl	4012e0 <fseek@plt>
  4025ac:	cbz	w0, 40244c <ferror@plt+0x101c>
  4025b0:	b	4023f0 <ferror@plt+0xfc0>
  4025b4:	adrp	x1, 404000 <warn@@Base+0x122c>
  4025b8:	add	x1, x1, #0xe32
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	b	4025d8 <ferror@plt+0x11a8>
  4025c4:	cbz	x0, 4023bc <ferror@plt+0xf8c>
  4025c8:	adrp	x1, 404000 <warn@@Base+0x122c>
  4025cc:	add	x1, x1, #0xde3
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	mov	x0, xzr
  4025d8:	bl	4013b0 <dcgettext@plt>
  4025dc:	mov	x1, x19
  4025e0:	b	402618 <ferror@plt+0x11e8>
  4025e4:	adrp	x1, 404000 <warn@@Base+0x122c>
  4025e8:	add	x1, x1, #0xe09
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	mov	x0, xzr
  4025f4:	bl	4013b0 <dcgettext@plt>
  4025f8:	ldr	x1, [sp, #160]
  4025fc:	b	402618 <ferror@plt+0x11e8>
  402600:	adrp	x1, 404000 <warn@@Base+0x122c>
  402604:	add	x1, x1, #0xe4d
  402608:	mov	w2, #0x5                   	// #5
  40260c:	mov	x0, xzr
  402610:	bl	4013b0 <dcgettext@plt>
  402614:	ldr	x1, [sp, #8]
  402618:	bl	402d10 <error@@Base>
  40261c:	b	4023b8 <ferror@plt+0xf88>
  402620:	adrp	x1, 404000 <warn@@Base+0x122c>
  402624:	add	x1, x1, #0xcf9
  402628:	mov	w2, #0x5                   	// #5
  40262c:	bl	4013b0 <dcgettext@plt>
  402630:	mov	x1, x27
  402634:	bl	402d10 <error@@Base>
  402638:	mov	x0, x27
  40263c:	bl	401360 <free@plt>
  402640:	b	4023b8 <ferror@plt+0xf88>
  402644:	stp	x29, x30, [sp, #-80]!
  402648:	stp	x20, x19, [sp, #64]
  40264c:	mov	x19, x0
  402650:	mov	x0, x1
  402654:	str	x25, [sp, #16]
  402658:	stp	x24, x23, [sp, #32]
  40265c:	stp	x22, x21, [sp, #48]
  402660:	mov	x29, sp
  402664:	mov	x20, x1
  402668:	bl	4011c0 <ftell@plt>
  40266c:	adrp	x22, 416000 <warn@@Base+0x1322c>
  402670:	add	x22, x22, #0x350
  402674:	mov	x21, x0
  402678:	mov	w1, #0x10                  	// #16
  40267c:	mov	w2, #0x1                   	// #1
  402680:	mov	x0, x22
  402684:	mov	x3, x20
  402688:	bl	401350 <fread@plt>
  40268c:	cmp	x0, #0x1
  402690:	b.ne	4029d8 <ferror@plt+0x15a8>  // b.any
  402694:	ldrb	w8, [x22]
  402698:	cmp	w8, #0x7f
  40269c:	b.ne	4029d8 <ferror@plt+0x15a8>  // b.any
  4026a0:	ldrb	w8, [x22, #1]
  4026a4:	cmp	w8, #0x45
  4026a8:	b.ne	4029d8 <ferror@plt+0x15a8>  // b.any
  4026ac:	ldrb	w8, [x22, #2]
  4026b0:	cmp	w8, #0x4c
  4026b4:	b.ne	4029d8 <ferror@plt+0x15a8>  // b.any
  4026b8:	ldrb	w8, [x22, #3]
  4026bc:	cmp	w8, #0x46
  4026c0:	b.ne	4029d8 <ferror@plt+0x15a8>  // b.any
  4026c4:	adrp	x8, 416000 <warn@@Base+0x1322c>
  4026c8:	add	x8, x8, #0x354
  4026cc:	ldrb	w13, [x8, #1]
  4026d0:	ldrb	w8, [x8]
  4026d4:	adrp	x9, 402000 <ferror@plt+0xbd0>
  4026d8:	adrp	x10, 403000 <warn@@Base+0x22c>
  4026dc:	adrp	x11, 402000 <ferror@plt+0xbd0>
  4026e0:	adrp	x12, 402000 <ferror@plt+0xbd0>
  4026e4:	add	x9, x9, #0xfbc
  4026e8:	add	x10, x10, #0x98
  4026ec:	add	x11, x11, #0xe98
  4026f0:	add	x12, x12, #0xf34
  4026f4:	cmp	w13, #0x2
  4026f8:	adrp	x23, 416000 <warn@@Base+0x1322c>
  4026fc:	adrp	x24, 416000 <warn@@Base+0x1322c>
  402700:	csel	x9, x10, x9, eq  // eq = none
  402704:	csel	x10, x12, x11, eq  // eq = none
  402708:	cmp	w8, #0x2
  40270c:	str	x9, [x23, #1064]
  402710:	str	x10, [x24, #1072]
  402714:	b.eq	402844 <ferror@plt+0x1414>  // b.none
  402718:	cmp	w8, #0x1
  40271c:	b.ne	4029d8 <ferror@plt+0x15a8>  // b.any
  402720:	adrp	x0, 416000 <warn@@Base+0x1322c>
  402724:	add	x0, x0, #0x3b8
  402728:	mov	w1, #0x24                  	// #36
  40272c:	mov	w2, #0x1                   	// #1
  402730:	mov	x3, x20
  402734:	bl	401350 <fread@plt>
  402738:	cmp	x0, #0x1
  40273c:	b.ne	4029d8 <ferror@plt+0x15a8>  // b.any
  402740:	ldr	x8, [x23, #1064]
  402744:	adrp	x25, 416000 <warn@@Base+0x1322c>
  402748:	add	x25, x25, #0x3a8
  40274c:	add	x0, x25, #0x10
  402750:	mov	w1, #0x2                   	// #2
  402754:	blr	x8
  402758:	ldr	x8, [x23, #1064]
  40275c:	strh	w0, [x22, #56]
  402760:	add	x0, x25, #0x12
  402764:	mov	w1, #0x2                   	// #2
  402768:	blr	x8
  40276c:	ldr	x8, [x23, #1064]
  402770:	strh	w0, [x22, #58]
  402774:	add	x0, x25, #0x14
  402778:	mov	w1, #0x4                   	// #4
  40277c:	blr	x8
  402780:	ldr	x8, [x23, #1064]
  402784:	str	x0, [x22, #40]
  402788:	add	x0, x25, #0x18
  40278c:	mov	w1, #0x4                   	// #4
  402790:	blr	x8
  402794:	ldr	x8, [x23, #1064]
  402798:	str	x0, [x22, #16]
  40279c:	add	x0, x25, #0x1c
  4027a0:	mov	w1, #0x4                   	// #4
  4027a4:	blr	x8
  4027a8:	ldr	x8, [x23, #1064]
  4027ac:	str	x0, [x22, #24]
  4027b0:	add	x0, x25, #0x20
  4027b4:	mov	w1, #0x4                   	// #4
  4027b8:	blr	x8
  4027bc:	ldr	x8, [x23, #1064]
  4027c0:	str	x0, [x22, #32]
  4027c4:	add	x0, x25, #0x24
  4027c8:	mov	w1, #0x4                   	// #4
  4027cc:	blr	x8
  4027d0:	ldr	x8, [x23, #1064]
  4027d4:	str	x0, [x22, #48]
  4027d8:	add	x0, x25, #0x28
  4027dc:	mov	w1, #0x2                   	// #2
  4027e0:	blr	x8
  4027e4:	ldr	x8, [x23, #1064]
  4027e8:	str	w0, [x22, #60]
  4027ec:	add	x0, x25, #0x2a
  4027f0:	mov	w1, #0x2                   	// #2
  4027f4:	blr	x8
  4027f8:	ldr	x8, [x23, #1064]
  4027fc:	str	w0, [x22, #64]
  402800:	add	x0, x25, #0x2c
  402804:	mov	w1, #0x2                   	// #2
  402808:	blr	x8
  40280c:	ldr	x8, [x23, #1064]
  402810:	str	w0, [x22, #68]
  402814:	add	x0, x25, #0x2e
  402818:	mov	w1, #0x2                   	// #2
  40281c:	blr	x8
  402820:	ldr	x8, [x23, #1064]
  402824:	str	w0, [x22, #72]
  402828:	add	x0, x25, #0x30
  40282c:	mov	w1, #0x2                   	// #2
  402830:	blr	x8
  402834:	ldr	x8, [x23, #1064]
  402838:	str	w0, [x22, #76]
  40283c:	add	x0, x25, #0x32
  402840:	b	402964 <ferror@plt+0x1534>
  402844:	adrp	x0, 416000 <warn@@Base+0x1322c>
  402848:	add	x0, x0, #0x3ec
  40284c:	mov	w1, #0x30                  	// #48
  402850:	mov	w2, #0x1                   	// #1
  402854:	mov	x3, x20
  402858:	bl	401350 <fread@plt>
  40285c:	cmp	x0, #0x1
  402860:	b.ne	4029d8 <ferror@plt+0x15a8>  // b.any
  402864:	ldr	x8, [x23, #1064]
  402868:	adrp	x25, 416000 <warn@@Base+0x1322c>
  40286c:	add	x25, x25, #0x3dc
  402870:	add	x0, x25, #0x10
  402874:	mov	w1, #0x2                   	// #2
  402878:	blr	x8
  40287c:	ldr	x8, [x23, #1064]
  402880:	strh	w0, [x22, #56]
  402884:	add	x0, x25, #0x12
  402888:	mov	w1, #0x2                   	// #2
  40288c:	blr	x8
  402890:	ldr	x8, [x23, #1064]
  402894:	strh	w0, [x22, #58]
  402898:	add	x0, x25, #0x14
  40289c:	mov	w1, #0x4                   	// #4
  4028a0:	blr	x8
  4028a4:	ldr	x8, [x23, #1064]
  4028a8:	str	x0, [x22, #40]
  4028ac:	add	x0, x25, #0x18
  4028b0:	mov	w1, #0x8                   	// #8
  4028b4:	blr	x8
  4028b8:	ldr	x8, [x23, #1064]
  4028bc:	str	x0, [x22, #16]
  4028c0:	add	x0, x25, #0x20
  4028c4:	mov	w1, #0x8                   	// #8
  4028c8:	blr	x8
  4028cc:	ldr	x8, [x23, #1064]
  4028d0:	str	x0, [x22, #24]
  4028d4:	add	x0, x25, #0x28
  4028d8:	mov	w1, #0x8                   	// #8
  4028dc:	blr	x8
  4028e0:	ldr	x8, [x23, #1064]
  4028e4:	str	x0, [x22, #32]
  4028e8:	add	x0, x25, #0x30
  4028ec:	mov	w1, #0x4                   	// #4
  4028f0:	blr	x8
  4028f4:	ldr	x8, [x23, #1064]
  4028f8:	str	x0, [x22, #48]
  4028fc:	add	x0, x25, #0x34
  402900:	mov	w1, #0x2                   	// #2
  402904:	blr	x8
  402908:	ldr	x8, [x23, #1064]
  40290c:	str	w0, [x22, #60]
  402910:	add	x0, x25, #0x36
  402914:	mov	w1, #0x2                   	// #2
  402918:	blr	x8
  40291c:	ldr	x8, [x23, #1064]
  402920:	str	w0, [x22, #64]
  402924:	add	x0, x25, #0x38
  402928:	mov	w1, #0x2                   	// #2
  40292c:	blr	x8
  402930:	ldr	x8, [x23, #1064]
  402934:	str	w0, [x22, #68]
  402938:	add	x0, x25, #0x3a
  40293c:	mov	w1, #0x2                   	// #2
  402940:	blr	x8
  402944:	ldr	x8, [x23, #1064]
  402948:	str	w0, [x22, #72]
  40294c:	add	x0, x25, #0x3c
  402950:	mov	w1, #0x2                   	// #2
  402954:	blr	x8
  402958:	ldr	x8, [x23, #1064]
  40295c:	str	w0, [x22, #76]
  402960:	add	x0, x25, #0x3e
  402964:	mov	w1, #0x2                   	// #2
  402968:	blr	x8
  40296c:	ldr	q0, [x22]
  402970:	str	w0, [x22, #80]
  402974:	mov	x0, x20
  402978:	mov	x1, x21
  40297c:	mov	w2, wzr
  402980:	str	q0, [x25]
  402984:	bl	4012e0 <fseek@plt>
  402988:	cbz	w0, 4029a8 <ferror@plt+0x1578>
  40298c:	adrp	x1, 404000 <warn@@Base+0x122c>
  402990:	add	x1, x1, #0xe92
  402994:	mov	w2, #0x5                   	// #5
  402998:	mov	x0, xzr
  40299c:	bl	4013b0 <dcgettext@plt>
  4029a0:	mov	x1, x19
  4029a4:	bl	402d10 <error@@Base>
  4029a8:	adrp	x21, 416000 <warn@@Base+0x1322c>
  4029ac:	ldrb	w8, [x21, #854]
  4029b0:	cmp	w8, #0x1
  4029b4:	b.ne	402a14 <ferror@plt+0x15e4>  // b.any
  4029b8:	adrp	x8, 416000 <warn@@Base+0x1322c>
  4029bc:	adrp	x9, 416000 <warn@@Base+0x1322c>
  4029c0:	ldrsw	x21, [x8, #752]
  4029c4:	ldrh	w23, [x9, #906]
  4029c8:	cmp	w21, w23
  4029cc:	b.ne	402a40 <ferror@plt+0x1610>  // b.any
  4029d0:	mov	w20, wzr
  4029d4:	b	4029f8 <ferror@plt+0x15c8>
  4029d8:	adrp	x1, 404000 <warn@@Base+0x122c>
  4029dc:	add	x1, x1, #0xe73
  4029e0:	mov	w2, #0x5                   	// #5
  4029e4:	mov	x0, xzr
  4029e8:	bl	4013b0 <dcgettext@plt>
  4029ec:	mov	x1, x19
  4029f0:	bl	402d10 <error@@Base>
  4029f4:	mov	w20, #0x1                   	// #1
  4029f8:	mov	w0, w20
  4029fc:	ldp	x20, x19, [sp, #64]
  402a00:	ldp	x22, x21, [sp, #48]
  402a04:	ldp	x24, x23, [sp, #32]
  402a08:	ldr	x25, [sp, #16]
  402a0c:	ldp	x29, x30, [sp], #80
  402a10:	ret
  402a14:	adrp	x1, 404000 <warn@@Base+0x122c>
  402a18:	add	x1, x1, #0xeb4
  402a1c:	mov	w2, #0x5                   	// #5
  402a20:	mov	x0, xzr
  402a24:	bl	4013b0 <dcgettext@plt>
  402a28:	ldrb	w2, [x21, #854]
  402a2c:	mov	w3, #0x1                   	// #1
  402a30:	mov	x1, x19
  402a34:	mov	w20, #0x1                   	// #1
  402a38:	bl	402d10 <error@@Base>
  402a3c:	b	4029f8 <ferror@plt+0x15c8>
  402a40:	adrp	x25, 416000 <warn@@Base+0x1322c>
  402a44:	ldr	w0, [x25, #748]
  402a48:	adrp	x8, 416000 <warn@@Base+0x1322c>
  402a4c:	ldrb	w22, [x8, #852]
  402a50:	cmn	w0, #0x1
  402a54:	b.ne	402a64 <ferror@plt+0x1634>  // b.any
  402a58:	mov	w0, w23
  402a5c:	bl	402020 <ferror@plt+0xbf0>
  402a60:	str	w0, [x25, #748]
  402a64:	cmp	w0, #0x3
  402a68:	b.eq	402a90 <ferror@plt+0x1660>  // b.none
  402a6c:	cmp	w0, w22
  402a70:	b.eq	402a90 <ferror@plt+0x1660>  // b.none
  402a74:	adrp	x1, 404000 <warn@@Base+0x122c>
  402a78:	add	x1, x1, #0xede
  402a7c:	mov	w2, #0x5                   	// #5
  402a80:	mov	x0, xzr
  402a84:	bl	4013b0 <dcgettext@plt>
  402a88:	ldr	w3, [x25, #748]
  402a8c:	b	402ac0 <ferror@plt+0x1690>
  402a90:	adrp	x25, 416000 <warn@@Base+0x1322c>
  402a94:	ldr	w8, [x25, #756]
  402a98:	cmp	w8, #0x3
  402a9c:	b.eq	402acc <ferror@plt+0x169c>  // b.none
  402aa0:	cmp	w8, w22
  402aa4:	b.eq	402acc <ferror@plt+0x169c>  // b.none
  402aa8:	adrp	x1, 404000 <warn@@Base+0x122c>
  402aac:	add	x1, x1, #0xf0a
  402ab0:	mov	w2, #0x5                   	// #5
  402ab4:	mov	x0, xzr
  402ab8:	bl	4013b0 <dcgettext@plt>
  402abc:	ldr	w3, [x25, #756]
  402ac0:	mov	x1, x19
  402ac4:	mov	w2, w22
  402ac8:	b	402b7c <ferror@plt+0x174c>
  402acc:	adrp	x25, 416000 <warn@@Base+0x1322c>
  402ad0:	ldr	w8, [x25, #744]
  402ad4:	cmn	w8, #0x1
  402ad8:	b.eq	402b00 <ferror@plt+0x16d0>  // b.none
  402adc:	cmp	w8, w23
  402ae0:	b.eq	402b00 <ferror@plt+0x16d0>  // b.none
  402ae4:	adrp	x1, 404000 <warn@@Base+0x122c>
  402ae8:	add	x1, x1, #0xf37
  402aec:	mov	w2, #0x5                   	// #5
  402af0:	mov	x0, xzr
  402af4:	bl	4013b0 <dcgettext@plt>
  402af8:	ldr	w3, [x25, #744]
  402afc:	b	402b74 <ferror@plt+0x1744>
  402b00:	adrp	x25, 416000 <warn@@Base+0x1322c>
  402b04:	ldr	w8, [x25, #760]
  402b08:	cmn	w8, #0x1
  402b0c:	b.eq	402b3c <ferror@plt+0x170c>  // b.none
  402b10:	adrp	x9, 416000 <warn@@Base+0x1322c>
  402b14:	ldrh	w23, [x9, #904]
  402b18:	cmp	w8, w23
  402b1c:	b.eq	402b3c <ferror@plt+0x170c>  // b.none
  402b20:	adrp	x1, 404000 <warn@@Base+0x122c>
  402b24:	add	x1, x1, #0xf5e
  402b28:	mov	w2, #0x5                   	// #5
  402b2c:	mov	x0, xzr
  402b30:	bl	4013b0 <dcgettext@plt>
  402b34:	ldr	w3, [x25, #760]
  402b38:	b	402b74 <ferror@plt+0x1744>
  402b3c:	adrp	x25, 416000 <warn@@Base+0x1322c>
  402b40:	ldr	w8, [x25, #768]
  402b44:	cmn	w8, #0x1
  402b48:	b.eq	402b84 <ferror@plt+0x1754>  // b.none
  402b4c:	adrp	x9, 416000 <warn@@Base+0x1322c>
  402b50:	ldrb	w23, [x9, #855]
  402b54:	cmp	w8, w23
  402b58:	b.eq	402b84 <ferror@plt+0x1754>  // b.none
  402b5c:	adrp	x1, 404000 <warn@@Base+0x122c>
  402b60:	add	x1, x1, #0xf82
  402b64:	mov	w2, #0x5                   	// #5
  402b68:	mov	x0, xzr
  402b6c:	bl	4013b0 <dcgettext@plt>
  402b70:	ldr	w3, [x25, #768]
  402b74:	mov	x1, x19
  402b78:	mov	w2, w23
  402b7c:	bl	402d10 <error@@Base>
  402b80:	b	4029f4 <ferror@plt+0x15c4>
  402b84:	cmp	w22, #0x1
  402b88:	b.eq	402c00 <ferror@plt+0x17d0>  // b.none
  402b8c:	cmp	w22, #0x2
  402b90:	b.ne	402cb4 <ferror@plt+0x1884>  // b.any
  402b94:	cmn	w21, #0x1
  402b98:	b.eq	402bb4 <ferror@plt+0x1784>  // b.none
  402b9c:	ldr	x8, [x24, #1072]
  402ba0:	adrp	x0, 416000 <warn@@Base+0x1322c>
  402ba4:	add	x0, x0, #0x3ee
  402ba8:	mov	w2, #0x2                   	// #2
  402bac:	mov	x1, x21
  402bb0:	blr	x8
  402bb4:	adrp	x8, 416000 <warn@@Base+0x1322c>
  402bb8:	ldrsw	x1, [x8, #764]
  402bbc:	cmn	w1, #0x1
  402bc0:	b.eq	402bd8 <ferror@plt+0x17a8>  // b.none
  402bc4:	ldr	x8, [x24, #1072]
  402bc8:	adrp	x0, 416000 <warn@@Base+0x1322c>
  402bcc:	add	x0, x0, #0x3ec
  402bd0:	mov	w2, #0x2                   	// #2
  402bd4:	blr	x8
  402bd8:	adrp	x8, 416000 <warn@@Base+0x1322c>
  402bdc:	ldr	w8, [x8, #772]
  402be0:	cmn	w8, #0x1
  402be4:	b.eq	402bf0 <ferror@plt+0x17c0>  // b.none
  402be8:	adrp	x9, 416000 <warn@@Base+0x1322c>
  402bec:	strb	w8, [x9, #995]
  402bf0:	adrp	x0, 416000 <warn@@Base+0x1322c>
  402bf4:	add	x0, x0, #0x3dc
  402bf8:	mov	w1, #0x40                  	// #64
  402bfc:	b	402c68 <ferror@plt+0x1838>
  402c00:	cmn	w21, #0x1
  402c04:	b.eq	402c20 <ferror@plt+0x17f0>  // b.none
  402c08:	ldr	x8, [x24, #1072]
  402c0c:	adrp	x0, 416000 <warn@@Base+0x1322c>
  402c10:	add	x0, x0, #0x3ba
  402c14:	mov	w2, #0x2                   	// #2
  402c18:	mov	x1, x21
  402c1c:	blr	x8
  402c20:	adrp	x8, 416000 <warn@@Base+0x1322c>
  402c24:	ldrsw	x1, [x8, #764]
  402c28:	cmn	w1, #0x1
  402c2c:	b.eq	402c44 <ferror@plt+0x1814>  // b.none
  402c30:	ldr	x8, [x24, #1072]
  402c34:	adrp	x0, 416000 <warn@@Base+0x1322c>
  402c38:	add	x0, x0, #0x3b8
  402c3c:	mov	w2, #0x2                   	// #2
  402c40:	blr	x8
  402c44:	adrp	x8, 416000 <warn@@Base+0x1322c>
  402c48:	ldr	w8, [x8, #772]
  402c4c:	cmn	w8, #0x1
  402c50:	b.eq	402c5c <ferror@plt+0x182c>  // b.none
  402c54:	adrp	x9, 416000 <warn@@Base+0x1322c>
  402c58:	strb	w8, [x9, #943]
  402c5c:	adrp	x0, 416000 <warn@@Base+0x1322c>
  402c60:	add	x0, x0, #0x3a8
  402c64:	mov	w1, #0x34                  	// #52
  402c68:	mov	w2, #0x1                   	// #1
  402c6c:	mov	x3, x20
  402c70:	bl	401370 <fwrite@plt>
  402c74:	cmp	x0, #0x1
  402c78:	b.eq	4029d0 <ferror@plt+0x15a0>  // b.none
  402c7c:	adrp	x1, 404000 <warn@@Base+0x122c>
  402c80:	add	x1, x1, #0xfa8
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	mov	x0, xzr
  402c8c:	bl	4013b0 <dcgettext@plt>
  402c90:	mov	x20, x0
  402c94:	bl	4013f0 <__errno_location@plt>
  402c98:	ldr	w0, [x0]
  402c9c:	bl	4012c0 <strerror@plt>
  402ca0:	mov	x2, x0
  402ca4:	mov	x0, x20
  402ca8:	mov	x1, x19
  402cac:	bl	402d10 <error@@Base>
  402cb0:	b	4029f4 <ferror@plt+0x15c4>
  402cb4:	bl	4012f0 <abort@plt>
  402cb8:	stp	x29, x30, [sp, #-16]!
  402cbc:	mov	x1, x0
  402cc0:	adrp	x0, 405000 <warn@@Base+0x222c>
  402cc4:	adrp	x2, 405000 <warn@@Base+0x222c>
  402cc8:	add	x0, x0, #0x37
  402ccc:	add	x2, x2, #0x42
  402cd0:	mov	x29, sp
  402cd4:	bl	4013d0 <printf@plt>
  402cd8:	adrp	x1, 405000 <warn@@Base+0x222c>
  402cdc:	add	x1, x1, #0x56
  402ce0:	mov	w2, #0x5                   	// #5
  402ce4:	mov	x0, xzr
  402ce8:	bl	4013b0 <dcgettext@plt>
  402cec:	bl	4013d0 <printf@plt>
  402cf0:	adrp	x1, 405000 <warn@@Base+0x222c>
  402cf4:	add	x1, x1, #0x89
  402cf8:	mov	w2, #0x5                   	// #5
  402cfc:	mov	x0, xzr
  402d00:	bl	4013b0 <dcgettext@plt>
  402d04:	bl	4013d0 <printf@plt>
  402d08:	mov	w0, wzr
  402d0c:	bl	4011a0 <exit@plt>

0000000000402d10 <error@@Base>:
  402d10:	sub	sp, sp, #0x130
  402d14:	adrp	x8, 416000 <warn@@Base+0x1322c>
  402d18:	stp	x20, x19, [sp, #288]
  402d1c:	mov	x19, x0
  402d20:	ldr	x0, [x8, #808]
  402d24:	stp	x29, x30, [sp, #256]
  402d28:	add	x29, sp, #0x100
  402d2c:	stp	x28, x21, [sp, #272]
  402d30:	stp	x1, x2, [x29, #-120]
  402d34:	stp	x3, x4, [x29, #-104]
  402d38:	stp	x5, x6, [x29, #-88]
  402d3c:	stur	x7, [x29, #-72]
  402d40:	stp	q0, q1, [sp]
  402d44:	stp	q2, q3, [sp, #32]
  402d48:	stp	q4, q5, [sp, #64]
  402d4c:	stp	q6, q7, [sp, #96]
  402d50:	bl	401390 <fflush@plt>
  402d54:	sub	x9, x29, #0x78
  402d58:	adrp	x21, 416000 <warn@@Base+0x1322c>
  402d5c:	add	x8, x29, #0x30
  402d60:	add	x9, x9, #0x38
  402d64:	ldr	x20, [x21, #784]
  402d68:	mov	x10, sp
  402d6c:	stp	x8, x9, [x29, #-32]
  402d70:	mov	x8, #0xffffffffffffffc8    	// #-56
  402d74:	adrp	x1, 405000 <warn@@Base+0x222c>
  402d78:	add	x10, x10, #0x80
  402d7c:	movk	x8, #0xff80, lsl #32
  402d80:	add	x1, x1, #0x175
  402d84:	mov	w2, #0x5                   	// #5
  402d88:	mov	x0, xzr
  402d8c:	stp	x10, x8, [x29, #-16]
  402d90:	bl	4013b0 <dcgettext@plt>
  402d94:	adrp	x8, 416000 <warn@@Base+0x1322c>
  402d98:	ldr	x2, [x8, #384]
  402d9c:	mov	x1, x0
  402da0:	mov	x0, x20
  402da4:	bl	401410 <fprintf@plt>
  402da8:	ldp	q0, q1, [x29, #-32]
  402dac:	ldr	x0, [x21, #784]
  402db0:	sub	x2, x29, #0x40
  402db4:	mov	x1, x19
  402db8:	stp	q0, q1, [x29, #-64]
  402dbc:	bl	4013c0 <vfprintf@plt>
  402dc0:	ldp	x20, x19, [sp, #288]
  402dc4:	ldp	x28, x21, [sp, #272]
  402dc8:	ldp	x29, x30, [sp, #256]
  402dcc:	add	sp, sp, #0x130
  402dd0:	ret

0000000000402dd4 <warn@@Base>:
  402dd4:	sub	sp, sp, #0x130
  402dd8:	adrp	x8, 416000 <warn@@Base+0x1322c>
  402ddc:	stp	x20, x19, [sp, #288]
  402de0:	mov	x19, x0
  402de4:	ldr	x0, [x8, #808]
  402de8:	stp	x29, x30, [sp, #256]
  402dec:	add	x29, sp, #0x100
  402df0:	stp	x28, x21, [sp, #272]
  402df4:	stp	x1, x2, [x29, #-120]
  402df8:	stp	x3, x4, [x29, #-104]
  402dfc:	stp	x5, x6, [x29, #-88]
  402e00:	stur	x7, [x29, #-72]
  402e04:	stp	q0, q1, [sp]
  402e08:	stp	q2, q3, [sp, #32]
  402e0c:	stp	q4, q5, [sp, #64]
  402e10:	stp	q6, q7, [sp, #96]
  402e14:	bl	401390 <fflush@plt>
  402e18:	sub	x9, x29, #0x78
  402e1c:	adrp	x21, 416000 <warn@@Base+0x1322c>
  402e20:	add	x8, x29, #0x30
  402e24:	add	x9, x9, #0x38
  402e28:	ldr	x20, [x21, #784]
  402e2c:	mov	x10, sp
  402e30:	stp	x8, x9, [x29, #-32]
  402e34:	mov	x8, #0xffffffffffffffc8    	// #-56
  402e38:	adrp	x1, 405000 <warn@@Base+0x222c>
  402e3c:	add	x10, x10, #0x80
  402e40:	movk	x8, #0xff80, lsl #32
  402e44:	add	x1, x1, #0x181
  402e48:	mov	w2, #0x5                   	// #5
  402e4c:	mov	x0, xzr
  402e50:	stp	x10, x8, [x29, #-16]
  402e54:	bl	4013b0 <dcgettext@plt>
  402e58:	adrp	x8, 416000 <warn@@Base+0x1322c>
  402e5c:	ldr	x2, [x8, #384]
  402e60:	mov	x1, x0
  402e64:	mov	x0, x20
  402e68:	bl	401410 <fprintf@plt>
  402e6c:	ldp	q0, q1, [x29, #-32]
  402e70:	ldr	x0, [x21, #784]
  402e74:	sub	x2, x29, #0x40
  402e78:	mov	x1, x19
  402e7c:	stp	q0, q1, [x29, #-64]
  402e80:	bl	4013c0 <vfprintf@plt>
  402e84:	ldp	x20, x19, [sp, #288]
  402e88:	ldp	x28, x21, [sp, #272]
  402e8c:	ldp	x29, x30, [sp, #256]
  402e90:	add	sp, sp, #0x130
  402e94:	ret
  402e98:	stp	x29, x30, [sp, #-32]!
  402e9c:	sub	w8, w2, #0x1
  402ea0:	cmp	w8, #0x7
  402ea4:	str	x19, [sp, #16]
  402ea8:	mov	x29, sp
  402eac:	b.hi	402f10 <warn@@Base+0x13c>  // b.pmore
  402eb0:	adrp	x9, 405000 <warn@@Base+0x222c>
  402eb4:	add	x9, x9, #0x14d
  402eb8:	adr	x10, 402ec8 <warn@@Base+0xf4>
  402ebc:	ldrb	w11, [x9, x8]
  402ec0:	add	x10, x10, x11, lsl #2
  402ec4:	br	x10
  402ec8:	lsr	x8, x1, #32
  402ecc:	lsr	x9, x1, #48
  402ed0:	lsr	x10, x1, #56
  402ed4:	lsr	x11, x1, #40
  402ed8:	strb	w10, [x0, #7]
  402edc:	strb	w9, [x0, #6]
  402ee0:	strb	w11, [x0, #5]
  402ee4:	strb	w8, [x0, #4]
  402ee8:	lsr	x8, x1, #24
  402eec:	strb	w8, [x0, #3]
  402ef0:	lsr	x8, x1, #16
  402ef4:	strb	w8, [x0, #2]
  402ef8:	lsr	x8, x1, #8
  402efc:	strb	w8, [x0, #1]
  402f00:	ldr	x19, [sp, #16]
  402f04:	strb	w1, [x0]
  402f08:	ldp	x29, x30, [sp], #32
  402f0c:	ret
  402f10:	adrp	x1, 405000 <warn@@Base+0x222c>
  402f14:	add	x1, x1, #0x18f
  402f18:	mov	w19, w2
  402f1c:	mov	w2, #0x5                   	// #5
  402f20:	mov	x0, xzr
  402f24:	bl	4013b0 <dcgettext@plt>
  402f28:	mov	w1, w19
  402f2c:	bl	402d10 <error@@Base>
  402f30:	bl	4012f0 <abort@plt>
  402f34:	stp	x29, x30, [sp, #-32]!
  402f38:	sub	w8, w2, #0x1
  402f3c:	cmp	w8, #0x7
  402f40:	str	x19, [sp, #16]
  402f44:	mov	x29, sp
  402f48:	b.hi	402f98 <warn@@Base+0x1c4>  // b.pmore
  402f4c:	adrp	x9, 405000 <warn@@Base+0x222c>
  402f50:	add	x9, x9, #0x155
  402f54:	adr	x10, 402f64 <warn@@Base+0x190>
  402f58:	ldrb	w11, [x9, x8]
  402f5c:	add	x10, x10, x11, lsl #2
  402f60:	br	x10
  402f64:	rev	w8, w1
  402f68:	lsr	x1, x1, #32
  402f6c:	str	w8, [x0, #4]
  402f70:	strb	w1, [x0, #3]
  402f74:	lsr	x1, x1, #8
  402f78:	strb	w1, [x0, #2]
  402f7c:	lsr	x1, x1, #8
  402f80:	strb	w1, [x0, #1]
  402f84:	lsr	x1, x1, #8
  402f88:	ldr	x19, [sp, #16]
  402f8c:	strb	w1, [x0]
  402f90:	ldp	x29, x30, [sp], #32
  402f94:	ret
  402f98:	adrp	x1, 405000 <warn@@Base+0x222c>
  402f9c:	add	x1, x1, #0x18f
  402fa0:	mov	w19, w2
  402fa4:	mov	w2, #0x5                   	// #5
  402fa8:	mov	x0, xzr
  402fac:	bl	4013b0 <dcgettext@plt>
  402fb0:	mov	w1, w19
  402fb4:	bl	402d10 <error@@Base>
  402fb8:	bl	4012f0 <abort@plt>
  402fbc:	stp	x29, x30, [sp, #-32]!
  402fc0:	sub	w9, w1, #0x1
  402fc4:	cmp	w9, #0x7
  402fc8:	str	x19, [sp, #16]
  402fcc:	mov	x29, sp
  402fd0:	b.hi	403070 <warn@@Base+0x29c>  // b.pmore
  402fd4:	adrp	x10, 405000 <warn@@Base+0x222c>
  402fd8:	add	x10, x10, #0x15d
  402fdc:	adr	x11, 402ff0 <warn@@Base+0x21c>
  402fe0:	ldrb	w12, [x10, x9]
  402fe4:	add	x11, x11, x12, lsl #2
  402fe8:	mov	x8, x0
  402fec:	br	x11
  402ff0:	ldrb	w0, [x8]
  402ff4:	b	403064 <warn@@Base+0x290>
  402ff8:	ldr	w0, [x8]
  402ffc:	ldrb	w8, [x8, #4]
  403000:	bfi	x0, x8, #32, #8
  403004:	b	403064 <warn@@Base+0x290>
  403008:	ldrh	w0, [x8]
  40300c:	ldrb	w8, [x8, #2]
  403010:	bfi	x0, x8, #16, #8
  403014:	b	403064 <warn@@Base+0x290>
  403018:	ldrh	w0, [x8]
  40301c:	b	403064 <warn@@Base+0x290>
  403020:	ldr	w0, [x8]
  403024:	b	403064 <warn@@Base+0x290>
  403028:	ldr	x0, [x8]
  40302c:	b	403064 <warn@@Base+0x290>
  403030:	ldr	w0, [x8]
  403034:	ldrb	w9, [x8, #4]
  403038:	ldrb	w8, [x8, #5]
  40303c:	bfi	x0, x9, #32, #8
  403040:	bfi	x0, x8, #40, #8
  403044:	b	403064 <warn@@Base+0x290>
  403048:	ldr	w0, [x8]
  40304c:	ldrb	w9, [x8, #4]
  403050:	ldrb	w10, [x8, #5]
  403054:	ldrb	w8, [x8, #6]
  403058:	bfi	x0, x9, #32, #8
  40305c:	bfi	x0, x10, #40, #8
  403060:	bfi	x0, x8, #48, #8
  403064:	ldr	x19, [sp, #16]
  403068:	ldp	x29, x30, [sp], #32
  40306c:	ret
  403070:	adrp	x8, 405000 <warn@@Base+0x222c>
  403074:	add	x8, x8, #0x18f
  403078:	mov	w2, #0x5                   	// #5
  40307c:	mov	x0, xzr
  403080:	mov	w19, w1
  403084:	mov	x1, x8
  403088:	bl	4013b0 <dcgettext@plt>
  40308c:	mov	w1, w19
  403090:	bl	402d10 <error@@Base>
  403094:	bl	4012f0 <abort@plt>
  403098:	stp	x29, x30, [sp, #-32]!
  40309c:	sub	w8, w1, #0x1
  4030a0:	cmp	w8, #0x7
  4030a4:	str	x19, [sp, #16]
  4030a8:	mov	x29, sp
  4030ac:	b.hi	403174 <warn@@Base+0x3a0>  // b.pmore
  4030b0:	adrp	x9, 405000 <warn@@Base+0x222c>
  4030b4:	add	x9, x9, #0x165
  4030b8:	adr	x10, 4030c8 <warn@@Base+0x2f4>
  4030bc:	ldrb	w11, [x9, x8]
  4030c0:	add	x10, x10, x11, lsl #2
  4030c4:	br	x10
  4030c8:	ldrb	w0, [x0]
  4030cc:	b	403168 <warn@@Base+0x394>
  4030d0:	ldur	w8, [x0, #1]
  4030d4:	ldrb	w9, [x0]
  4030d8:	lsl	x8, x8, #32
  4030dc:	rev	x0, x8
  4030e0:	bfi	x0, x9, #32, #8
  4030e4:	b	403168 <warn@@Base+0x394>
  4030e8:	ldurh	w8, [x0, #1]
  4030ec:	ldrb	w9, [x0]
  4030f0:	lsl	x8, x8, #48
  4030f4:	rev	x0, x8
  4030f8:	bfi	x0, x9, #16, #8
  4030fc:	b	403168 <warn@@Base+0x394>
  403100:	ldrh	w8, [x0]
  403104:	lsl	x8, x8, #48
  403108:	b	40311c <warn@@Base+0x348>
  40310c:	ldr	w8, [x0]
  403110:	lsl	x8, x8, #32
  403114:	b	40311c <warn@@Base+0x348>
  403118:	ldr	x8, [x0]
  40311c:	rev	x0, x8
  403120:	b	403168 <warn@@Base+0x394>
  403124:	ldur	w8, [x0, #2]
  403128:	ldrb	w9, [x0, #1]
  40312c:	ldrb	w10, [x0]
  403130:	lsl	x8, x8, #32
  403134:	rev	x0, x8
  403138:	bfi	x0, x9, #32, #8
  40313c:	bfi	x0, x10, #40, #8
  403140:	b	403168 <warn@@Base+0x394>
  403144:	ldur	w8, [x0, #3]
  403148:	ldrb	w9, [x0, #2]
  40314c:	ldrb	w10, [x0, #1]
  403150:	ldrb	w11, [x0]
  403154:	lsl	x8, x8, #32
  403158:	rev	x0, x8
  40315c:	bfi	x0, x9, #32, #8
  403160:	bfi	x0, x10, #40, #8
  403164:	bfi	x0, x11, #48, #8
  403168:	ldr	x19, [sp, #16]
  40316c:	ldp	x29, x30, [sp], #32
  403170:	ret
  403174:	adrp	x8, 405000 <warn@@Base+0x222c>
  403178:	add	x8, x8, #0x18f
  40317c:	mov	w2, #0x5                   	// #5
  403180:	mov	x0, xzr
  403184:	mov	w19, w1
  403188:	mov	x1, x8
  40318c:	bl	4013b0 <dcgettext@plt>
  403190:	mov	w1, w19
  403194:	bl	402d10 <error@@Base>
  403198:	bl	4012f0 <abort@plt>
  40319c:	stp	x29, x30, [sp, #-32]!
  4031a0:	adrp	x8, 416000 <warn@@Base+0x1322c>
  4031a4:	ldr	x8, [x8, #1064]
  4031a8:	str	x19, [sp, #16]
  4031ac:	mov	x29, sp
  4031b0:	mov	w19, w1
  4031b4:	blr	x8
  4031b8:	sub	w8, w19, #0x1
  4031bc:	cmp	w8, #0x7
  4031c0:	b.hi	403218 <warn@@Base+0x444>  // b.pmore
  4031c4:	adrp	x9, 405000 <warn@@Base+0x222c>
  4031c8:	add	x9, x9, #0x16d
  4031cc:	adr	x10, 4031dc <warn@@Base+0x408>
  4031d0:	ldrb	w11, [x9, x8]
  4031d4:	add	x10, x10, x11, lsl #2
  4031d8:	br	x10
  4031dc:	eor	x8, x0, #0x80
  4031e0:	sub	x0, x8, #0x80
  4031e4:	b	40320c <warn@@Base+0x438>
  4031e8:	eor	x8, x0, #0x80000000
  4031ec:	mov	x9, #0xffffffff80000000    	// #-2147483648
  4031f0:	add	x0, x8, x9
  4031f4:	b	40320c <warn@@Base+0x438>
  4031f8:	eor	x8, x0, #0x8000
  4031fc:	sub	x0, x8, #0x8, lsl #12
  403200:	b	40320c <warn@@Base+0x438>
  403204:	eor	x8, x0, #0x800000
  403208:	sub	x0, x8, #0x800, lsl #12
  40320c:	ldr	x19, [sp, #16]
  403210:	ldp	x29, x30, [sp], #32
  403214:	ret
  403218:	bl	4012f0 <abort@plt>
  40321c:	adrp	x8, 416000 <warn@@Base+0x1322c>
  403220:	ldr	x8, [x8, #1064]
  403224:	adrp	x9, 403000 <warn@@Base+0x22c>
  403228:	add	x9, x9, #0x98
  40322c:	cmp	x8, x9
  403230:	b.eq	403250 <warn@@Base+0x47c>  // b.none
  403234:	ldr	w8, [x0, #4]
  403238:	str	x8, [x1]
  40323c:	ldrh	w8, [x0]
  403240:	ldrb	w9, [x0, #2]
  403244:	bfi	x8, x9, #16, #8
  403248:	add	x9, x0, #0x3
  40324c:	b	403278 <warn@@Base+0x4a4>
  403250:	ldr	w8, [x0]
  403254:	add	x9, x0, #0x4
  403258:	lsl	x8, x8, #32
  40325c:	rev	x8, x8
  403260:	str	x8, [x1]
  403264:	ldrh	w8, [x0, #6]
  403268:	ldrb	w10, [x0, #5]
  40326c:	lsl	x8, x8, #48
  403270:	rev	x8, x8
  403274:	bfi	x8, x10, #16, #8
  403278:	ldrb	w9, [x9]
  40327c:	bfi	x8, x9, #24, #8
  403280:	str	x8, [x2]
  403284:	ret
  403288:	stp	x29, x30, [sp, #-64]!
  40328c:	stp	x24, x23, [sp, #16]
  403290:	stp	x22, x21, [sp, #32]
  403294:	stp	x20, x19, [sp, #48]
  403298:	mov	x29, sp
  40329c:	mov	x19, x2
  4032a0:	mov	x20, x1
  4032a4:	mov	x22, x0
  4032a8:	bl	40444c <warn@@Base+0x1678>
  4032ac:	subs	x23, x0, x22
  4032b0:	b.eq	40330c <warn@@Base+0x538>  // b.none
  4032b4:	ldrb	w8, [x20]
  4032b8:	cmp	w8, #0x2f
  4032bc:	b.eq	40330c <warn@@Base+0x538>  // b.none
  4032c0:	add	x24, x23, x19
  4032c4:	add	x0, x24, #0x1
  4032c8:	cmp	x0, x23
  4032cc:	b.cc	403338 <warn@@Base+0x564>  // b.lo, b.ul, b.last
  4032d0:	cmp	x0, x19
  4032d4:	b.cc	403338 <warn@@Base+0x564>  // b.lo, b.ul, b.last
  4032d8:	bl	401220 <malloc@plt>
  4032dc:	mov	x21, x0
  4032e0:	cbz	x0, 40335c <warn@@Base+0x588>
  4032e4:	mov	x0, x21
  4032e8:	mov	x1, x22
  4032ec:	mov	x2, x23
  4032f0:	bl	401160 <memcpy@plt>
  4032f4:	add	x0, x21, x23
  4032f8:	mov	x1, x20
  4032fc:	mov	x2, x19
  403300:	bl	401160 <memcpy@plt>
  403304:	strb	wzr, [x21, x24]
  403308:	b	403370 <warn@@Base+0x59c>
  40330c:	adds	x0, x19, #0x1
  403310:	b.cs	403354 <warn@@Base+0x580>  // b.hs, b.nlast
  403314:	bl	401220 <malloc@plt>
  403318:	mov	x21, x0
  40331c:	cbz	x0, 40335c <warn@@Base+0x588>
  403320:	mov	x0, x21
  403324:	mov	x1, x20
  403328:	mov	x2, x19
  40332c:	bl	401160 <memcpy@plt>
  403330:	strb	wzr, [x21, x19]
  403334:	b	403370 <warn@@Base+0x59c>
  403338:	adrp	x1, 405000 <warn@@Base+0x222c>
  40333c:	add	x1, x1, #0x1b9
  403340:	mov	w2, #0x5                   	// #5
  403344:	mov	x0, xzr
  403348:	bl	4013b0 <dcgettext@plt>
  40334c:	mov	x1, x19
  403350:	bl	402d10 <error@@Base>
  403354:	mov	x21, xzr
  403358:	b	403370 <warn@@Base+0x59c>
  40335c:	adrp	x1, 405000 <warn@@Base+0x222c>
  403360:	add	x1, x1, #0x1aa
  403364:	mov	w2, #0x5                   	// #5
  403368:	bl	4013b0 <dcgettext@plt>
  40336c:	bl	402d10 <error@@Base>
  403370:	mov	x0, x21
  403374:	ldp	x20, x19, [sp, #48]
  403378:	ldp	x22, x21, [sp, #32]
  40337c:	ldp	x24, x23, [sp, #16]
  403380:	ldp	x29, x30, [sp], #64
  403384:	ret
  403388:	stp	x29, x30, [sp, #-64]!
  40338c:	stp	x20, x19, [sp, #48]
  403390:	mov	x20, x0
  403394:	mov	x0, x1
  403398:	stp	x24, x23, [sp, #16]
  40339c:	stp	x22, x21, [sp, #32]
  4033a0:	mov	x29, sp
  4033a4:	mov	w23, w4
  4033a8:	mov	w22, w3
  4033ac:	mov	x21, x2
  4033b0:	mov	x19, x1
  4033b4:	bl	4012b0 <strdup@plt>
  4033b8:	stp	x0, x21, [x20]
  4033bc:	movi	v0.2d, #0x0
  4033c0:	mov	w8, #0x8                   	// #8
  4033c4:	mov	w1, #0x8                   	// #8
  4033c8:	mov	x0, x21
  4033cc:	mov	w2, wzr
  4033d0:	stp	w22, wzr, [x20, #80]
  4033d4:	stp	q0, q0, [x20, #16]
  4033d8:	str	q0, [x20, #48]
  4033dc:	stp	xzr, x8, [x20, #64]
  4033e0:	bl	4012e0 <fseek@plt>
  4033e4:	cbz	w0, 403420 <warn@@Base+0x64c>
  4033e8:	adrp	x1, 405000 <warn@@Base+0x222c>
  4033ec:	add	x1, x1, #0x1eb
  4033f0:	mov	w2, #0x5                   	// #5
  4033f4:	mov	x0, xzr
  4033f8:	bl	4013b0 <dcgettext@plt>
  4033fc:	mov	x1, x19
  403400:	bl	402d10 <error@@Base>
  403404:	mov	w24, #0x1                   	// #1
  403408:	mov	w0, w24
  40340c:	ldp	x20, x19, [sp, #48]
  403410:	ldp	x22, x21, [sp, #32]
  403414:	ldp	x24, x23, [sp, #16]
  403418:	ldp	x29, x30, [sp], #64
  40341c:	ret
  403420:	add	x22, x20, #0x58
  403424:	mov	w1, #0x1                   	// #1
  403428:	mov	w2, #0x3c                  	// #60
  40342c:	mov	x0, x22
  403430:	mov	x3, x21
  403434:	bl	401350 <fread@plt>
  403438:	cbz	x0, 4034f0 <warn@@Base+0x71c>
  40343c:	cmp	x0, #0x3c
  403440:	b.ne	403498 <warn@@Base+0x6c4>  // b.any
  403444:	adrp	x1, 405000 <warn@@Base+0x222c>
  403448:	add	x1, x1, #0x217
  40344c:	mov	w2, #0x10                  	// #16
  403450:	mov	x0, x22
  403454:	bl	401230 <strncmp@plt>
  403458:	cbz	w0, 4034a4 <warn@@Base+0x6d0>
  40345c:	adrp	x1, 405000 <warn@@Base+0x222c>
  403460:	add	x1, x1, #0x228
  403464:	mov	w2, #0x10                  	// #16
  403468:	mov	x0, x22
  40346c:	bl	401230 <strncmp@plt>
  403470:	cbz	w0, 4034bc <warn@@Base+0x6e8>
  403474:	cbz	w23, 4034d8 <warn@@Base+0x704>
  403478:	adrp	x1, 405000 <warn@@Base+0x222c>
  40347c:	add	x1, x1, #0x239
  403480:	mov	w2, #0x5                   	// #5
  403484:	mov	x0, xzr
  403488:	bl	4013b0 <dcgettext@plt>
  40348c:	mov	x1, x19
  403490:	bl	4013d0 <printf@plt>
  403494:	b	4034d8 <warn@@Base+0x704>
  403498:	adrp	x1, 404000 <warn@@Base+0x122c>
  40349c:	add	x1, x1, #0xde3
  4034a0:	b	4033f0 <warn@@Base+0x61c>
  4034a4:	mov	w1, #0x4                   	// #4
  4034a8:	mov	x0, x20
  4034ac:	mov	w2, w23
  4034b0:	bl	4035e4 <warn@@Base+0x810>
  4034b4:	cbnz	w0, 4034d8 <warn@@Base+0x704>
  4034b8:	b	403404 <warn@@Base+0x630>
  4034bc:	mov	w24, #0x1                   	// #1
  4034c0:	mov	w1, #0x8                   	// #8
  4034c4:	mov	x0, x20
  4034c8:	mov	w2, w23
  4034cc:	str	w24, [x20, #84]
  4034d0:	bl	4035e4 <warn@@Base+0x810>
  4034d4:	cbz	w0, 403408 <warn@@Base+0x634>
  4034d8:	adrp	x1, 405000 <warn@@Base+0x222c>
  4034dc:	add	x1, x1, #0x252
  4034e0:	mov	w2, #0x10                  	// #16
  4034e4:	mov	x0, x22
  4034e8:	bl	401230 <strncmp@plt>
  4034ec:	cbz	w0, 4034f8 <warn@@Base+0x724>
  4034f0:	mov	w24, wzr
  4034f4:	b	403408 <warn@@Base+0x634>
  4034f8:	ldrb	w23, [x20, #146]
  4034fc:	add	x0, x20, #0x88
  403500:	mov	w2, #0xa                   	// #10
  403504:	mov	x1, xzr
  403508:	strb	wzr, [x20, #146]
  40350c:	bl	401180 <strtoul@plt>
  403510:	cmp	x0, #0x7
  403514:	str	x0, [x20, #56]
  403518:	strb	w23, [x20, #146]
  40351c:	b.hi	40352c <warn@@Base+0x758>  // b.pmore
  403520:	adrp	x1, 405000 <warn@@Base+0x222c>
  403524:	add	x1, x1, #0x263
  403528:	b	403598 <warn@@Base+0x7c4>
  40352c:	mov	x22, x0
  403530:	tbnz	x0, #63, 403590 <warn@@Base+0x7bc>
  403534:	ldr	x8, [x20, #72]
  403538:	add	x0, x22, #0x1
  40353c:	add	x8, x22, x8
  403540:	add	x8, x8, #0x3c
  403544:	str	x8, [x20, #72]
  403548:	bl	401220 <malloc@plt>
  40354c:	str	x0, [x20, #48]
  403550:	cbz	x0, 4035b4 <warn@@Base+0x7e0>
  403554:	mov	w2, #0x1                   	// #1
  403558:	mov	x1, x22
  40355c:	mov	x3, x21
  403560:	bl	401350 <fread@plt>
  403564:	cmp	x0, #0x1
  403568:	b.ne	4035cc <warn@@Base+0x7f8>  // b.any
  40356c:	ldr	x8, [x20, #56]
  403570:	tbz	w8, #0, 403580 <warn@@Base+0x7ac>
  403574:	mov	x0, x21
  403578:	bl	4012a0 <getc@plt>
  40357c:	ldr	x8, [x20, #56]
  403580:	ldr	x9, [x20, #48]
  403584:	mov	w24, wzr
  403588:	strb	wzr, [x9, x8]
  40358c:	b	403408 <warn@@Base+0x634>
  403590:	adrp	x1, 405000 <warn@@Base+0x222c>
  403594:	add	x1, x1, #0x293
  403598:	mov	w2, #0x5                   	// #5
  40359c:	mov	x0, xzr
  4035a0:	bl	4013b0 <dcgettext@plt>
  4035a4:	ldr	x2, [x20, #56]
  4035a8:	mov	x1, x19
  4035ac:	bl	402d10 <error@@Base>
  4035b0:	b	403404 <warn@@Base+0x630>
  4035b4:	adrp	x1, 405000 <warn@@Base+0x222c>
  4035b8:	add	x1, x1, #0x2c3
  4035bc:	mov	w2, #0x5                   	// #5
  4035c0:	bl	4013b0 <dcgettext@plt>
  4035c4:	bl	402d10 <error@@Base>
  4035c8:	b	403404 <warn@@Base+0x630>
  4035cc:	ldr	x0, [x20, #48]
  4035d0:	bl	401360 <free@plt>
  4035d4:	adrp	x1, 405000 <warn@@Base+0x222c>
  4035d8:	str	xzr, [x20, #48]
  4035dc:	add	x1, x1, #0x2f7
  4035e0:	b	4033f0 <warn@@Base+0x61c>
  4035e4:	stp	x29, x30, [sp, #-80]!
  4035e8:	stp	x24, x23, [sp, #32]
  4035ec:	stp	x22, x21, [sp, #48]
  4035f0:	stp	x20, x19, [sp, #64]
  4035f4:	ldrb	w23, [x0, #146]
  4035f8:	mov	w21, w2
  4035fc:	mov	w20, w1
  403600:	mov	x19, x0
  403604:	strb	wzr, [x0, #146]
  403608:	add	x0, x0, #0x88
  40360c:	mov	w2, #0xa                   	// #10
  403610:	mov	x1, xzr
  403614:	str	x25, [sp, #16]
  403618:	mov	x29, sp
  40361c:	bl	401180 <strtoul@plt>
  403620:	mov	x22, x0
  403624:	strb	w23, [x19, #146]
  403628:	tbnz	x0, #63, 403668 <warn@@Base+0x894>
  40362c:	ldr	x8, [x19, #72]
  403630:	and	x9, x22, #0x1
  403634:	add	x1, x9, x22
  403638:	add	x8, x1, x8
  40363c:	add	x8, x8, #0x3c
  403640:	str	x8, [x19, #72]
  403644:	cbz	w21, 40368c <warn@@Base+0x8b8>
  403648:	cmp	w20, #0x9
  40364c:	b.cs	403890 <warn@@Base+0xabc>  // b.hs, b.nlast
  403650:	mov	w21, w20
  403654:	subs	x22, x1, x21
  403658:	b.cs	4036a8 <warn@@Base+0x8d4>  // b.hs, b.nlast
  40365c:	adrp	x1, 405000 <warn@@Base+0x222c>
  403660:	add	x1, x1, #0x500
  403664:	b	403814 <warn@@Base+0xa40>
  403668:	adrp	x1, 405000 <warn@@Base+0x222c>
  40366c:	add	x1, x1, #0x40f
  403670:	mov	w2, #0x5                   	// #5
  403674:	mov	x0, xzr
  403678:	bl	4013b0 <dcgettext@plt>
  40367c:	ldr	x1, [x19]
  403680:	mov	x2, x22
  403684:	bl	402d10 <error@@Base>
  403688:	b	403828 <warn@@Base+0xa54>
  40368c:	ldr	x0, [x19, #8]
  403690:	mov	w2, #0x1                   	// #1
  403694:	bl	4012e0 <fseek@plt>
  403698:	cbz	w0, 403798 <warn@@Base+0x9c4>
  40369c:	adrp	x1, 405000 <warn@@Base+0x222c>
  4036a0:	add	x1, x1, #0x435
  4036a4:	b	403814 <warn@@Base+0xa40>
  4036a8:	ldr	x3, [x19, #8]
  4036ac:	add	x0, x29, #0x18
  4036b0:	mov	w1, #0x1                   	// #1
  4036b4:	mov	x2, x21
  4036b8:	bl	401350 <fread@plt>
  4036bc:	cmp	x0, x21
  4036c0:	b.ne	40380c <warn@@Base+0xa38>  // b.any
  4036c4:	add	x0, x29, #0x18
  4036c8:	mov	w1, w20
  4036cc:	bl	403098 <warn@@Base+0x2c4>
  4036d0:	cmp	x22, x0
  4036d4:	str	x0, [x19, #16]
  4036d8:	b.cc	4037c8 <warn@@Base+0x9f4>  // b.lo, b.ul, b.last
  4036dc:	mov	x24, x0
  4036e0:	mul	x0, x0, x21
  4036e4:	cmp	x22, x0
  4036e8:	b.cc	4037c8 <warn@@Base+0x9f4>  // b.lo, b.ul, b.last
  4036ec:	bl	401220 <malloc@plt>
  4036f0:	cbz	x0, 4037f4 <warn@@Base+0xa20>
  4036f4:	ldr	x3, [x19, #8]
  4036f8:	mov	x1, x21
  4036fc:	mov	x2, x24
  403700:	mov	x23, x0
  403704:	bl	401350 <fread@plt>
  403708:	ldr	x8, [x19, #16]
  40370c:	cmp	x0, x8
  403710:	b.ne	403804 <warn@@Base+0xa30>  // b.any
  403714:	mov	x24, x0
  403718:	lsl	x0, x0, #3
  40371c:	bl	401220 <malloc@plt>
  403720:	str	x0, [x19, #24]
  403724:	cbz	x0, 403848 <warn@@Base+0xa74>
  403728:	msub	x22, x24, x21, x22
  40372c:	cbz	x24, 403760 <warn@@Base+0x98c>
  403730:	mov	x25, xzr
  403734:	mov	x24, x23
  403738:	mov	x0, x24
  40373c:	mov	w1, w20
  403740:	bl	403098 <warn@@Base+0x2c4>
  403744:	ldr	x8, [x19, #24]
  403748:	add	x24, x24, x21
  40374c:	str	x0, [x8, x25, lsl #3]
  403750:	ldr	x8, [x19, #16]
  403754:	add	x25, x25, #0x1
  403758:	cmp	x25, x8
  40375c:	b.cc	403738 <warn@@Base+0x964>  // b.lo, b.ul, b.last
  403760:	mov	x0, x23
  403764:	bl	401360 <free@plt>
  403768:	cbz	x22, 40386c <warn@@Base+0xa98>
  40376c:	mov	x0, x22
  403770:	bl	401220 <malloc@plt>
  403774:	str	x0, [x19, #32]
  403778:	cbz	x0, 403878 <warn@@Base+0xaa4>
  40377c:	ldr	x3, [x19, #8]
  403780:	mov	w1, #0x1                   	// #1
  403784:	mov	x2, x22
  403788:	str	x22, [x19, #40]
  40378c:	bl	401350 <fread@plt>
  403790:	cmp	x0, x22
  403794:	b.ne	403884 <warn@@Base+0xab0>  // b.any
  403798:	ldr	x3, [x19, #8]
  40379c:	add	x0, x19, #0x58
  4037a0:	mov	w1, #0x1                   	// #1
  4037a4:	mov	w2, #0x3c                  	// #60
  4037a8:	mov	w20, #0x1                   	// #1
  4037ac:	bl	401350 <fread@plt>
  4037b0:	cbz	x0, 40382c <warn@@Base+0xa58>
  4037b4:	cmp	x0, #0x3c
  4037b8:	b.eq	40382c <warn@@Base+0xa58>  // b.none
  4037bc:	adrp	x1, 405000 <warn@@Base+0x222c>
  4037c0:	add	x1, x1, #0x6ba
  4037c4:	b	403814 <warn@@Base+0xa40>
  4037c8:	adrp	x1, 405000 <warn@@Base+0x222c>
  4037cc:	add	x1, x1, #0x542
  4037d0:	mov	w2, #0x5                   	// #5
  4037d4:	mov	x0, xzr
  4037d8:	bl	4013b0 <dcgettext@plt>
  4037dc:	ldr	x1, [x19]
  4037e0:	ldr	x2, [x19, #16]
  4037e4:	mov	w3, w20
  4037e8:	mov	x4, x22
  4037ec:	bl	402d10 <error@@Base>
  4037f0:	b	403828 <warn@@Base+0xa54>
  4037f4:	adrp	x1, 405000 <warn@@Base+0x222c>
  4037f8:	add	x1, x1, #0x5a3
  4037fc:	mov	w2, #0x5                   	// #5
  403800:	b	403860 <warn@@Base+0xa8c>
  403804:	mov	x0, x23
  403808:	bl	401360 <free@plt>
  40380c:	adrp	x1, 405000 <warn@@Base+0x222c>
  403810:	add	x1, x1, #0x520
  403814:	mov	w2, #0x5                   	// #5
  403818:	mov	x0, xzr
  40381c:	bl	4013b0 <dcgettext@plt>
  403820:	ldr	x1, [x19]
  403824:	bl	402d10 <error@@Base>
  403828:	mov	w20, wzr
  40382c:	mov	w0, w20
  403830:	ldp	x20, x19, [sp, #64]
  403834:	ldp	x22, x21, [sp, #48]
  403838:	ldp	x24, x23, [sp, #32]
  40383c:	ldr	x25, [sp, #16]
  403840:	ldp	x29, x30, [sp], #80
  403844:	ret
  403848:	mov	x0, x23
  40384c:	bl	401360 <free@plt>
  403850:	adrp	x1, 405000 <warn@@Base+0x222c>
  403854:	add	x1, x1, #0x5dd
  403858:	mov	w2, #0x5                   	// #5
  40385c:	mov	x0, xzr
  403860:	bl	4013b0 <dcgettext@plt>
  403864:	bl	402d10 <error@@Base>
  403868:	b	403828 <warn@@Base+0xa54>
  40386c:	adrp	x1, 405000 <warn@@Base+0x222c>
  403870:	add	x1, x1, #0x61e
  403874:	b	403814 <warn@@Base+0xa40>
  403878:	adrp	x1, 405000 <warn@@Base+0x222c>
  40387c:	add	x1, x1, #0x64b
  403880:	b	4037fc <warn@@Base+0xa28>
  403884:	adrp	x1, 405000 <warn@@Base+0x222c>
  403888:	add	x1, x1, #0x68b
  40388c:	b	403814 <warn@@Base+0xa40>
  403890:	adrp	x0, 405000 <warn@@Base+0x222c>
  403894:	adrp	x1, 405000 <warn@@Base+0x222c>
  403898:	adrp	x3, 405000 <warn@@Base+0x222c>
  40389c:	add	x0, x0, #0x45e
  4038a0:	add	x1, x1, #0x487
  4038a4:	add	x3, x3, #0x4a0
  4038a8:	mov	w2, #0x1f9                 	// #505
  4038ac:	bl	4013e0 <__assert_fail@plt>
  4038b0:	stp	x29, x30, [sp, #-32]!
  4038b4:	stp	x20, x19, [sp, #16]
  4038b8:	mov	x19, x0
  4038bc:	ldr	x0, [x0]
  4038c0:	mov	x20, x1
  4038c4:	mov	x29, sp
  4038c8:	cbz	x0, 4038d8 <warn@@Base+0xb04>
  4038cc:	mov	x1, x20
  4038d0:	bl	401330 <strcmp@plt>
  4038d4:	cbz	w0, 403924 <warn@@Base+0xb50>
  4038d8:	ldr	x0, [x19, #8]
  4038dc:	cbz	x0, 4038e4 <warn@@Base+0xb10>
  4038e0:	bl	401200 <fclose@plt>
  4038e4:	mov	x0, x19
  4038e8:	bl	403930 <warn@@Base+0xb5c>
  4038ec:	adrp	x1, 405000 <warn@@Base+0x222c>
  4038f0:	add	x1, x1, #0x329
  4038f4:	mov	x0, x20
  4038f8:	bl	401210 <fopen@plt>
  4038fc:	cbz	x0, 403920 <warn@@Base+0xb4c>
  403900:	mov	x2, x0
  403904:	mov	x0, x19
  403908:	mov	x1, x20
  40390c:	ldp	x20, x19, [sp, #16]
  403910:	mov	w3, wzr
  403914:	mov	w4, wzr
  403918:	ldp	x29, x30, [sp], #32
  40391c:	b	403388 <warn@@Base+0x5b4>
  403920:	mov	w0, #0x1                   	// #1
  403924:	ldp	x20, x19, [sp, #16]
  403928:	ldp	x29, x30, [sp], #32
  40392c:	ret
  403930:	stp	x29, x30, [sp, #-32]!
  403934:	str	x19, [sp, #16]
  403938:	mov	x19, x0
  40393c:	ldr	x0, [x0]
  403940:	mov	x29, sp
  403944:	cbz	x0, 40394c <warn@@Base+0xb78>
  403948:	bl	401360 <free@plt>
  40394c:	ldr	x0, [x19, #24]
  403950:	cbz	x0, 403958 <warn@@Base+0xb84>
  403954:	bl	401360 <free@plt>
  403958:	ldr	x0, [x19, #32]
  40395c:	cbz	x0, 403964 <warn@@Base+0xb90>
  403960:	bl	401360 <free@plt>
  403964:	ldr	x0, [x19, #48]
  403968:	cbz	x0, 403978 <warn@@Base+0xba4>
  40396c:	ldr	x19, [sp, #16]
  403970:	ldp	x29, x30, [sp], #32
  403974:	b	401360 <free@plt>
  403978:	ldr	x19, [sp, #16]
  40397c:	ldp	x29, x30, [sp], #32
  403980:	ret
  403984:	stp	x29, x30, [sp, #-64]!
  403988:	str	x23, [sp, #16]
  40398c:	stp	x22, x21, [sp, #32]
  403990:	stp	x20, x19, [sp, #48]
  403994:	mov	x22, x0
  403998:	ldrb	w8, [x22, #88]!
  40399c:	mov	x19, x0
  4039a0:	mov	x29, sp
  4039a4:	cmp	w8, #0x2f
  4039a8:	b.ne	403a40 <warn@@Base+0xc6c>  // b.any
  4039ac:	ldr	x8, [x19, #48]
  4039b0:	cbz	x8, 403a70 <warn@@Base+0xc9c>
  4039b4:	ldr	x8, [x19, #56]
  4039b8:	cbz	x8, 403a70 <warn@@Base+0xc9c>
  4039bc:	ldrb	w22, [x19, #146]
  4039c0:	mov	x21, x1
  4039c4:	add	x0, x19, #0x59
  4039c8:	add	x1, x29, #0x18
  4039cc:	mov	w2, #0xa                   	// #10
  4039d0:	str	xzr, [x19, #64]
  4039d4:	strb	wzr, [x19, #146]
  4039d8:	bl	401180 <strtoul@plt>
  4039dc:	ldr	w8, [x19, #80]
  4039e0:	mov	x20, x0
  4039e4:	cbz	w8, 403a10 <warn@@Base+0xc3c>
  4039e8:	ldr	x8, [x29, #24]
  4039ec:	cbz	x8, 403a10 <warn@@Base+0xc3c>
  4039f0:	ldrb	w9, [x8]
  4039f4:	cmp	w9, #0x3a
  4039f8:	b.ne	403a10 <warn@@Base+0xc3c>  // b.any
  4039fc:	add	x0, x8, #0x1
  403a00:	mov	w2, #0xa                   	// #10
  403a04:	mov	x1, xzr
  403a08:	bl	401180 <strtoul@plt>
  403a0c:	str	x0, [x19, #64]
  403a10:	ldr	x8, [x19, #56]
  403a14:	strb	w22, [x19, #146]
  403a18:	cmp	x20, x8
  403a1c:	b.ls	403aac <warn@@Base+0xcd8>  // b.plast
  403a20:	adrp	x1, 405000 <warn@@Base+0x222c>
  403a24:	add	x1, x1, #0x369
  403a28:	mov	w2, #0x5                   	// #5
  403a2c:	mov	x0, xzr
  403a30:	bl	4013b0 <dcgettext@plt>
  403a34:	mov	x1, x20
  403a38:	bl	402d10 <error@@Base>
  403a3c:	b	403a88 <warn@@Base+0xcb4>
  403a40:	mov	x8, xzr
  403a44:	cmp	x8, #0xf
  403a48:	b.eq	403a90 <warn@@Base+0xcbc>  // b.none
  403a4c:	add	x9, x19, x8
  403a50:	ldrb	w10, [x9, #89]
  403a54:	add	x9, x8, #0x1
  403a58:	mov	x8, x9
  403a5c:	cmp	w10, #0x2f
  403a60:	b.ne	403a44 <warn@@Base+0xc70>  // b.any
  403a64:	add	x8, x19, x9
  403a68:	strb	wzr, [x8, #88]
  403a6c:	b	403b54 <warn@@Base+0xd80>
  403a70:	adrp	x1, 405000 <warn@@Base+0x222c>
  403a74:	add	x1, x1, #0x32c
  403a78:	mov	w2, #0x5                   	// #5
  403a7c:	mov	x0, xzr
  403a80:	bl	4013b0 <dcgettext@plt>
  403a84:	bl	402d10 <error@@Base>
  403a88:	mov	x22, xzr
  403a8c:	b	403b54 <warn@@Base+0xd80>
  403a90:	mov	w0, #0x11                  	// #17
  403a94:	bl	404554 <warn@@Base+0x1780>
  403a98:	ldr	q0, [x22]
  403a9c:	mov	x22, x0
  403aa0:	strb	wzr, [x0, #16]
  403aa4:	str	q0, [x0]
  403aa8:	b	403b54 <warn@@Base+0xd80>
  403aac:	b.cs	403adc <warn@@Base+0xd08>  // b.hs, b.nlast
  403ab0:	ldr	x10, [x19, #48]
  403ab4:	mov	x9, x20
  403ab8:	ldrb	w11, [x10, x9]
  403abc:	cbz	w11, 403ae0 <warn@@Base+0xd0c>
  403ac0:	cmp	w11, #0xa
  403ac4:	b.eq	403ae0 <warn@@Base+0xd0c>  // b.none
  403ac8:	add	x9, x9, #0x1
  403acc:	cmp	x8, x9
  403ad0:	b.ne	403ab8 <warn@@Base+0xce4>  // b.any
  403ad4:	mov	x9, x8
  403ad8:	b	403ae0 <warn@@Base+0xd0c>
  403adc:	mov	x9, x20
  403ae0:	ldr	x10, [x19, #48]
  403ae4:	cbz	x9, 403af8 <warn@@Base+0xd24>
  403ae8:	sub	x11, x9, #0x1
  403aec:	ldrb	w12, [x10, x11]
  403af0:	cmp	w12, #0x2f
  403af4:	csel	x9, x11, x9, eq  // eq = none
  403af8:	cmp	x9, x8
  403afc:	csel	x8, x8, x9, hi  // hi = pmore
  403b00:	strb	wzr, [x10, x8]
  403b04:	ldr	w9, [x19, #80]
  403b08:	cbz	w9, 403b4c <warn@@Base+0xd78>
  403b0c:	ldr	x9, [x19, #64]
  403b10:	cbz	x9, 403b4c <warn@@Base+0xd78>
  403b14:	subs	x2, x8, x20
  403b18:	b.ls	403b6c <warn@@Base+0xd98>  // b.plast
  403b1c:	ldr	x8, [x19, #48]
  403b20:	ldr	x0, [x19]
  403b24:	add	x1, x8, x20
  403b28:	bl	403288 <warn@@Base+0x4b4>
  403b2c:	mov	x23, x0
  403b30:	cbz	x0, 403b44 <warn@@Base+0xd70>
  403b34:	mov	x0, x21
  403b38:	mov	x1, x23
  403b3c:	bl	4038b0 <warn@@Base+0xadc>
  403b40:	cbz	w0, 403b78 <warn@@Base+0xda4>
  403b44:	mov	x0, x23
  403b48:	bl	401360 <free@plt>
  403b4c:	ldr	x8, [x19, #48]
  403b50:	add	x22, x8, x20
  403b54:	mov	x0, x22
  403b58:	ldp	x20, x19, [sp, #48]
  403b5c:	ldp	x22, x21, [sp, #32]
  403b60:	ldr	x23, [sp, #16]
  403b64:	ldp	x29, x30, [sp], #64
  403b68:	ret
  403b6c:	adrp	x1, 405000 <warn@@Base+0x222c>
  403b70:	add	x1, x1, #0x3a4
  403b74:	b	403a78 <warn@@Base+0xca4>
  403b78:	ldr	x1, [x19, #64]
  403b7c:	mov	x0, x21
  403b80:	mov	x2, xzr
  403b84:	bl	403b9c <warn@@Base+0xdc8>
  403b88:	cbz	x0, 403b44 <warn@@Base+0xd70>
  403b8c:	mov	x22, x0
  403b90:	mov	x0, x23
  403b94:	bl	401360 <free@plt>
  403b98:	b	403b54 <warn@@Base+0xd80>
  403b9c:	stp	x29, x30, [sp, #-32]!
  403ba0:	stp	x20, x19, [sp, #16]
  403ba4:	mov	x19, x0
  403ba8:	ldr	x0, [x0, #8]
  403bac:	mov	x20, x2
  403bb0:	mov	w2, wzr
  403bb4:	mov	x29, sp
  403bb8:	bl	4012e0 <fseek@plt>
  403bbc:	cbz	w0, 403bcc <warn@@Base+0xdf8>
  403bc0:	adrp	x1, 405000 <warn@@Base+0x222c>
  403bc4:	add	x1, x1, #0x3c6
  403bc8:	b	403c08 <warn@@Base+0xe34>
  403bcc:	ldr	x3, [x19, #8]
  403bd0:	add	x0, x19, #0x58
  403bd4:	mov	w1, #0x1                   	// #1
  403bd8:	mov	w2, #0x3c                  	// #60
  403bdc:	bl	401350 <fread@plt>
  403be0:	cmp	x0, #0x3c
  403be4:	b.ne	403c00 <warn@@Base+0xe2c>  // b.any
  403be8:	ldrh	w8, [x19, #146]
  403bec:	cmp	w8, #0xa60
  403bf0:	b.eq	403c2c <warn@@Base+0xe58>  // b.none
  403bf4:	adrp	x1, 404000 <warn@@Base+0x122c>
  403bf8:	add	x1, x1, #0xe09
  403bfc:	b	403c08 <warn@@Base+0xe34>
  403c00:	adrp	x1, 404000 <warn@@Base+0x122c>
  403c04:	add	x1, x1, #0xde3
  403c08:	mov	w2, #0x5                   	// #5
  403c0c:	mov	x0, xzr
  403c10:	bl	4013b0 <dcgettext@plt>
  403c14:	ldr	x1, [x19]
  403c18:	bl	402d10 <error@@Base>
  403c1c:	ldp	x20, x19, [sp, #16]
  403c20:	mov	x0, xzr
  403c24:	ldp	x29, x30, [sp], #32
  403c28:	ret
  403c2c:	mov	x0, x19
  403c30:	mov	x1, x20
  403c34:	ldp	x20, x19, [sp, #16]
  403c38:	ldp	x29, x30, [sp], #32
  403c3c:	b	403984 <warn@@Base+0xbb0>
  403c40:	stp	x29, x30, [sp, #-80]!
  403c44:	stp	x22, x21, [sp, #48]
  403c48:	mov	x21, x1
  403c4c:	adrp	x1, 405000 <warn@@Base+0x222c>
  403c50:	stp	x24, x23, [sp, #32]
  403c54:	stp	x20, x19, [sp, #64]
  403c58:	mov	x19, x2
  403c5c:	mov	x24, x0
  403c60:	add	x1, x1, #0x3ec
  403c64:	mov	w2, #0x5                   	// #5
  403c68:	mov	x0, xzr
  403c6c:	stp	x26, x25, [sp, #16]
  403c70:	mov	x29, sp
  403c74:	bl	4013b0 <dcgettext@plt>
  403c78:	ldr	x20, [x24]
  403c7c:	mov	x23, x0
  403c80:	mov	x0, x20
  403c84:	bl	401190 <strlen@plt>
  403c88:	mov	x22, x0
  403c8c:	mov	x0, x19
  403c90:	bl	401190 <strlen@plt>
  403c94:	ldr	w26, [x24, #80]
  403c98:	add	x8, x22, x0
  403c9c:	add	x25, x8, #0x3
  403ca0:	cbz	w26, 403cc4 <warn@@Base+0xef0>
  403ca4:	ldr	x8, [x24, #64]
  403ca8:	cbz	x8, 403cc4 <warn@@Base+0xef0>
  403cac:	ldr	x0, [x21]
  403cb0:	cbnz	x0, 403cb8 <warn@@Base+0xee4>
  403cb4:	mov	x0, x23
  403cb8:	bl	401190 <strlen@plt>
  403cbc:	add	x8, x25, x0
  403cc0:	add	x25, x8, #0x2
  403cc4:	mov	x0, x25
  403cc8:	bl	401220 <malloc@plt>
  403ccc:	mov	x22, x0
  403cd0:	cbz	x0, 403d00 <warn@@Base+0xf2c>
  403cd4:	cbz	w26, 403d18 <warn@@Base+0xf44>
  403cd8:	ldr	x8, [x24, #64]
  403cdc:	cbz	x8, 403d24 <warn@@Base+0xf50>
  403ce0:	ldr	x4, [x21]
  403ce4:	cbz	x4, 403d44 <warn@@Base+0xf70>
  403ce8:	adrp	x2, 405000 <warn@@Base+0x222c>
  403cec:	add	x2, x2, #0x3f6
  403cf0:	mov	x0, x22
  403cf4:	mov	x1, x25
  403cf8:	mov	x3, x20
  403cfc:	b	403d5c <warn@@Base+0xf88>
  403d00:	adrp	x1, 405000 <warn@@Base+0x222c>
  403d04:	add	x1, x1, #0x1aa
  403d08:	mov	w2, #0x5                   	// #5
  403d0c:	bl	4013b0 <dcgettext@plt>
  403d10:	bl	402d10 <error@@Base>
  403d14:	b	403d64 <warn@@Base+0xf90>
  403d18:	adrp	x2, 405000 <warn@@Base+0x222c>
  403d1c:	add	x2, x2, #0x408
  403d20:	b	403d2c <warn@@Base+0xf58>
  403d24:	adrp	x2, 405000 <warn@@Base+0x222c>
  403d28:	add	x2, x2, #0x401
  403d2c:	mov	x0, x22
  403d30:	mov	x1, x25
  403d34:	mov	x3, x20
  403d38:	mov	x4, x19
  403d3c:	bl	4011e0 <snprintf@plt>
  403d40:	b	403d64 <warn@@Base+0xf90>
  403d44:	adrp	x2, 405000 <warn@@Base+0x222c>
  403d48:	add	x2, x2, #0x3f6
  403d4c:	mov	x0, x22
  403d50:	mov	x1, x25
  403d54:	mov	x3, x20
  403d58:	mov	x4, x23
  403d5c:	mov	x5, x19
  403d60:	bl	4011e0 <snprintf@plt>
  403d64:	mov	x0, x22
  403d68:	ldp	x20, x19, [sp, #64]
  403d6c:	ldp	x22, x21, [sp, #48]
  403d70:	ldp	x24, x23, [sp, #32]
  403d74:	ldp	x26, x25, [sp, #16]
  403d78:	ldp	x29, x30, [sp], #80
  403d7c:	ret
  403d80:	stp	x29, x30, [sp, #-48]!
  403d84:	str	x21, [sp, #16]
  403d88:	stp	x20, x19, [sp, #32]
  403d8c:	mov	x29, sp
  403d90:	cbz	x0, 403dec <warn@@Base+0x1018>
  403d94:	mov	x20, x0
  403d98:	mov	x8, xzr
  403d9c:	ldr	x9, [x20, x8]
  403da0:	add	x8, x8, #0x8
  403da4:	cbnz	x9, 403d9c <warn@@Base+0xfc8>
  403da8:	and	x0, x8, #0x7fffffff8
  403dac:	bl	404554 <warn@@Base+0x1780>
  403db0:	ldr	x8, [x20]
  403db4:	mov	x19, x0
  403db8:	cbz	x8, 403de4 <warn@@Base+0x1010>
  403dbc:	mov	x21, xzr
  403dc0:	add	x20, x20, #0x8
  403dc4:	mov	x0, x8
  403dc8:	bl	40461c <warn@@Base+0x1848>
  403dcc:	str	x0, [x19, x21, lsl #3]
  403dd0:	ldr	x8, [x20, x21, lsl #3]
  403dd4:	add	x9, x21, #0x1
  403dd8:	mov	x21, x9
  403ddc:	cbnz	x8, 403dc4 <warn@@Base+0xff0>
  403de0:	and	x8, x9, #0xffffffff
  403de4:	str	xzr, [x19, x8, lsl #3]
  403de8:	b	403df0 <warn@@Base+0x101c>
  403dec:	mov	x19, xzr
  403df0:	mov	x0, x19
  403df4:	ldp	x20, x19, [sp, #32]
  403df8:	ldr	x21, [sp, #16]
  403dfc:	ldp	x29, x30, [sp], #48
  403e00:	ret
  403e04:	cbz	x0, 403e40 <warn@@Base+0x106c>
  403e08:	stp	x29, x30, [sp, #-32]!
  403e0c:	stp	x20, x19, [sp, #16]
  403e10:	mov	x19, x0
  403e14:	ldr	x0, [x0]
  403e18:	mov	x29, sp
  403e1c:	cbz	x0, 403e30 <warn@@Base+0x105c>
  403e20:	add	x20, x19, #0x8
  403e24:	bl	401360 <free@plt>
  403e28:	ldr	x0, [x20], #8
  403e2c:	cbnz	x0, 403e24 <warn@@Base+0x1050>
  403e30:	mov	x0, x19
  403e34:	ldp	x20, x19, [sp, #16]
  403e38:	ldp	x29, x30, [sp], #32
  403e3c:	b	401360 <free@plt>
  403e40:	ret
  403e44:	stp	x29, x30, [sp, #-96]!
  403e48:	str	x27, [sp, #16]
  403e4c:	stp	x26, x25, [sp, #32]
  403e50:	stp	x24, x23, [sp, #48]
  403e54:	stp	x22, x21, [sp, #64]
  403e58:	stp	x20, x19, [sp, #80]
  403e5c:	mov	x29, sp
  403e60:	cbz	x0, 403ff8 <warn@@Base+0x1224>
  403e64:	mov	x19, x0
  403e68:	bl	401190 <strlen@plt>
  403e6c:	add	x0, x0, #0x1
  403e70:	bl	404554 <warn@@Base+0x1780>
  403e74:	ldrb	w8, [x19]
  403e78:	adrp	x23, 405000 <warn@@Base+0x222c>
  403e7c:	mov	x20, x0
  403e80:	mov	x22, xzr
  403e84:	mov	w26, wzr
  403e88:	mov	w25, wzr
  403e8c:	mov	w27, wzr
  403e90:	mov	w24, wzr
  403e94:	mov	x21, xzr
  403e98:	add	x23, x23, #0x748
  403e9c:	and	x9, x8, #0xff
  403ea0:	ldrh	w9, [x23, x9, lsl #1]
  403ea4:	tbz	w9, #6, 403eb4 <warn@@Base+0x10e0>
  403ea8:	ldrb	w8, [x19, #1]!
  403eac:	ldrh	w9, [x23, x8, lsl #1]
  403eb0:	tbnz	w9, #6, 403ea8 <warn@@Base+0x10d4>
  403eb4:	subs	w9, w24, #0x1
  403eb8:	b.cc	403ec8 <warn@@Base+0x10f4>  // b.lo, b.ul, b.last
  403ebc:	sxtw	x9, w9
  403ec0:	cmp	x22, x9
  403ec4:	b.lt	403efc <warn@@Base+0x1128>  // b.tstop
  403ec8:	cbz	x21, 403ee4 <warn@@Base+0x1110>
  403ecc:	lsl	w24, w24, #1
  403ed0:	sbfiz	x1, x24, #3, #32
  403ed4:	mov	x0, x21
  403ed8:	bl	4045d8 <warn@@Base+0x1804>
  403edc:	mov	x21, x0
  403ee0:	b	403ef4 <warn@@Base+0x1120>
  403ee4:	mov	w0, #0x40                  	// #64
  403ee8:	bl	404554 <warn@@Base+0x1780>
  403eec:	mov	x21, x0
  403ef0:	mov	w24, #0x8                   	// #8
  403ef4:	str	xzr, [x21, x22, lsl #3]
  403ef8:	ldrb	w8, [x19]
  403efc:	mov	x9, x20
  403f00:	tst	w8, #0xff
  403f04:	b.eq	403fbc <warn@@Base+0x11e8>  // b.none
  403f08:	orr	w10, w25, w26
  403f0c:	orr	w10, w10, w27
  403f10:	cbnz	w10, 403f20 <warn@@Base+0x114c>
  403f14:	and	x10, x8, #0xff
  403f18:	ldrh	w10, [x23, x10, lsl #1]
  403f1c:	tbnz	w10, #6, 403fbc <warn@@Base+0x11e8>
  403f20:	cbnz	w27, 403fac <warn@@Base+0x11d8>
  403f24:	and	w10, w8, #0xff
  403f28:	cmp	w10, #0x5c
  403f2c:	b.ne	403f38 <warn@@Base+0x1164>  // b.any
  403f30:	mov	w27, #0x1                   	// #1
  403f34:	b	403fb4 <warn@@Base+0x11e0>
  403f38:	and	w10, w8, #0xff
  403f3c:	cbnz	w26, 403f64 <warn@@Base+0x1190>
  403f40:	cbnz	w25, 403f74 <warn@@Base+0x11a0>
  403f44:	cmp	w10, #0x27
  403f48:	b.eq	403f8c <warn@@Base+0x11b8>  // b.none
  403f4c:	cmp	w10, #0x22
  403f50:	b.ne	403f9c <warn@@Base+0x11c8>  // b.any
  403f54:	mov	w26, wzr
  403f58:	mov	w27, wzr
  403f5c:	mov	w25, #0x1                   	// #1
  403f60:	b	403fb4 <warn@@Base+0x11e0>
  403f64:	cmp	w10, #0x27
  403f68:	b.ne	403fac <warn@@Base+0x11d8>  // b.any
  403f6c:	mov	w26, wzr
  403f70:	b	403f84 <warn@@Base+0x11b0>
  403f74:	cmp	w10, #0x22
  403f78:	b.ne	403fa8 <warn@@Base+0x11d4>  // b.any
  403f7c:	mov	w26, wzr
  403f80:	mov	w25, wzr
  403f84:	mov	w27, wzr
  403f88:	b	403fb4 <warn@@Base+0x11e0>
  403f8c:	mov	w25, wzr
  403f90:	mov	w27, wzr
  403f94:	mov	w26, #0x1                   	// #1
  403f98:	b	403fb4 <warn@@Base+0x11e0>
  403f9c:	mov	w26, wzr
  403fa0:	mov	w25, wzr
  403fa4:	b	403fac <warn@@Base+0x11d8>
  403fa8:	mov	w26, wzr
  403fac:	mov	w27, wzr
  403fb0:	strb	w8, [x9], #1
  403fb4:	ldrb	w8, [x19, #1]!
  403fb8:	cbnz	w8, 403f08 <warn@@Base+0x1134>
  403fbc:	mov	x0, x20
  403fc0:	strb	wzr, [x9]
  403fc4:	bl	40461c <warn@@Base+0x1848>
  403fc8:	str	x0, [x21, x22, lsl #3]
  403fcc:	add	x22, x22, #0x1
  403fd0:	str	xzr, [x21, x22, lsl #3]
  403fd4:	ldrb	w8, [x19]
  403fd8:	ldrh	w9, [x23, x8, lsl #1]
  403fdc:	tbz	w9, #6, 403fe8 <warn@@Base+0x1214>
  403fe0:	ldrb	w8, [x19, #1]!
  403fe4:	b	403fd8 <warn@@Base+0x1204>
  403fe8:	cbnz	w8, 403e9c <warn@@Base+0x10c8>
  403fec:	mov	x0, x20
  403ff0:	bl	401360 <free@plt>
  403ff4:	b	403ffc <warn@@Base+0x1228>
  403ff8:	mov	x21, xzr
  403ffc:	mov	x0, x21
  404000:	ldp	x20, x19, [sp, #80]
  404004:	ldp	x22, x21, [sp, #64]
  404008:	ldp	x24, x23, [sp, #48]
  40400c:	ldp	x26, x25, [sp, #32]
  404010:	ldr	x27, [sp, #16]
  404014:	ldp	x29, x30, [sp], #96
  404018:	ret
  40401c:	stp	x29, x30, [sp, #-80]!
  404020:	str	x25, [sp, #16]
  404024:	stp	x24, x23, [sp, #32]
  404028:	stp	x22, x21, [sp, #48]
  40402c:	stp	x20, x19, [sp, #64]
  404030:	mov	x29, sp
  404034:	cbz	x1, 4040d4 <warn@@Base+0x1300>
  404038:	adrp	x22, 405000 <warn@@Base+0x222c>
  40403c:	mov	x24, #0x21                  	// #33
  404040:	mov	x19, x1
  404044:	mov	x20, x0
  404048:	add	x22, x22, #0x748
  40404c:	mov	w23, #0x1                   	// #1
  404050:	movk	x24, #0x400, lsl #48
  404054:	ldr	x25, [x20]
  404058:	cbz	x25, 4040f0 <warn@@Base+0x131c>
  40405c:	ldrb	w21, [x25]
  404060:	cbz	w21, 4040b4 <warn@@Base+0x12e0>
  404064:	ldrh	w8, [x22, x21, lsl #1]
  404068:	tbnz	w8, #6, 404084 <warn@@Base+0x12b0>
  40406c:	sub	w8, w21, #0x22
  404070:	cmp	w8, #0x3a
  404074:	b.hi	404098 <warn@@Base+0x12c4>  // b.pmore
  404078:	lsl	x8, x23, x8
  40407c:	tst	x8, x24
  404080:	b.eq	404098 <warn@@Base+0x12c4>  // b.none
  404084:	mov	w0, #0x5c                  	// #92
  404088:	mov	x1, x19
  40408c:	bl	4011d0 <fputc@plt>
  404090:	cmn	w0, #0x1
  404094:	b.eq	4040d4 <warn@@Base+0x1300>  // b.none
  404098:	mov	w0, w21
  40409c:	mov	x1, x19
  4040a0:	bl	4011d0 <fputc@plt>
  4040a4:	cmn	w0, #0x1
  4040a8:	add	x25, x25, #0x1
  4040ac:	b.ne	40405c <warn@@Base+0x1288>  // b.any
  4040b0:	b	4040d4 <warn@@Base+0x1300>
  4040b4:	mov	w0, #0xa                   	// #10
  4040b8:	mov	x1, x19
  4040bc:	bl	4011d0 <fputc@plt>
  4040c0:	add	x20, x20, #0x8
  4040c4:	cmn	w0, #0x1
  4040c8:	mov	w0, #0x1                   	// #1
  4040cc:	b.ne	404054 <warn@@Base+0x1280>  // b.any
  4040d0:	b	4040d8 <warn@@Base+0x1304>
  4040d4:	mov	w0, #0x1                   	// #1
  4040d8:	ldp	x20, x19, [sp, #64]
  4040dc:	ldp	x22, x21, [sp, #48]
  4040e0:	ldp	x24, x23, [sp, #32]
  4040e4:	ldr	x25, [sp, #16]
  4040e8:	ldp	x29, x30, [sp], #80
  4040ec:	ret
  4040f0:	mov	w0, wzr
  4040f4:	b	4040d8 <warn@@Base+0x1304>
  4040f8:	sub	sp, sp, #0xf0
  4040fc:	stp	x29, x30, [sp, #144]
  404100:	stp	x28, x27, [sp, #160]
  404104:	stp	x26, x25, [sp, #176]
  404108:	stp	x24, x23, [sp, #192]
  40410c:	stp	x22, x21, [sp, #208]
  404110:	stp	x20, x19, [sp, #224]
  404114:	ldr	w8, [x0]
  404118:	add	x29, sp, #0x90
  40411c:	cmp	w8, #0x2
  404120:	b.lt	404350 <warn@@Base+0x157c>  // b.tstop
  404124:	ldr	x21, [x1]
  404128:	adrp	x24, 405000 <warn@@Base+0x222c>
  40412c:	mov	x20, x0
  404130:	mov	x19, x1
  404134:	mov	w28, wzr
  404138:	mov	w27, #0x7d0                 	// #2000
  40413c:	mov	w22, #0x1                   	// #1
  404140:	add	x24, x24, #0x485
  404144:	mov	x8, x21
  404148:	str	x21, [sp]
  40414c:	ldr	x9, [x8, w22, sxtw #3]
  404150:	ldrb	w10, [x9]
  404154:	cmp	w10, #0x40
  404158:	b.ne	404218 <warn@@Base+0x1444>  // b.any
  40415c:	subs	w27, w27, #0x1
  404160:	b.eq	404370 <warn@@Base+0x159c>  // b.none
  404164:	add	x23, x9, #0x1
  404168:	add	x1, sp, #0x10
  40416c:	mov	x0, x23
  404170:	bl	4046d8 <warn@@Base+0x1904>
  404174:	tbnz	w0, #31, 404218 <warn@@Base+0x1444>
  404178:	ldr	w8, [sp, #32]
  40417c:	and	w8, w8, #0xf000
  404180:	cmp	w8, #0x4, lsl #12
  404184:	b.eq	404388 <warn@@Base+0x15b4>  // b.none
  404188:	mov	x0, x23
  40418c:	mov	x1, x24
  404190:	bl	401210 <fopen@plt>
  404194:	cbz	x0, 404218 <warn@@Base+0x1444>
  404198:	mov	w2, #0x2                   	// #2
  40419c:	mov	x1, xzr
  4041a0:	mov	x23, x0
  4041a4:	bl	4012e0 <fseek@plt>
  4041a8:	cmn	w0, #0x1
  4041ac:	b.eq	404234 <warn@@Base+0x1460>  // b.none
  4041b0:	mov	x0, x23
  4041b4:	bl	4011c0 <ftell@plt>
  4041b8:	cmn	x0, #0x1
  4041bc:	b.eq	404234 <warn@@Base+0x1460>  // b.none
  4041c0:	mov	x25, x0
  4041c4:	mov	x0, x23
  4041c8:	mov	x1, xzr
  4041cc:	mov	w2, wzr
  4041d0:	bl	4012e0 <fseek@plt>
  4041d4:	cmn	w0, #0x1
  4041d8:	b.eq	404234 <warn@@Base+0x1460>  // b.none
  4041dc:	add	x0, x25, #0x1
  4041e0:	bl	404554 <warn@@Base+0x1780>
  4041e4:	mov	w1, #0x1                   	// #1
  4041e8:	mov	x2, x25
  4041ec:	mov	x3, x23
  4041f0:	mov	x24, x0
  4041f4:	bl	401300 <fread_unlocked@plt>
  4041f8:	mov	x26, x0
  4041fc:	cmp	x0, x25
  404200:	b.eq	40423c <warn@@Base+0x1468>  // b.none
  404204:	mov	x0, x23
  404208:	bl	401430 <ferror@plt>
  40420c:	cbz	w0, 40423c <warn@@Base+0x1468>
  404210:	mov	w28, w22
  404214:	b	40433c <warn@@Base+0x1568>
  404218:	mov	w28, w22
  40421c:	ldr	w8, [x20]
  404220:	add	w22, w28, #0x1
  404224:	cmp	w22, w8
  404228:	b.ge	404350 <warn@@Base+0x157c>  // b.tcont
  40422c:	ldr	x8, [x19]
  404230:	b	40414c <warn@@Base+0x1378>
  404234:	mov	w28, w22
  404238:	b	404344 <warn@@Base+0x1570>
  40423c:	strb	wzr, [x24, x26]
  404240:	ldrb	w8, [x24]
  404244:	adrp	x10, 405000 <warn@@Base+0x222c>
  404248:	add	x10, x10, #0x748
  40424c:	cbz	w8, 40426c <warn@@Base+0x1498>
  404250:	mov	w9, #0x1                   	// #1
  404254:	and	x8, x8, #0xff
  404258:	ldrh	w8, [x10, x8, lsl #1]
  40425c:	tbz	w8, #6, 404280 <warn@@Base+0x14ac>
  404260:	ldrb	w8, [x24, x9]
  404264:	add	x9, x9, #0x1
  404268:	cbnz	w8, 404254 <warn@@Base+0x1480>
  40426c:	mov	w0, #0x8                   	// #8
  404270:	bl	404554 <warn@@Base+0x1780>
  404274:	mov	x25, x0
  404278:	str	xzr, [x0]
  40427c:	b	40428c <warn@@Base+0x14b8>
  404280:	mov	x0, x24
  404284:	bl	403e44 <warn@@Base+0x1070>
  404288:	mov	x25, x0
  40428c:	ldr	x0, [x19]
  404290:	sxtw	x26, w22
  404294:	cmp	x0, x21
  404298:	b.ne	4042a8 <warn@@Base+0x14d4>  // b.any
  40429c:	mov	x0, x21
  4042a0:	bl	403d80 <warn@@Base+0xfac>
  4042a4:	str	x0, [x19]
  4042a8:	mov	x8, xzr
  4042ac:	ldr	x9, [x25, x8, lsl #3]
  4042b0:	mov	x21, x8
  4042b4:	add	x8, x8, #0x1
  4042b8:	cbnz	x9, 4042ac <warn@@Base+0x14d8>
  4042bc:	ldr	x0, [x0, x26, lsl #3]
  4042c0:	bl	401360 <free@plt>
  4042c4:	ldrsw	x8, [x20]
  4042c8:	ldr	x0, [x19]
  4042cc:	add	x8, x21, x8
  4042d0:	lsl	x8, x8, #3
  4042d4:	add	x1, x8, #0x8
  4042d8:	bl	4045d8 <warn@@Base+0x1804>
  4042dc:	str	x0, [x19]
  4042e0:	ldr	w9, [x20]
  4042e4:	add	x8, x0, x26, lsl #3
  4042e8:	add	x0, x8, x21, lsl #3
  4042ec:	add	x1, x8, #0x8
  4042f0:	sub	w8, w9, w22
  4042f4:	lsl	x10, x21, #3
  4042f8:	sbfiz	x2, x8, #3, #32
  4042fc:	str	x10, [sp, #8]
  404300:	bl	401170 <memmove@plt>
  404304:	ldr	x8, [x19]
  404308:	ldr	x2, [sp, #8]
  40430c:	mov	x1, x25
  404310:	add	x0, x8, x26, lsl #3
  404314:	bl	401160 <memcpy@plt>
  404318:	ldr	w8, [x20]
  40431c:	mov	x0, x25
  404320:	add	w8, w21, w8
  404324:	sub	w8, w8, #0x1
  404328:	str	w8, [x20]
  40432c:	bl	401360 <free@plt>
  404330:	mov	x0, x24
  404334:	bl	401360 <free@plt>
  404338:	ldr	x21, [sp]
  40433c:	adrp	x24, 405000 <warn@@Base+0x222c>
  404340:	add	x24, x24, #0x485
  404344:	mov	x0, x23
  404348:	bl	401200 <fclose@plt>
  40434c:	b	40421c <warn@@Base+0x1448>
  404350:	ldp	x20, x19, [sp, #224]
  404354:	ldp	x22, x21, [sp, #208]
  404358:	ldp	x24, x23, [sp, #192]
  40435c:	ldp	x26, x25, [sp, #176]
  404360:	ldp	x28, x27, [sp, #160]
  404364:	ldp	x29, x30, [sp, #144]
  404368:	add	sp, sp, #0xf0
  40436c:	ret
  404370:	adrp	x9, 416000 <warn@@Base+0x1322c>
  404374:	ldr	x0, [x9, #784]
  404378:	ldr	x2, [x8]
  40437c:	adrp	x1, 405000 <warn@@Base+0x222c>
  404380:	add	x1, x1, #0x6f5
  404384:	b	4043a0 <warn@@Base+0x15cc>
  404388:	ldr	x8, [x19]
  40438c:	adrp	x9, 416000 <warn@@Base+0x1322c>
  404390:	ldr	x0, [x9, #784]
  404394:	adrp	x1, 405000 <warn@@Base+0x222c>
  404398:	ldr	x2, [x8]
  40439c:	add	x1, x1, #0x71e
  4043a0:	bl	401410 <fprintf@plt>
  4043a4:	mov	w0, #0x1                   	// #1
  4043a8:	bl	404474 <warn@@Base+0x16a0>
  4043ac:	cbz	x0, 4043c4 <warn@@Base+0x15f0>
  4043b0:	mov	x8, x0
  4043b4:	mov	w0, #0xffffffff            	// #-1
  4043b8:	ldr	x9, [x8], #8
  4043bc:	add	w0, w0, #0x1
  4043c0:	cbnz	x9, 4043b8 <warn@@Base+0x15e4>
  4043c4:	ret
  4043c8:	add	x8, x0, #0x1
  4043cc:	ldurb	w9, [x8, #-1]
  4043d0:	cmp	w9, #0x2f
  4043d4:	b.eq	4043e0 <warn@@Base+0x160c>  // b.none
  4043d8:	cbnz	w9, 4043e4 <warn@@Base+0x1610>
  4043dc:	b	4043ec <warn@@Base+0x1618>
  4043e0:	mov	x0, x8
  4043e4:	add	x8, x8, #0x1
  4043e8:	b	4043cc <warn@@Base+0x15f8>
  4043ec:	ret
  4043f0:	ldrb	w8, [x0]
  4043f4:	adrp	x9, 405000 <warn@@Base+0x222c>
  4043f8:	add	x9, x9, #0x748
  4043fc:	ldrh	w8, [x9, x8, lsl #1]
  404400:	mov	w9, #0x88                  	// #136
  404404:	tst	w8, w9
  404408:	b.eq	40441c <warn@@Base+0x1648>  // b.none
  40440c:	ldrb	w8, [x0, #1]
  404410:	add	x9, x0, #0x2
  404414:	cmp	w8, #0x3a
  404418:	csel	x0, x9, x0, eq  // eq = none
  40441c:	add	x8, x0, #0x1
  404420:	ldurb	w9, [x8, #-1]
  404424:	cmp	w9, #0x2f
  404428:	b.eq	40443c <warn@@Base+0x1668>  // b.none
  40442c:	cmp	w9, #0x5c
  404430:	b.eq	40443c <warn@@Base+0x1668>  // b.none
  404434:	cbnz	w9, 404440 <warn@@Base+0x166c>
  404438:	b	404448 <warn@@Base+0x1674>
  40443c:	mov	x0, x8
  404440:	add	x8, x8, #0x1
  404444:	b	404420 <warn@@Base+0x164c>
  404448:	ret
  40444c:	add	x8, x0, #0x1
  404450:	ldurb	w9, [x8, #-1]
  404454:	cmp	w9, #0x2f
  404458:	b.eq	404464 <warn@@Base+0x1690>  // b.none
  40445c:	cbnz	w9, 404468 <warn@@Base+0x1694>
  404460:	b	404470 <warn@@Base+0x169c>
  404464:	mov	x0, x8
  404468:	add	x8, x8, #0x1
  40446c:	b	404450 <warn@@Base+0x167c>
  404470:	ret
  404474:	stp	x29, x30, [sp, #-32]!
  404478:	adrp	x8, 416000 <warn@@Base+0x1322c>
  40447c:	ldr	x8, [x8, #1080]
  404480:	str	x19, [sp, #16]
  404484:	mov	w19, w0
  404488:	mov	x29, sp
  40448c:	cbz	x8, 404494 <warn@@Base+0x16c0>
  404490:	blr	x8
  404494:	mov	w0, w19
  404498:	bl	4011a0 <exit@plt>
  40449c:	stp	x29, x30, [sp, #-32]!
  4044a0:	str	x19, [sp, #16]
  4044a4:	adrp	x19, 416000 <warn@@Base+0x1322c>
  4044a8:	ldr	x8, [x19, #1056]
  4044ac:	adrp	x9, 416000 <warn@@Base+0x1322c>
  4044b0:	mov	x29, sp
  4044b4:	str	x0, [x9, #776]
  4044b8:	cbnz	x8, 4044c8 <warn@@Base+0x16f4>
  4044bc:	mov	x0, xzr
  4044c0:	bl	4011b0 <sbrk@plt>
  4044c4:	str	x0, [x19, #1056]
  4044c8:	ldr	x19, [sp, #16]
  4044cc:	ldp	x29, x30, [sp], #32
  4044d0:	ret
  4044d4:	stp	x29, x30, [sp, #-48]!
  4044d8:	stp	x20, x19, [sp, #32]
  4044dc:	adrp	x20, 416000 <warn@@Base+0x1322c>
  4044e0:	str	x21, [sp, #16]
  4044e4:	ldr	x21, [x20, #1056]
  4044e8:	mov	x19, x0
  4044ec:	mov	x0, xzr
  4044f0:	mov	x29, sp
  4044f4:	bl	4011b0 <sbrk@plt>
  4044f8:	ldr	x8, [x20, #1056]
  4044fc:	adrp	x10, 416000 <warn@@Base+0x1322c>
  404500:	ldr	x2, [x10, #776]
  404504:	adrp	x9, 416000 <warn@@Base+0x1322c>
  404508:	add	x9, x9, #0x330
  40450c:	cmp	x21, #0x0
  404510:	csel	x8, x9, x8, eq  // eq = none
  404514:	sub	x5, x0, x8
  404518:	ldrb	w8, [x2]
  40451c:	adrp	x10, 416000 <warn@@Base+0x1322c>
  404520:	ldr	x0, [x10, #784]
  404524:	adrp	x9, 405000 <warn@@Base+0x222c>
  404528:	adrp	x10, 405000 <warn@@Base+0x222c>
  40452c:	add	x9, x9, #0x18c
  404530:	add	x10, x10, #0x292
  404534:	cmp	w8, #0x0
  404538:	adrp	x1, 405000 <warn@@Base+0x222c>
  40453c:	csel	x3, x10, x9, eq  // eq = none
  404540:	add	x1, x1, #0xb48
  404544:	mov	x4, x19
  404548:	bl	401410 <fprintf@plt>
  40454c:	mov	w0, #0x1                   	// #1
  404550:	bl	404474 <warn@@Base+0x16a0>
  404554:	stp	x29, x30, [sp, #-32]!
  404558:	cmp	x0, #0x0
  40455c:	str	x19, [sp, #16]
  404560:	csinc	x19, x0, xzr, ne  // ne = any
  404564:	mov	x0, x19
  404568:	mov	x29, sp
  40456c:	bl	401220 <malloc@plt>
  404570:	cbz	x0, 404580 <warn@@Base+0x17ac>
  404574:	ldr	x19, [sp, #16]
  404578:	ldp	x29, x30, [sp], #32
  40457c:	ret
  404580:	mov	x0, x19
  404584:	bl	4044d4 <warn@@Base+0x1700>
  404588:	stp	x29, x30, [sp, #-32]!
  40458c:	cmp	x0, #0x0
  404590:	cset	w8, eq  // eq = none
  404594:	cmp	x1, #0x0
  404598:	cset	w9, eq  // eq = none
  40459c:	orr	w8, w8, w9
  4045a0:	cmp	w8, #0x0
  4045a4:	stp	x20, x19, [sp, #16]
  4045a8:	csinc	x19, x1, xzr, eq  // eq = none
  4045ac:	csinc	x20, x0, xzr, eq  // eq = none
  4045b0:	mov	x0, x20
  4045b4:	mov	x1, x19
  4045b8:	mov	x29, sp
  4045bc:	bl	401260 <calloc@plt>
  4045c0:	cbz	x0, 4045d0 <warn@@Base+0x17fc>
  4045c4:	ldp	x20, x19, [sp, #16]
  4045c8:	ldp	x29, x30, [sp], #32
  4045cc:	ret
  4045d0:	mul	x0, x20, x19
  4045d4:	bl	4044d4 <warn@@Base+0x1700>
  4045d8:	stp	x29, x30, [sp, #-32]!
  4045dc:	cmp	x1, #0x0
  4045e0:	str	x19, [sp, #16]
  4045e4:	csinc	x19, x1, xzr, ne  // ne = any
  4045e8:	mov	x29, sp
  4045ec:	cbz	x0, 404608 <warn@@Base+0x1834>
  4045f0:	mov	x1, x19
  4045f4:	bl	401280 <realloc@plt>
  4045f8:	cbz	x0, 404614 <warn@@Base+0x1840>
  4045fc:	ldr	x19, [sp, #16]
  404600:	ldp	x29, x30, [sp], #32
  404604:	ret
  404608:	mov	x0, x19
  40460c:	bl	401220 <malloc@plt>
  404610:	cbnz	x0, 4045fc <warn@@Base+0x1828>
  404614:	mov	x0, x19
  404618:	bl	4044d4 <warn@@Base+0x1700>
  40461c:	stp	x29, x30, [sp, #-32]!
  404620:	stp	x20, x19, [sp, #16]
  404624:	mov	x29, sp
  404628:	mov	x19, x0
  40462c:	bl	401190 <strlen@plt>
  404630:	add	x20, x0, #0x1
  404634:	mov	x0, x20
  404638:	bl	404554 <warn@@Base+0x1780>
  40463c:	mov	x1, x19
  404640:	mov	x2, x20
  404644:	ldp	x20, x19, [sp, #16]
  404648:	ldp	x29, x30, [sp], #32
  40464c:	b	401160 <memcpy@plt>
  404650:	stp	x29, x30, [sp, #-64]!
  404654:	mov	x29, sp
  404658:	stp	x19, x20, [sp, #16]
  40465c:	adrp	x20, 415000 <warn@@Base+0x1222c>
  404660:	add	x20, x20, #0xde0
  404664:	stp	x21, x22, [sp, #32]
  404668:	adrp	x21, 415000 <warn@@Base+0x1222c>
  40466c:	add	x21, x21, #0xdd8
  404670:	sub	x20, x20, x21
  404674:	mov	w22, w0
  404678:	stp	x23, x24, [sp, #48]
  40467c:	mov	x23, x1
  404680:	mov	x24, x2
  404684:	bl	401120 <memcpy@plt-0x40>
  404688:	cmp	xzr, x20, asr #3
  40468c:	b.eq	4046b8 <warn@@Base+0x18e4>  // b.none
  404690:	asr	x20, x20, #3
  404694:	mov	x19, #0x0                   	// #0
  404698:	ldr	x3, [x21, x19, lsl #3]
  40469c:	mov	x2, x24
  4046a0:	add	x19, x19, #0x1
  4046a4:	mov	x1, x23
  4046a8:	mov	w0, w22
  4046ac:	blr	x3
  4046b0:	cmp	x20, x19
  4046b4:	b.ne	404698 <warn@@Base+0x18c4>  // b.any
  4046b8:	ldp	x19, x20, [sp, #16]
  4046bc:	ldp	x21, x22, [sp, #32]
  4046c0:	ldp	x23, x24, [sp, #48]
  4046c4:	ldp	x29, x30, [sp], #64
  4046c8:	ret
  4046cc:	nop
  4046d0:	ret
  4046d4:	nop
  4046d8:	mov	x2, x1
  4046dc:	mov	x1, x0
  4046e0:	mov	w0, #0x0                   	// #0
  4046e4:	b	401400 <__xstat@plt>
  4046e8:	mov	x2, x1
  4046ec:	mov	w1, w0
  4046f0:	mov	w0, #0x0                   	// #0
  4046f4:	b	4013a0 <__fxstat@plt>

Disassembly of section .fini:

00000000004046f8 <.fini>:
  4046f8:	stp	x29, x30, [sp, #-16]!
  4046fc:	mov	x29, sp
  404700:	ldp	x29, x30, [sp], #16
  404704:	ret
