;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Rx_2 */
Rx_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_2__0__MASK EQU 0x40
Rx_2__0__PC EQU CYREG_PRT1_PC6
Rx_2__0__PORT EQU 1
Rx_2__0__SHIFT EQU 6
Rx_2__AG EQU CYREG_PRT1_AG
Rx_2__AMUX EQU CYREG_PRT1_AMUX
Rx_2__BIE EQU CYREG_PRT1_BIE
Rx_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_2__BYP EQU CYREG_PRT1_BYP
Rx_2__CTL EQU CYREG_PRT1_CTL
Rx_2__DM0 EQU CYREG_PRT1_DM0
Rx_2__DM1 EQU CYREG_PRT1_DM1
Rx_2__DM2 EQU CYREG_PRT1_DM2
Rx_2__DR EQU CYREG_PRT1_DR
Rx_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_2__MASK EQU 0x40
Rx_2__PORT EQU 1
Rx_2__PRT EQU CYREG_PRT1_PRT
Rx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_2__PS EQU CYREG_PRT1_PS
Rx_2__SHIFT EQU 6
Rx_2__SLW EQU CYREG_PRT1_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_2 */
Tx_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Tx_2__0__MASK EQU 0x80
Tx_2__0__PC EQU CYREG_PRT1_PC7
Tx_2__0__PORT EQU 1
Tx_2__0__SHIFT EQU 7
Tx_2__AG EQU CYREG_PRT1_AG
Tx_2__AMUX EQU CYREG_PRT1_AMUX
Tx_2__BIE EQU CYREG_PRT1_BIE
Tx_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_2__BYP EQU CYREG_PRT1_BYP
Tx_2__CTL EQU CYREG_PRT1_CTL
Tx_2__DM0 EQU CYREG_PRT1_DM0
Tx_2__DM1 EQU CYREG_PRT1_DM1
Tx_2__DM2 EQU CYREG_PRT1_DM2
Tx_2__DR EQU CYREG_PRT1_DR
Tx_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_2__MASK EQU 0x80
Tx_2__PORT EQU 1
Tx_2__PRT EQU CYREG_PRT1_PRT
Tx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_2__PS EQU CYREG_PRT1_PS
Tx_2__SHIFT EQU 7
Tx_2__SLW EQU CYREG_PRT1_SLW

/* Comp_1 */
Comp_1_ctComp__CLK EQU CYREG_CMP3_CLK
Comp_1_ctComp__CMP_MASK EQU 0x08
Comp_1_ctComp__CMP_NUMBER EQU 3
Comp_1_ctComp__CR EQU CYREG_CMP3_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT3_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x08
Comp_1_ctComp__LUT__MSK_SHIFT EQU 3
Comp_1_ctComp__LUT__MX EQU CYREG_LUT3_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x08
Comp_1_ctComp__LUT__SR_SHIFT EQU 3
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x08
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x08
Comp_1_ctComp__SW0 EQU CYREG_CMP3_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP3_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP3_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP3_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP3_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP3_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP3_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x08
Comp_1_ctComp__WRK_SHIFT EQU 3

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* VDAC8_1 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

/* LEDDrive */
LEDDrive_Sync_ctrl_reg__0__MASK EQU 0x01
LEDDrive_Sync_ctrl_reg__0__POS EQU 0
LEDDrive_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
LEDDrive_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
LEDDrive_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
LEDDrive_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
LEDDrive_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
LEDDrive_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
LEDDrive_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
LEDDrive_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
LEDDrive_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
LEDDrive_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
LEDDrive_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
LEDDrive_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
LEDDrive_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
LEDDrive_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
LEDDrive_Sync_ctrl_reg__MASK EQU 0x01
LEDDrive_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
LEDDrive_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
LEDDrive_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

/* PIXY2UART */
PIXY2UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PIXY2UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PIXY2UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PIXY2UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PIXY2UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PIXY2UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PIXY2UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PIXY2UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PIXY2UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PIXY2UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PIXY2UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PIXY2UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PIXY2UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
PIXY2UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PIXY2UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PIXY2UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PIXY2UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PIXY2UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PIXY2UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PIXY2UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
PIXY2UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PIXY2UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PIXY2UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PIXY2UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
PIXY2UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
PIXY2UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
PIXY2UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PIXY2UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PIXY2UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PIXY2UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PIXY2UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PIXY2UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PIXY2UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PIXY2UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PIXY2UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
PIXY2UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
PIXY2UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PIXY2UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
PIXY2UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
PIXY2UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PIXY2UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PIXY2UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
PIXY2UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
PIXY2UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PIXY2UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PIXY2UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PIXY2UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PIXY2UART_BUART_sRX_RxSts__3__MASK EQU 0x08
PIXY2UART_BUART_sRX_RxSts__3__POS EQU 3
PIXY2UART_BUART_sRX_RxSts__4__MASK EQU 0x10
PIXY2UART_BUART_sRX_RxSts__4__POS EQU 4
PIXY2UART_BUART_sRX_RxSts__5__MASK EQU 0x20
PIXY2UART_BUART_sRX_RxSts__5__POS EQU 5
PIXY2UART_BUART_sRX_RxSts__MASK EQU 0x38
PIXY2UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
PIXY2UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PIXY2UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PIXY2UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PIXY2UART_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PIXY2UART_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PIXY2UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
PIXY2UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
PIXY2UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PIXY2UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PIXY2UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PIXY2UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PIXY2UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PIXY2UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PIXY2UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PIXY2UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PIXY2UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
PIXY2UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
PIXY2UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PIXY2UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
PIXY2UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
PIXY2UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PIXY2UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PIXY2UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
PIXY2UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
PIXY2UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PIXY2UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PIXY2UART_BUART_sTX_TxSts__0__MASK EQU 0x01
PIXY2UART_BUART_sTX_TxSts__0__POS EQU 0
PIXY2UART_BUART_sTX_TxSts__1__MASK EQU 0x02
PIXY2UART_BUART_sTX_TxSts__1__POS EQU 1
PIXY2UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PIXY2UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
PIXY2UART_BUART_sTX_TxSts__2__MASK EQU 0x04
PIXY2UART_BUART_sTX_TxSts__2__POS EQU 2
PIXY2UART_BUART_sTX_TxSts__3__MASK EQU 0x08
PIXY2UART_BUART_sTX_TxSts__3__POS EQU 3
PIXY2UART_BUART_sTX_TxSts__MASK EQU 0x0F
PIXY2UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
PIXY2UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PIXY2UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PIXY2UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PIXY2UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
PIXY2UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
PIXY2UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
PIXY2UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PIXY2UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PIXY2UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PIXY2UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
PIXY2UART_IntClock__INDEX EQU 0x01
PIXY2UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PIXY2UART_IntClock__PM_ACT_MSK EQU 0x02
PIXY2UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PIXY2UART_IntClock__PM_STBY_MSK EQU 0x02

/* UARTReset */
UARTReset_Sync_ctrl_reg__0__MASK EQU 0x01
UARTReset_Sync_ctrl_reg__0__POS EQU 0
UARTReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UARTReset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UARTReset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UARTReset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
UARTReset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UARTReset_Sync_ctrl_reg__MASK EQU 0x01
UARTReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UARTReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UARTReset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

/* ByteCounter */
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
ByteCounter_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
ByteCounter_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
ByteCounter_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
ByteCounter_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
ByteCounter_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
ByteCounter_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
ByteCounter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ByteCounter_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
ByteCounter_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
ByteCounter_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
ByteCounter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
ByteCounter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
ByteCounter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
ByteCounter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
ByteCounter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
ByteCounter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
ByteCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
ByteCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
ByteCounter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
ByteCounter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
ByteCounter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
ByteCounter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
ByteCounter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
ByteCounter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
ByteCounter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
ByteCounter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
ByteCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
ByteCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST

/* PIXY2Packet */
PIXY2Packet__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PIXY2Packet__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PIXY2Packet__INTC_MASK EQU 0x04
PIXY2Packet__INTC_NUMBER EQU 2
PIXY2Packet__INTC_PRIOR_NUM EQU 7
PIXY2Packet__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
PIXY2Packet__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PIXY2Packet__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ByteReceived */
ByteReceived__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ByteReceived__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ByteReceived__INTC_MASK EQU 0x01
ByteReceived__INTC_NUMBER EQU 0
ByteReceived__INTC_PRIOR_NUM EQU 7
ByteReceived__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ByteReceived__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ByteReceived__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LabVIEW_UART */
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
LabVIEW_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
LabVIEW_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
LabVIEW_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
LabVIEW_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
LabVIEW_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
LabVIEW_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
LabVIEW_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
LabVIEW_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
LabVIEW_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
LabVIEW_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
LabVIEW_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
LabVIEW_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
LabVIEW_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
LabVIEW_UART_BUART_sRX_RxSts__3__POS EQU 3
LabVIEW_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
LabVIEW_UART_BUART_sRX_RxSts__4__POS EQU 4
LabVIEW_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
LabVIEW_UART_BUART_sRX_RxSts__5__POS EQU 5
LabVIEW_UART_BUART_sRX_RxSts__MASK EQU 0x38
LabVIEW_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
LabVIEW_UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
LabVIEW_UART_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
LabVIEW_UART_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
LabVIEW_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
LabVIEW_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
LabVIEW_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
LabVIEW_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
LabVIEW_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
LabVIEW_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
LabVIEW_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
LabVIEW_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
LabVIEW_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
LabVIEW_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
LabVIEW_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
LabVIEW_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LabVIEW_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LabVIEW_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
LabVIEW_UART_BUART_sTX_TxSts__0__POS EQU 0
LabVIEW_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
LabVIEW_UART_BUART_sTX_TxSts__1__POS EQU 1
LabVIEW_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
LabVIEW_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
LabVIEW_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
LabVIEW_UART_BUART_sTX_TxSts__2__POS EQU 2
LabVIEW_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
LabVIEW_UART_BUART_sTX_TxSts__3__POS EQU 3
LabVIEW_UART_BUART_sTX_TxSts__MASK EQU 0x0F
LabVIEW_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
LabVIEW_UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LabVIEW_UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LabVIEW_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
LabVIEW_UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
LabVIEW_UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
LabVIEW_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
LabVIEW_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
LabVIEW_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
LabVIEW_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
LabVIEW_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LabVIEW_UART_IntClock__INDEX EQU 0x02
LabVIEW_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LabVIEW_UART_IntClock__PM_ACT_MSK EQU 0x04
LabVIEW_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LabVIEW_UART_IntClock__PM_STBY_MSK EQU 0x04

/* PIXY2Received */
PIXY2Received__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PIXY2Received__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PIXY2Received__INTC_MASK EQU 0x08
PIXY2Received__INTC_NUMBER EQU 3
PIXY2Received__INTC_PRIOR_NUM EQU 7
PIXY2Received__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
PIXY2Received__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PIXY2Received__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ByteCountReset */
ByteCountReset_Sync_ctrl_reg__0__MASK EQU 0x01
ByteCountReset_Sync_ctrl_reg__0__POS EQU 0
ByteCountReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
ByteCountReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
ByteCountReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
ByteCountReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
ByteCountReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
ByteCountReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
ByteCountReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
ByteCountReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
ByteCountReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
ByteCountReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
ByteCountReset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
ByteCountReset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
ByteCountReset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
ByteCountReset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
ByteCountReset_Sync_ctrl_reg__MASK EQU 0x01
ByteCountReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
ByteCountReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
ByteCountReset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* PIXY2UARTReset */
PIXY2UARTReset_Sync_ctrl_reg__0__MASK EQU 0x01
PIXY2UARTReset_Sync_ctrl_reg__0__POS EQU 0
PIXY2UARTReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PIXY2UARTReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PIXY2UARTReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PIXY2UARTReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PIXY2UARTReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PIXY2UARTReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PIXY2UARTReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PIXY2UARTReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PIXY2UARTReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PIXY2UARTReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PIXY2UARTReset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PIXY2UARTReset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PIXY2UARTReset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PIXY2UARTReset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PIXY2UARTReset_Sync_ctrl_reg__MASK EQU 0x01
PIXY2UARTReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PIXY2UARTReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PIXY2UARTReset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* PIXYCountReset */
PIXYCountReset_Sync_ctrl_reg__0__MASK EQU 0x01
PIXYCountReset_Sync_ctrl_reg__0__POS EQU 0
PIXYCountReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PIXYCountReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PIXYCountReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PIXYCountReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PIXYCountReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PIXYCountReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PIXYCountReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PIXYCountReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PIXYCountReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PIXYCountReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PIXYCountReset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PIXYCountReset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PIXYCountReset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PIXYCountReset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PIXYCountReset_Sync_ctrl_reg__MASK EQU 0x01
PIXYCountReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PIXYCountReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PIXYCountReset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

/* CommandReceived */
CommandReceived__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CommandReceived__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CommandReceived__INTC_MASK EQU 0x02
CommandReceived__INTC_NUMBER EQU 1
CommandReceived__INTC_PRIOR_NUM EQU 7
CommandReceived__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
CommandReceived__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CommandReceived__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PIXY2PacketCount */
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PIXY2PacketCount_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PIXY2PacketCount_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
PIXY2PacketCount_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
