// Seed: 2728244482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input uwire id_2,
    input tri id_3,
    output wire id_4,
    output tri0 id_5,
    output wand id_6,
    input supply1 id_7,
    output supply1 id_8,
    input tri1 id_9,
    inout tri id_10,
    input supply0 id_11,
    output wor id_12
);
  logic [1 : -1] id_14;
  ;
  supply1 id_15;
  assign id_4 = id_3;
  or primCall (id_4, id_15, id_3, id_10, id_7, id_2, id_11);
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_14,
      id_15,
      id_14
  );
  assign id_15 = -1'b0;
endmodule
