# Implementation of D-Flip Flop Using 28nm CMOS Technology
The D flip flop is designed using 28nm CMOS technology by using Synopsys Custom Compiler


# Table of Content 
- ABSTRACT 
- INTRODUCTION
- TOOLS USED
- D FLIP FLOP CIRCUIT DESIGN
- CMOS NAND GATE
- CMOS INVERTER
- CMOS D FLIP FLOP
- STIMULATION 
- NETLIST
- ACKNOWLEDGEMENT 
- REFERENCE 


## ABSTRACT
