<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln41_fu_4042_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:41" VARIABLE="icmp_ln41" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_4061_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_4204_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_1" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_2_fu_4261_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_2" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_3_fu_4350_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_3" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_4_fu_4385_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_4" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_5_fu_4467_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_5" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_6_fu_4519_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_6" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_7_fu_4609_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_7" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_8_fu_4654_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_8" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_9_fu_4754_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_9" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_10_fu_4804_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_10" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_11_fu_4904_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_11" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_12_fu_4954_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_12" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_13_fu_5070_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_13" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_14_fu_5128_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_14" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_15_fu_5308_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_15" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_16_fu_5416_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_16" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_17_fu_5466_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_17" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_18_fu_5566_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_18" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_19_fu_5616_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_19" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_20_fu_5716_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_20" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_21_fu_5766_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_21" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_22_fu_5866_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_22" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_23_fu_5896_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_23" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_24_fu_5960_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_24" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_25_fu_5998_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_25" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_26_fu_6074_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_26" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_27_fu_6112_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_27" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_28_fu_6188_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_28" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_29_fu_6231_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_29" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_30_fu_6351_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_30" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_31_fu_6430_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_31" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_32_fu_6465_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_32" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_33_fu_6525_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_33" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_34_fu_6555_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_34" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_35_fu_6615_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_35" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_36_fu_6645_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_36" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_37_fu_6705_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_37" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_38_fu_6735_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_38" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_39_fu_6795_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_39" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_40_fu_6825_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_40" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_41_fu_6885_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_41" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_42_fu_6915_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_42" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_43_fu_6975_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_43" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_44_fu_7005_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_44" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_45_fu_7101_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_45" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_46_fu_7161_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_46" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_47_fu_7191_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_47" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_48_fu_7260_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_48" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_49_fu_7298_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_49" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_50_fu_7374_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_50" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_51_fu_7412_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_51" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_52_fu_7488_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_52" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_53_fu_7526_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_53" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_54_fu_7602_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_54" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_4072_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:50" VARIABLE="add_ln50" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_fu_4107_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:43" VARIABLE="sub_ln43" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_4395_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_4406_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_1" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_2_fu_4291_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_2" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_3_fu_4302_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_3" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_4_fu_4215_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_4" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_5_fu_4226_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_5" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_6_fu_4118_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_6" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_7_fu_4130_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_7" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_8_fu_4620_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_8" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_9_fu_4664_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_9" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_10_fu_4674_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_10" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_11_fu_4704_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_11" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_12_fu_4714_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_12" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_13_fu_4764_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_13" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_14_fu_4774_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_14" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_15_fu_4814_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_15" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_16_fu_4824_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_16" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_17_fu_4854_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_17" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_18_fu_4864_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_18" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_19_fu_4914_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_19" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_20_fu_4924_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_20" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_21_fu_4968_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_21" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_22_fu_4978_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_22" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_23_fu_5012_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_23" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_24_fu_5022_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_24" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_25_fu_5084_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_25" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_26_fu_5094_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_26" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_27_fu_5142_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_27" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_28_fu_5152_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_28" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_29_fu_5186_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_29" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_30_fu_5196_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_30" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_31_fu_5262_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_31" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_32_fu_5272_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_32" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_33_fu_5318_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_33" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_34_fu_5328_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_34" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_35_fu_5362_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_35" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_36_fu_5372_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_36" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_37_fu_5426_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_37" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_38_fu_5436_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_38" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_39_fu_5476_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_39" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_40_fu_5486_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_40" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_41_fu_5516_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_41" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_42_fu_5526_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_42" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_43_fu_5576_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_43" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_44_fu_5586_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_44" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_45_fu_5626_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_45" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_46_fu_5636_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_46" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_47_fu_5666_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_47" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_48_fu_5676_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_48" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_49_fu_5726_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_49" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_50_fu_5736_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_50" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_51_fu_5776_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_51" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_52_fu_5786_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_52" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_53_fu_5816_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_53" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_54_fu_5826_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47" VARIABLE="add_ln47_54" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_10_fu_4141_p2" SOURCE="" VARIABLE="empty_10" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_55_fu_4151_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_55" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_56_fu_4165_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_56" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_57_fu_4271_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_57" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_58_fu_4316_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_58" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_59_fu_4417_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_59" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_60_fu_4437_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_60" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_61_fu_4533_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_61" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_62_fu_4571_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_62" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_63_fu_4684_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_63" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_64_fu_4724_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_64" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_65_fu_4834_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_65" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_66_fu_4874_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_66" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_67_fu_4988_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_67" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_68_fu_5032_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_68" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_69_fu_5162_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_69" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_70_fu_5341_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_70" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_71_fu_5382_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_71" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_72_fu_5496_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_72" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_73_fu_5536_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_73" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_74_fu_5646_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_74" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_75_fu_5686_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_75" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_76_fu_5796_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_76" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_77_fu_5836_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_77" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_78_fu_5906_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_78" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_79_fu_5926_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_79" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_80_fu_6012_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_80" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_81_fu_6036_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_81" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_82_fu_6126_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_82" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_83_fu_6150_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_83" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_84_fu_6245_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_84" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_85_fu_6365_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_85" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_86_fu_6392_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_86" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_87_fu_6475_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_87" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_88_fu_6495_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_88" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_89_fu_6565_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_89" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_90_fu_6585_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_90" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_91_fu_6655_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_91" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_92_fu_6675_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_92" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_93_fu_6745_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_93" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_94_fu_6765_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_94" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_95_fu_6835_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_95" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_96_fu_6855_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_96" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_97_fu_6925_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_97" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_98_fu_6945_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_98" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_99_fu_7015_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_99" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_100_fu_7111_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_100" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_101_fu_7131_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_101" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_102_fu_7201_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_102" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_103_fu_7221_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_103" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_104_fu_7312_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_104" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_105_fu_7336_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_105" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_106_fu_7426_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_106" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_107_fu_7450_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_107" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_108_fu_7540_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_108" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_109_fu_7564_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_109" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next50_fu_4176_p2" SOURCE="" VARIABLE="indvars_iv_next50" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_110_fu_4185_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_110" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_111_fu_4240_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_111" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_112_fu_4327_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_112" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_113_fu_4364_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_113" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_114_fu_4447_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_114" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_115_fu_4499_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_115" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_116_fu_4582_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_116" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_117_fu_4633_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_117" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_118_fu_4734_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_118" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_119_fu_4784_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_119" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_120_fu_4884_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_120" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_121_fu_4934_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_121" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_122_fu_5046_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_122" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_123_fu_5104_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_123" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_124_fu_5222_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_124" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_125_fu_5395_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_125" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_126_fu_5446_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_126" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_127_fu_5546_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_127" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_128_fu_5596_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_128" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_129_fu_5696_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_129" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_130_fu_5746_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_130" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_131_fu_5846_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_131" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_132_fu_5876_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_132" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_133_fu_5940_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_133" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_134_fu_5974_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_134" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_135_fu_6050_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_135" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_136_fu_6088_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_136" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_137_fu_6164_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_137" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_138_fu_6202_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_138" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_139_fu_6285_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_139" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_140_fu_6403_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_140" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_141_fu_6444_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_141" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_142_fu_6505_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_142" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_143_fu_6535_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_143" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_144_fu_6595_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_144" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_145_fu_6625_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_145" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_146_fu_6685_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_146" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_147_fu_6715_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_147" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_148_fu_6775_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_148" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_149_fu_6805_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_149" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_150_fu_6865_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_150" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_151_fu_6895_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_151" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_152_fu_6955_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_152" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_153_fu_6985_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_153" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_154_fu_7047_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_154" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_155_fu_7141_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_155" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_156_fu_7171_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_156" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_157_fu_7235_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_157" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_158_fu_7274_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_158" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_159_fu_7350_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_159" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_160_fu_7388_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_160" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_161_fu_7464_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_161" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_162_fu_7502_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_162" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_163_fu_7578_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_163" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_164_fu_7616_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48" VARIABLE="add_ln48_164" MODULE="adi_Pipeline_VITIS_LOOP_41_2" LOOP="VITIS_LOOP_41_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln59_fu_3947_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:59" VARIABLE="icmp_ln59" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln60_fu_3973_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:60" VARIABLE="sub_ln60" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_3985_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:68" VARIABLE="add_ln68" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_5400_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_5410_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_1" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_2_fu_5360_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_2" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_3_fu_5370_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_3" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_4_fu_5310_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_4" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_5_fu_5320_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_5" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_6_fu_5270_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_6" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_7_fu_5280_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_7" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_8_fu_5230_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_8" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_9_fu_5240_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_9" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_10_fu_5180_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_10" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_11_fu_5190_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_11" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_12_fu_5140_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_12" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_13_fu_5150_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_13" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_14_fu_5100_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_14" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_15_fu_5110_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_15" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_16_fu_5050_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_16" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_17_fu_5060_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_17" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_18_fu_5010_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_18" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_19_fu_5020_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_19" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_20_fu_4970_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_20" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_21_fu_4980_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_21" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_22_fu_4920_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_22" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_23_fu_4930_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_23" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_24_fu_4880_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_24" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_25_fu_4890_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_25" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_26_fu_4840_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_26" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_27_fu_4850_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_27" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_28_fu_4790_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_28" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_29_fu_4800_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_29" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_30_fu_4750_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_30" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_31_fu_4760_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_31" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_32_fu_4710_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_32" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_33_fu_4720_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_33" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_34_fu_4660_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_34" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_35_fu_4670_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_35" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_36_fu_4620_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_36" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_37_fu_4630_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_37" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_38_fu_4580_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_38" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_39_fu_4590_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_39" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_40_fu_4530_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_40" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_41_fu_4540_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_41" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_42_fu_4490_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_42" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_43_fu_4500_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_43" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_44_fu_4450_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_44" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_45_fu_4460_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_45" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_46_fu_4410_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_46" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_47_fu_3996_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_47" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_48_fu_4007_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_48" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_49_fu_4129_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_49" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_50_fu_4139_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_50" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_51_fu_4209_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_51" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_52_fu_4219_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_52" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_53_fu_4289_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_53" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_54_fu_4229_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:72" VARIABLE="add_ln72_54" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_9_fu_4029_p2" SOURCE="" VARIABLE="empty_9" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln66_fu_4055_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="sub_ln66" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_4259_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_4300_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_1" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_2_fu_4340_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_2" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_3_fu_4370_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_3" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_4_fu_4420_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_4" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_5_fu_4470_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_5" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_6_fu_4550_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_6" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_7_fu_4600_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_7" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_8_fu_4680_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_8" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_9_fu_4730_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_9" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_10_fu_4810_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_10" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_11_fu_4860_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_11" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_12_fu_4940_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_12" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_13_fu_4990_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_13" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_14_fu_5070_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_14" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_15_fu_5120_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_15" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_16_fu_5200_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_16" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_17_fu_5250_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_17" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_18_fu_5330_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_18" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_19_fu_5380_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_19" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_20_fu_5440_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_20" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_21_fu_5470_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_21" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_22_fu_5510_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_22" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_23_fu_5540_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_23" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_24_fu_5580_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_24" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_25_fu_5610_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_25" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_26_fu_5650_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_26" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_27_fu_5685_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_27" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_28_fu_5725_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_28" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_29_fu_5755_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_29" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_30_fu_5795_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_30" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_31_fu_5825_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_31" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_32_fu_5865_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_32" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_33_fu_5895_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_33" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_34_fu_5935_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_34" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_35_fu_5965_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_35" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_36_fu_6005_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_36" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_37_fu_6035_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_37" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_38_fu_6075_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_38" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_39_fu_6105_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_39" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_40_fu_6145_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_40" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_41_fu_6175_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_41" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_42_fu_6215_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_42" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_43_fu_6245_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_43" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_44_fu_6285_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_44" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_45_fu_6315_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_45" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_46_fu_6355_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_46" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_47_fu_6385_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_47" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_48_fu_6430_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_48" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_49_fu_6460_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_49" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_50_fu_6500_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_50" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_51_fu_6530_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_51" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_52_fu_6570_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_52" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_53_fu_6600_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_53" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_54_fu_6640_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_54" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next64_fu_4082_p2" SOURCE="" VARIABLE="indvars_iv_next64" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln66_1_fu_4107_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="sub_ln66_1" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_55_fu_4269_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_55" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_56_fu_4320_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_56" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_57_fu_4350_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_57" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_58_fu_4390_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_58" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_59_fu_4430_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_59" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_60_fu_4510_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_60" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_61_fu_4560_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_61" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_62_fu_4640_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_62" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_63_fu_4690_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_63" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_64_fu_4770_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_64" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_65_fu_4820_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_65" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_66_fu_4900_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_66" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_67_fu_4950_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_67" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_68_fu_5030_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_68" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_69_fu_5080_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_69" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_70_fu_5160_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_70" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_71_fu_5210_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_71" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_72_fu_5290_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_72" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_73_fu_5340_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_73" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_74_fu_5420_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_74" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_75_fu_5450_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_75" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_76_fu_5490_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_76" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_77_fu_5520_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_77" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_78_fu_5560_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_78" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_79_fu_5590_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_79" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_80_fu_5630_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_80" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_81_fu_5660_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_81" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_82_fu_5705_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_82" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_83_fu_5735_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_83" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_84_fu_5775_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_84" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_85_fu_5805_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_85" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_86_fu_5845_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_86" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_87_fu_5875_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_87" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_88_fu_5915_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_88" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_89_fu_5945_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_89" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_90_fu_5985_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_90" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_91_fu_6015_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_91" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_92_fu_6055_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_92" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_93_fu_6085_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_93" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_94_fu_6125_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_94" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_95_fu_6155_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_95" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_96_fu_6195_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_96" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_97_fu_6225_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_97" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_98_fu_6265_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_98" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_99_fu_6295_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_99" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_100_fu_6335_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_100" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_101_fu_6365_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_101" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_102_fu_6405_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_102" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_103_fu_6440_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_103" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_104_fu_6480_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_104" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_105_fu_6510_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_105" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_106_fu_6550_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_106" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_107_fu_6580_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_107" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_108_fu_6620_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_108" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_109_fu_6650_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:66" VARIABLE="add_ln66_109" MODULE="adi_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_84_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:36" VARIABLE="icmp_ln36" MODULE="adi" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="t_3_fu_90_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:36" VARIABLE="t_3" MODULE="adi" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
