Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Oct 28 12:46:09 2021
| Host         : FishelHPLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_control_sets_placed.rpt
| Design       : wrapper
| Device       : xc7z007s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+---------------------------+------------------+----------------+--------------+
|       Clock Signal       | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------+---------------------------+------------------+----------------+--------------+
|  clk_div/clk_div_reg_n_0 |               |                           |                1 |              1 |         1.00 |
|  counter2/tc_reg_0       |               |                           |                1 |              4 |         4.00 |
|  clk_div/CLK             |               |                           |                1 |              5 |         5.00 |
|  counter0/CLK            |               |                           |                2 |              5 |         2.50 |
|  counter1/CLK            |               |                           |                1 |              5 |         5.00 |
|  clk_div/clk_div_reg_n_0 |               | clk_div/count2[0]_i_1_n_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG           |               | clk_div/clear             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG           |               |                           |                6 |             19 |         3.17 |
+--------------------------+---------------+---------------------------+------------------+----------------+--------------+


