{
  "design_name": "radix2_div",
  "trial_num": 7,
  "created_at": "2026-02-03T16:22:56.136927",
  "total_layers": 3,
  "layer_outputs": {
    "0": [
      {
        "code": "module radix2_div (\n    clk,\n    rst,\n    sign,\n    dividend,\n    divisor,\n    opn_valid,\n    res_valid,\n    result\n);\n    input clk, rst, sign, opn_valid;\n    input [7:0] dividend, divisor;\n    output reg res_valid;\n    output reg [15:0] result;\n\n    reg [7:0] SR, NEG_DIVISOR;\n    reg [2:0] cnt, start_cnt;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            SR <= 8'b0;\n            NEG_DIVISOR <= 8'b0;\n            cnt <= 3'b0;\n            start_cnt <= 3'b0;\n            res_valid <= 1'b0;\n        end else begin\n            if (opn_valid && !res_valid) begin\n                SR <= (sign ? {dividend[7], dividend} : dividend) << 1;\n                NEG_DIVISOR <= (sign ? {~divisor, 1'b1} : ~divisor + 1);\n                cnt <= 3'b001;\n                start_cnt <= 3'b001;\n                res_valid <= 1'b0;\n            end else if (start_cnt) begin\n                if (cnt == 8'b1000) begin\n                    result[15:8] <= SR[15:8];\n                    result[7:0] <= SR[7:0];\n                    cnt <= 3'b0;\n                    start_cnt <= 3'b0;\n                    res_valid <= 1'b1;\n                end else begin\n                    SR <= ({SR[15], ~SR[15]} << 1) | (SR[15] ^ NEG_DIVISOR);\n                    cnt <= cnt + 1;\n                end\n            end\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6399999999999999,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:23:22.441314",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:23:04.550655"
        }
      },
      {
        "code": "module radix2_div (\n    input wire clk,\n    input wire rst,\n    input wire sign,\n    input wire [7:0] dividend,\n    input wire [7:0] divisor,\n    input wire opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\n    wire signed [7:0] abs_dividend = sign ? -dividend : dividend;\n    wire signed [7:0] abs_divisor = sign ? -divisor : divisor;\n    reg signed [15:0] SR;\n    reg [2:0] cnt;\n    reg start_cnt;\n    reg signed [8:0] NEG_DIVISOR;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            res_valid <= 0;\n            result <= 0;\n            SR <= {16{4'b0}};\n            cnt <= 3'b000;\n            start_cnt <= 1'b0;\n            NEG_DIVISOR <= {9{4'b0}};\n        end else begin\n            if (opn_valid && !res_valid) begin\n                SR <= {abs_dividend, 1'b0};\n                start_cnt <= 1'b1;\n                NEG_DIVISOR <= -abs_divisor;\n                res_valid <= 1'b0;\n            end else if (start_cnt) begin\n                if (cnt == 3'b100) begin\n                    cnt <= 3'b000;\n                    start_cnt <= 1'b0;\n                    result[15:8] <= SR[15:8];\n                    result[7:0] <= SR[7:0];\n                end else begin\n                    cnt <= cnt + 1;\n                    if (SR[15:8] >= NEG_DIVISOR) begin\n                        SR <= {SR[7:0], 1'b0};\n                        SR[15:9] <= SR[15:9] - NEG_DIVISOR[7:0];\n                    end else begin\n                        SR <= {SR[7:0], 1'b1};\n                    end\n                end\n            end\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6399999999999999,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:23:22.441316",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:23:14.096000"
        }
      },
      {
        "code": "module radix2_div (\n    input clk,\n    input rst,\n    input sign,\n    input [7:0] dividend,\n    input [7:0] divisor,\n    input opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\nreg [7:0] abs_dividend;\nreg [7:0] abs_divisor;\nreg [7:0] SR;\nreg [3:0] cnt;\nreg start_cnt;\nwire [8:0] sub_result;\nwire carry_out;\n\nassign sub_result = SR[7:0] - abs_divisor;\nassign carry_out = (SR[7:0] < abs_divisor);\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        res_valid <= 0;\n        result <= 0;\n        cnt <= 0;\n        start_cnt <= 0;\n        SR <= 0;\n    end else begin\n        if (opn_valid && !res_valid) begin\n            abs_dividend <= sign ? -dividend : dividend;\n            abs_divisor <= sign ? -divisor : divisor;\n            SR <= {abs_dividend, 1'b0};\n            cnt <= 1;\n            start_cnt <= 1;\n        end else if (start_cnt && cnt < 8) begin\n            if (carry_out) begin\n                SR[7:0] <= {SR[6:0], 1'b0};\n                SR[15:8] <= SR[15:8] - abs_divisor;\n            end else begin\n                SR[7:0] <= {SR[6:0], 1'b1};\n            end\n            cnt <= cnt + 1;\n        end else if (cnt == 8) begin\n            start_cnt <= 0;\n            res_valid <= 1;\n            result <= SR;\n        end\n    end\nend\n\nassign res_valid = (res_valid && opn_valid);\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:23:22.441317",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:23:22.441301"
        }
      }
    ],
    "1": [
      {
        "code": "module radix2_div (\n    input clk,\n    input rst,\n    input sign,\n    input [7:0] dividend,\n    input [7:0] divisor,\n    input opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\nreg [7:0] abs_dividend;\nreg [7:0] abs_divisor;\nreg [7:0] SR;\nreg [3:0] cnt;\nreg start_cnt;\nwire [8:0] sub_result;\nwire carry_out;\n\nassign sub_result = SR[7:0] - abs_divisor;\nassign carry_out = (SR[7:0] < abs_divisor);\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        res_valid <= 0;\n        result <= 0;\n        cnt <= 0;\n        start_cnt <= 0;\n        SR <= 0;\n    end else begin\n        if (opn_valid && !res_valid) begin\n            abs_dividend <= sign ? -dividend : dividend;\n            abs_divisor <= sign ? -divisor : divisor;\n            SR <= {abs_dividend, 1'b0};\n            cnt <= 1;\n            start_cnt <= 1;\n        end else if (start_cnt && cnt < 8) begin\n            if (carry_out) begin\n                SR[7:0] <= {SR[6:0], 1'b0};\n                SR[15:8] <= SR[15:8] - abs_divisor;\n            end else begin\n                SR[7:0] <= {SR[6:0], 1'b1};\n            end\n            cnt <= cnt + 1;\n        end else if (cnt == 8) begin\n            start_cnt <= 0;\n            res_valid <= 1;\n            result <= SR;\n        end\n    end\nend\n\nassign res_valid = (res_valid && opn_valid);\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:23:52.745841",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6399999999999999,
            0.6399999999999999,
            0.6
          ],
          "generation_time": "2026-02-03T16:23:32.203812"
        }
      },
      {
        "code": "module radix2_div (\n    input clk,\n    input rst,\n    input sign,\n    input [7:0] dividend,\n    input [7:0] divisor,\n    input opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\n    wire signed [8:0] abs_dividend = sign ? {1'b0, -dividend} : dividend;\n    wire signed [8:0] abs_divisor = sign ? {1'b0, -divisor} : divisor;\n    reg signed [15:0] SR;\n    reg [2:0] cnt;\n    reg start_cnt;\n    reg [8:0] sub_result;\n    reg carry_out;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            res_valid <= 0;\n            result <= 0;\n            SR <= {16{4'b0}};\n            cnt <= 3'b000;\n            start_cnt <= 1'b0;\n        end else begin\n            if (opn_valid && !res_valid) begin\n                SR <= {abs_dividend, 1'b0};\n                start_cnt <= 1'b1;\n            end else if (start_cnt) begin\n                if (cnt == 3'b100) begin\n                    cnt <= 3'b000;\n                    start_cnt <= 1'b0;\n                    result[15:8] <= SR[15:8];\n                    result[7:0] <= SR[7:0];\n                end else begin\n                    sub_result = SR[7:0] - abs_divisor;\n                    carry_out = (SR[7:0] < abs_divisor);\n                    if (carry_out) begin\n                        SR <= {SR[7:0], 1'b0};\n                        SR[15:8] <= SR[15:8] + abs_divisor;\n                    end else begin\n                        SR <= {SR[7:0], 1'b1};\n                        SR[15:8] <= SR[15:8] - abs_divisor;\n                    end\n                    cnt <= cnt + 1;\n                end\n            end\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6399999999999999,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:23:52.745844",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6399999999999999,
            0.6399999999999999,
            0.6
          ],
          "generation_time": "2026-02-03T16:23:42.282316"
        }
      },
      {
        "code": "module radix2_div (\n    clk,\n    rst,\n    sign,\n    dividend,\n    divisor,\n    opn_valid,\n    res_valid,\n    result\n);\n    input clk, rst, sign, opn_valid;\n    input [7:0] dividend, divisor;\n    output reg res_valid;\n    output reg [15:0] result;\n\n    reg [7:0] SR, NEG_DIVISOR;\n    reg [3:0] cnt;\n    reg start_cnt;\n    wire signed [8:0] sub_result;\n    wire carry_out;\n\n    assign sub_result = SR[7:0] - abs_divisor;\n    assign carry_out = (SR[7:0] < abs_divisor);\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            res_valid <= 0;\n            result <= 0;\n            cnt <= 4'b0;\n            start_cnt <= 1'b0;\n            SR <= 8'b0;\n        end else begin\n            if (opn_valid && !res_valid) begin\n                SR <= (sign ? {dividend[7], dividend} : dividend) << 1;\n                NEG_DIVISOR <= (sign ? {~divisor, 1'b1} : ~divisor + 1);\n                cnt <= 4'b0001;\n                start_cnt <= 1'b0;\n            end else if (start_cnt && cnt < 8) begin\n                if (carry_out) begin\n                    SR[7:0] <= {SR[6:0], 1'b0};\n                    SR[15:8] <= SR[15:8] - abs_divisor;\n                end else begin\n                    SR[7:0] <= {SR[6:0], 1'b1};\n                    SR[15:8] <= SR[15:8] - abs_divisor;\n                end\n                cnt <= cnt + 4'b0001;\n            end else if (cnt == 8) begin\n                start_cnt <= 1'b0;\n                res_valid <= 1;\n                result[15:8] <= SR[15:8];\n                result[7:0] <= SR[7:0];\n            end\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:23:52.745846",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6399999999999999,
            0.6399999999999999,
            0.6
          ],
          "generation_time": "2026-02-03T16:23:52.745829"
        }
      }
    ],
    "2": [
      {
        "code": "module radix2_div (\n    input clk,\n    input rst,\n    input sign,\n    input [7:0] dividend,\n    input [7:0] divisor,\n    input opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\n    wire signed [8:0] abs_dividend = sign ? {1'b0, -dividend} : dividend;\n    wire signed [8:0] abs_divisor = sign ? {1'b0, -divisor} : divisor;\n    reg signed [15:0] SR;\n    reg [2:0] cnt;\n    reg start_cnt;\n    reg [8:0] sub_result;\n    reg carry_out;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            res_valid <= 0;\n            result <= 0;\n            SR <= {16{4'b0}};\n            cnt <= 3'b000;\n            start_cnt <= 1'b0;\n        end else begin\n            if (opn_valid && !res_valid) begin\n                SR <= {abs_dividend, 1'b0};\n                start_cnt <= 1'b1;\n            end else if (start_cnt) begin\n                if (cnt == 3'b100) begin\n                    cnt <= 3'b000;\n                    start_cnt <= 1'b0;\n                    result[15:8] <= SR[15:8];\n                    result[7:0] <= SR[7:0];\n                end else begin\n                    sub_result = SR[7:0] - abs_divisor;\n                    carry_out = (SR[7:0] < abs_divisor);\n                    if (carry_out) begin\n                        SR <= {SR[7:0], 1'b0};\n                        SR[15:8] <= SR[15:8] + abs_divisor;\n                    end else begin\n                        SR <= {SR[7:0], 1'b1};\n                        SR[15:8] <= SR[15:8] - abs_divisor;\n                    end\n                    cnt <= cnt + 1;\n                end\n            end\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6399999999999999,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:24:23.416401",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6399999999999999,
            0.6399999999999999,
            0.6399999999999999
          ],
          "generation_time": "2026-02-03T16:24:02.932078"
        }
      },
      {
        "code": "module radix2_div (\n    input clk,\n    input rst,\n    input sign,\n    input [7:0] dividend,\n    input [7:0] divisor,\n    input opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\n    wire signed [8:0] abs_dividend = sign ? {1'b0, -dividend} : dividend;\n    wire signed [8:0] abs_divisor = sign ? {1'b0, -divisor} : divisor;\n    reg signed [15:0] SR;\n    reg [2:0] cnt;\n    reg start_cnt;\n    reg [8:0] sub_result;\n    reg carry_out;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            res_valid <= 0;\n            result <= 0;\n            SR <= {16{4'b0}};\n            cnt <= 3'b000;\n            start_cnt <= 1'b0;\n        end else begin\n            if (opn_valid && !res_valid) begin\n                SR <= {abs_dividend, 1'b0};\n                start_cnt <= 1'b1;\n            end else if (start_cnt) begin\n                if (cnt == 3'b100) begin\n                    cnt <= 3'b000;\n                    start_cnt <= 1'b0;\n                    result[15:8] <= SR[15:8];\n                    result[7:0] <= SR[7:0];\n                end else begin\n                    sub_result = SR[7:0] - abs_divisor;\n                    carry_out = (SR[7:0] < abs_divisor);\n                    if (carry_out) begin\n                        SR <= {SR[7:0], 1'b0};\n                        SR[15:8] <= SR[15:8] + abs_divisor;\n                    end else begin\n                        SR <= {SR[7:0], 1'b1};\n                        SR[15:8] <= SR[15:8] - abs_divisor;\n                    end\n                    cnt <= cnt + 1;\n                end\n            end\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6399999999999999,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:24:23.416404",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6399999999999999,
            0.6399999999999999,
            0.6399999999999999
          ],
          "generation_time": "2026-02-03T16:24:13.056502"
        }
      },
      {
        "code": "module radix2_div (\n    input clk,\n    input rst,\n    input sign,\n    input [7:0] dividend,\n    input [7:0] divisor,\n    input opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\n    wire signed [8:0] abs_dividend = sign ? {1'b0, -dividend} : dividend;\n    wire signed [8:0] abs_divisor = sign ? {1'b0, -divisor} : divisor;\n    reg signed [15:0] SR;\n    reg [2:0] cnt;\n    reg start_cnt;\n    reg [8:0] sub_result;\n    reg carry_out;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            res_valid <= 0;\n            result <= 0;\n            SR <= {16{4'b0}};\n            cnt <= 3'b000;\n            start_cnt <= 1'b0;\n        end else begin\n            if (opn_valid && !res_valid) begin\n                SR <= {abs_dividend, 1'b0};\n                start_cnt <= 1'b1;\n            end else if (start_cnt) begin\n                if (cnt == 3'b100) begin\n                    cnt <= 3'b000;\n                    start_cnt <= 1'b0;\n                    result[15:8] <= SR[15:8];\n                    result[7:0] <= SR[7:0];\n                end else begin\n                    sub_result = SR[7:0] - abs_divisor;\n                    carry_out = (SR[7:0] < abs_divisor);\n                    if (carry_out) begin\n                        SR <= {SR[7:0], 1'b0};\n                        SR[15:8] <= SR[15:8] + abs_divisor;\n                    end else begin\n                        SR <= {SR[7:0], 1'b1};\n                        SR[15:8] <= SR[15:8] - abs_divisor;\n                    end\n                    cnt <= cnt + 1;\n                end\n            end\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6399999999999999,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:24:23.416405",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6399999999999999,
            0.6399999999999999,
            0.6399999999999999
          ],
          "generation_time": "2026-02-03T16:24:23.416386"
        }
      }
    ]
  },
  "metadata": {
    "last_updated": "2026-02-03T16:24:23.416411",
    "total_hdl_codes": 9
  }
}