INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/register_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_test
