

================================================================
== Vivado HLS Report for 'controller'
================================================================
* Date:           Sat Mar 23 21:48:20 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        wrapper
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.96ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %config_V), !map !53"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i28 %packet2controller_V), !map !59"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %packet2host_V), !map !63"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %controller2host_ack), !map !67"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i28 %daco2controller_V), !map !71"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i28* %packet2daco_V), !map !75"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %config_out_V), !map !79"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %daco2controller_ack), !map !83"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @controller_str) nounwind"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%daco2controller_ack_s = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %daco2controller_ack)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%daco2controller_V_re = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %daco2controller_V)"
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%packet2controller_V_s = call i28 @_ssdm_op_Read.s_axilite.i28(i28 %packet2controller_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%config_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %config_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [wrapper/solution1/controller.cpp:18]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2 %config_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [wrapper/solution1/controller.cpp:19]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i28 %packet2controller_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [wrapper/solution1/controller.cpp:20]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %packet2host_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [wrapper/solution1/controller.cpp:21]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %controller2host_ack, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [wrapper/solution1/controller.cpp:22]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i2P(i2* %config_out_V, i2 %config_V_read)" [wrapper/solution1/controller.cpp:24]
ST_1 : Operation 22 [1/1] (0.95ns)   --->   "%tmp_1 = icmp eq i2 %config_V_read, 1" [wrapper/solution1/controller.cpp:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %._crit_edge" [wrapper/solution1/controller.cpp:29]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i28 %packet2controller_V_s to i1" [wrapper/solution1/controller.cpp:31]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %2, label %._crit_edge52" [wrapper/solution1/controller.cpp:31]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%packet2daco_vld_load = load i1* @packet2daco_vld, align 1" [wrapper/solution1/controller.cpp:31]
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%p_not = xor i1 %packet2daco_vld_load, true" [wrapper/solution1/controller.cpp:31]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond = or i1 %daco2controller_ack_s, %p_not" [wrapper/solution1/controller.cpp:31]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %3, label %._crit_edge52" [wrapper/solution1/controller.cpp:31]
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %controller2host_ack, i1 false)" [wrapper/solution1/controller.cpp:36]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %4"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i28P(i28* %packet2daco_V, i28 %packet2controller_V_s)" [wrapper/solution1/controller.cpp:32]
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %controller2host_ack, i1 true)" [wrapper/solution1/controller.cpp:33]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i1 true, i1* @packet2daco_vld, align 1" [wrapper/solution1/controller.cpp:34]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %4" [wrapper/solution1/controller.cpp:35]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br label %._crit_edge" [wrapper/solution1/controller.cpp:38]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i28 %daco2controller_V_re to i1" [wrapper/solution1/controller.cpp:41]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %5, label %._crit_edge54" [wrapper/solution1/controller.cpp:41]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = zext i28 %daco2controller_V_re to i32"
ST_1 : Operation 40 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %packet2host_V, i32 %tmp)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %packet2host_V, i32 %tmp)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge54" [wrapper/solution1/controller.cpp:43]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [wrapper/solution1/controller.cpp:45]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ config_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet2controller_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet2host_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ controller2host_ack]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ daco2controller_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet2daco_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ config_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ daco2controller_ack]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet2daco_vld]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3            (specbitsmap  ) [ 000]
StgValue_4            (specbitsmap  ) [ 000]
StgValue_5            (specbitsmap  ) [ 000]
StgValue_6            (specbitsmap  ) [ 000]
StgValue_7            (specbitsmap  ) [ 000]
StgValue_8            (specbitsmap  ) [ 000]
StgValue_9            (specbitsmap  ) [ 000]
StgValue_10           (specbitsmap  ) [ 000]
StgValue_11           (spectopmodule) [ 000]
daco2controller_ack_s (read         ) [ 000]
daco2controller_V_re  (read         ) [ 000]
packet2controller_V_s (read         ) [ 000]
config_V_read         (read         ) [ 000]
StgValue_16           (specinterface) [ 000]
StgValue_17           (specinterface) [ 000]
StgValue_18           (specinterface) [ 000]
StgValue_19           (specinterface) [ 000]
StgValue_20           (specinterface) [ 000]
StgValue_21           (write        ) [ 000]
tmp_1                 (icmp         ) [ 010]
StgValue_23           (br           ) [ 000]
tmp_2                 (trunc        ) [ 010]
StgValue_25           (br           ) [ 000]
packet2daco_vld_load  (load         ) [ 000]
p_not                 (xor          ) [ 000]
or_cond               (or           ) [ 010]
StgValue_29           (br           ) [ 000]
StgValue_30           (write        ) [ 000]
StgValue_31           (br           ) [ 000]
StgValue_32           (write        ) [ 000]
StgValue_33           (write        ) [ 000]
StgValue_34           (store        ) [ 000]
StgValue_35           (br           ) [ 000]
StgValue_36           (br           ) [ 000]
tmp_3                 (trunc        ) [ 011]
StgValue_38           (br           ) [ 000]
tmp                   (zext         ) [ 001]
StgValue_41           (write        ) [ 000]
StgValue_42           (br           ) [ 000]
StgValue_43           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="config_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="packet2controller_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet2controller_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="packet2host_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet2host_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="controller2host_ack">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="controller2host_ack"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="daco2controller_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="daco2controller_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="packet2daco_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet2daco_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="config_out_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_out_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="daco2controller_ack">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="daco2controller_ack"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="packet2daco_vld">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet2daco_vld"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="controller_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i28"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i28P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="daco2controller_ack_s_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="daco2controller_ack_s/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="daco2controller_V_re_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="28" slack="0"/>
<pin id="70" dir="0" index="1" bw="28" slack="0"/>
<pin id="71" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="daco2controller_V_re/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="packet2controller_V_s_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="28" slack="0"/>
<pin id="76" dir="0" index="1" bw="28" slack="0"/>
<pin id="77" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="packet2controller_V_s/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="config_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_21_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="2" slack="0"/>
<pin id="89" dir="0" index="2" bw="2" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/1 StgValue_33/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_32_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="28" slack="0"/>
<pin id="105" dir="0" index="2" bw="28" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="28" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="28" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="packet2daco_vld_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packet2daco_vld_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_not_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="or_cond_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_34_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="28" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="28" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_3_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="56" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="74" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="116"><net_src comp="60" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="80" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="74" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="62" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="68" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="68" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="171"><net_src comp="150" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="154" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: packet2host_V | {2 }
	Port: controller2host_ack | {1 }
	Port: packet2daco_V | {1 }
	Port: config_out_V | {1 }
	Port: packet2daco_vld | {1 }
 - Input state : 
	Port: controller : config_V | {1 }
	Port: controller : packet2controller_V | {1 }
	Port: controller : daco2controller_V | {1 }
	Port: controller : daco2controller_ack | {1 }
	Port: controller : packet2daco_vld | {1 }
  - Chain level:
	State 1
		StgValue_23 : 1
		StgValue_25 : 1
		p_not : 1
		or_cond : 1
		StgValue_29 : 1
		StgValue_38 : 1
		StgValue_40 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   icmp   |           tmp_1_fu_118           |    0    |    8    |
|----------|----------------------------------|---------|---------|
|    xor   |           p_not_fu_132           |    0    |    8    |
|----------|----------------------------------|---------|---------|
|    or    |          or_cond_fu_138          |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          | daco2controller_ack_s_read_fu_62 |    0    |    0    |
|   read   |  daco2controller_V_re_read_fu_68 |    0    |    0    |
|          | packet2controller_V_s_read_fu_74 |    0    |    0    |
|          |     config_V_read_read_fu_80     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      StgValue_21_write_fu_86     |    0    |    0    |
|   write  |          grp_write_fu_94         |    0    |    0    |
|          |     StgValue_32_write_fu_102     |    0    |    0    |
|          |         grp_write_fu_111         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |           tmp_2_fu_124           |    0    |    0    |
|          |           tmp_3_fu_150           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |            tmp_fu_154            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    24   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|tmp_3_reg_168|    1   |
| tmp_reg_172 |   32   |
+-------------+--------+
|    Total    |   33   |
+-------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_94 |  p2  |   2  |   1  |    2   |
| grp_write_fu_111 |  p2  |   2  |  28  |   56   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   58   ||  3.538  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   33   |   33   |
+-----------+--------+--------+--------+
