// Seed: 3074062234
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1;
  assign id_3 = 1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    input wor id_6,
    output wire id_7,
    input wire id_8,
    input tri id_9,
    output supply1 id_10,
    output uwire id_11,
    input wire id_12
);
  assign id_10 = -1;
  logic id_14;
  ;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
  assign modCall_1.id_3 = 0;
endmodule
