
*** Running vivado
    with args -log simple_rx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simple_rx.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source simple_rx.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1324.801 ; gain = 0.023 ; free physical = 1021 ; free virtual = 12474
Command: synth_design -top simple_rx -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16640
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1951.922 ; gain = 371.770 ; free physical = 214 ; free virtual = 11666
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.546; parent = 1168.816; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2934.328; parent = 1951.926; children = 982.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simple_rx' [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_7/project_7.srcs/sources_1/new/simple_rx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_7/project_7.srcs/sources_1/imports/src/uart_rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_7/project_7.srcs/sources_1/imports/src/uart_rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'simple_rx' (0#1) [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_7/project_7.srcs/sources_1/new/simple_rx.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2018.891 ; gain = 438.738 ; free physical = 300 ; free virtual = 11753
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.546; parent = 1168.816; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3001.297; parent = 2018.895; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2036.703 ; gain = 456.551 ; free physical = 300 ; free virtual = 11753
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.546; parent = 1168.816; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.109; parent = 2036.707; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2036.703 ; gain = 456.551 ; free physical = 300 ; free virtual = 11753
Synthesis current peak Physical Memory [PSS] (MB): peak = 1381.546; parent = 1168.816; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3019.109; parent = 2036.707; children = 982.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.703 ; gain = 0.000 ; free physical = 296 ; free virtual = 11749
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_7/project_7.srcs/constrs_1/imports/fpga_practice/Nexys4DDR_master.xdc]
Finished Parsing XDC File [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_7/project_7.srcs/constrs_1/imports/fpga_practice/Nexys4DDR_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_7/project_7.srcs/constrs_1/imports/fpga_practice/Nexys4DDR_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/simple_rx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/simple_rx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.453 ; gain = 0.000 ; free physical = 193 ; free virtual = 11661
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.453 ; gain = 0.000 ; free physical = 193 ; free virtual = 11661
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 254 ; free virtual = 11722
Synthesis current peak Physical Memory [PSS] (MB): peak = 1397.175; parent = 1185.231; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 254 ; free virtual = 11722
Synthesis current peak Physical Memory [PSS] (MB): peak = 1397.175; parent = 1185.231; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 254 ; free virtual = 11722
Synthesis current peak Physical Memory [PSS] (MB): peak = 1397.175; parent = 1185.231; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STT_WAIT |                               00 |                               10
                  iSTATE |                               01 |                               11
*
                STT_DATA |                               10 |                               00
                STT_STOP |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 248 ; free virtual = 11716
Synthesis current peak Physical Memory [PSS] (MB): peak = 1397.175; parent = 1185.231; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 231 ; free virtual = 11705
Synthesis current peak Physical Memory [PSS] (MB): peak = 1397.175; parent = 1185.231; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 129 ; free virtual = 11594
Synthesis current peak Physical Memory [PSS] (MB): peak = 1483.299; parent = 1271.555; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 142 ; free virtual = 11586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1484.186; parent = 1272.451; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 142 ; free virtual = 11586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1484.525; parent = 1272.791; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 141 ; free virtual = 11585
Synthesis current peak Physical Memory [PSS] (MB): peak = 1484.666; parent = 1272.932; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 141 ; free virtual = 11586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1484.682; parent = 1272.947; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 141 ; free virtual = 11586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1484.697; parent = 1272.963; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 141 ; free virtual = 11585
Synthesis current peak Physical Memory [PSS] (MB): peak = 1484.705; parent = 1272.971; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 141 ; free virtual = 11585
Synthesis current peak Physical Memory [PSS] (MB): peak = 1484.705; parent = 1272.971; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 141 ; free virtual = 11586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1484.721; parent = 1272.986; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     6|
|4     |LUT4 |     7|
|5     |LUT5 |     9|
|6     |LUT6 |     6|
|7     |FDRE |    33|
|8     |IBUF |     3|
|9     |OBUF |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 141 ; free virtual = 11586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1484.752; parent = 1273.018; children = 212.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.844; parent = 2159.441; children = 982.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2191.453 ; gain = 456.551 ; free physical = 192 ; free virtual = 11637
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2191.453 ; gain = 611.301 ; free physical = 193 ; free virtual = 11637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.453 ; gain = 0.000 ; free physical = 187 ; free virtual = 11631
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.453 ; gain = 0.000 ; free physical = 246 ; free virtual = 11690
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 97d004ba
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2191.453 ; gain = 866.652 ; free physical = 457 ; free virtual = 11901
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_7/project_7.runs/synth_1/simple_rx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simple_rx_utilization_synth.rpt -pb simple_rx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  2 00:02:34 2023...
