
TP4-Ex3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b00  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08002cc4  08002cc4  00012cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e18  08002e18  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  08002e18  08002e18  00012e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002e20  08002e20  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e20  08002e20  00012e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e24  08002e24  00012e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08002e28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  200001f8  08003020  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  08003020  00020280  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008336  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001713  00000000  00000000  0002855e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000718  00000000  00000000  00029c78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000650  00000000  00000000  0002a390  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020cd4  00000000  00000000  0002a9e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000069cc  00000000  00000000  0004b6b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c7056  00000000  00000000  00052080  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001190d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ec0  00000000  00000000  00119154  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	200001f8 	.word	0x200001f8
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002cac 	.word	0x08002cac

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	200001fc 	.word	0x200001fc
 8000200:	08002cac 	.word	0x08002cac

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b972 	b.w	8000500 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9e08      	ldr	r6, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	4688      	mov	r8, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14b      	bne.n	80002da <__udivmoddi4+0xa6>
 8000242:	428a      	cmp	r2, r1
 8000244:	4615      	mov	r5, r2
 8000246:	d967      	bls.n	8000318 <__udivmoddi4+0xe4>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0720 	rsb	r7, r2, #32
 8000252:	fa01 f302 	lsl.w	r3, r1, r2
 8000256:	fa20 f707 	lsr.w	r7, r0, r7
 800025a:	4095      	lsls	r5, r2
 800025c:	ea47 0803 	orr.w	r8, r7, r3
 8000260:	4094      	lsls	r4, r2
 8000262:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000266:	0c23      	lsrs	r3, r4, #16
 8000268:	fbb8 f7fe 	udiv	r7, r8, lr
 800026c:	fa1f fc85 	uxth.w	ip, r5
 8000270:	fb0e 8817 	mls	r8, lr, r7, r8
 8000274:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000278:	fb07 f10c 	mul.w	r1, r7, ip
 800027c:	4299      	cmp	r1, r3
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x60>
 8000280:	18eb      	adds	r3, r5, r3
 8000282:	f107 30ff 	add.w	r0, r7, #4294967295
 8000286:	f080 811b 	bcs.w	80004c0 <__udivmoddi4+0x28c>
 800028a:	4299      	cmp	r1, r3
 800028c:	f240 8118 	bls.w	80004c0 <__udivmoddi4+0x28c>
 8000290:	3f02      	subs	r7, #2
 8000292:	442b      	add	r3, r5
 8000294:	1a5b      	subs	r3, r3, r1
 8000296:	b2a4      	uxth	r4, r4
 8000298:	fbb3 f0fe 	udiv	r0, r3, lr
 800029c:	fb0e 3310 	mls	r3, lr, r0, r3
 80002a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a4:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a8:	45a4      	cmp	ip, r4
 80002aa:	d909      	bls.n	80002c0 <__udivmoddi4+0x8c>
 80002ac:	192c      	adds	r4, r5, r4
 80002ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b2:	f080 8107 	bcs.w	80004c4 <__udivmoddi4+0x290>
 80002b6:	45a4      	cmp	ip, r4
 80002b8:	f240 8104 	bls.w	80004c4 <__udivmoddi4+0x290>
 80002bc:	3802      	subs	r0, #2
 80002be:	442c      	add	r4, r5
 80002c0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002c4:	eba4 040c 	sub.w	r4, r4, ip
 80002c8:	2700      	movs	r7, #0
 80002ca:	b11e      	cbz	r6, 80002d4 <__udivmoddi4+0xa0>
 80002cc:	40d4      	lsrs	r4, r2
 80002ce:	2300      	movs	r3, #0
 80002d0:	e9c6 4300 	strd	r4, r3, [r6]
 80002d4:	4639      	mov	r1, r7
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d909      	bls.n	80002f2 <__udivmoddi4+0xbe>
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f000 80eb 	beq.w	80004ba <__udivmoddi4+0x286>
 80002e4:	2700      	movs	r7, #0
 80002e6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ea:	4638      	mov	r0, r7
 80002ec:	4639      	mov	r1, r7
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	fab3 f783 	clz	r7, r3
 80002f6:	2f00      	cmp	r7, #0
 80002f8:	d147      	bne.n	800038a <__udivmoddi4+0x156>
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d302      	bcc.n	8000304 <__udivmoddi4+0xd0>
 80002fe:	4282      	cmp	r2, r0
 8000300:	f200 80fa 	bhi.w	80004f8 <__udivmoddi4+0x2c4>
 8000304:	1a84      	subs	r4, r0, r2
 8000306:	eb61 0303 	sbc.w	r3, r1, r3
 800030a:	2001      	movs	r0, #1
 800030c:	4698      	mov	r8, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d0e0      	beq.n	80002d4 <__udivmoddi4+0xa0>
 8000312:	e9c6 4800 	strd	r4, r8, [r6]
 8000316:	e7dd      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000318:	b902      	cbnz	r2, 800031c <__udivmoddi4+0xe8>
 800031a:	deff      	udf	#255	; 0xff
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	2a00      	cmp	r2, #0
 8000322:	f040 808f 	bne.w	8000444 <__udivmoddi4+0x210>
 8000326:	1b49      	subs	r1, r1, r5
 8000328:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800032c:	fa1f f885 	uxth.w	r8, r5
 8000330:	2701      	movs	r7, #1
 8000332:	fbb1 fcfe 	udiv	ip, r1, lr
 8000336:	0c23      	lsrs	r3, r4, #16
 8000338:	fb0e 111c 	mls	r1, lr, ip, r1
 800033c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000340:	fb08 f10c 	mul.w	r1, r8, ip
 8000344:	4299      	cmp	r1, r3
 8000346:	d907      	bls.n	8000358 <__udivmoddi4+0x124>
 8000348:	18eb      	adds	r3, r5, r3
 800034a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x122>
 8000350:	4299      	cmp	r1, r3
 8000352:	f200 80cd 	bhi.w	80004f0 <__udivmoddi4+0x2bc>
 8000356:	4684      	mov	ip, r0
 8000358:	1a59      	subs	r1, r3, r1
 800035a:	b2a3      	uxth	r3, r4
 800035c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000360:	fb0e 1410 	mls	r4, lr, r0, r1
 8000364:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000368:	fb08 f800 	mul.w	r8, r8, r0
 800036c:	45a0      	cmp	r8, r4
 800036e:	d907      	bls.n	8000380 <__udivmoddi4+0x14c>
 8000370:	192c      	adds	r4, r5, r4
 8000372:	f100 33ff 	add.w	r3, r0, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x14a>
 8000378:	45a0      	cmp	r8, r4
 800037a:	f200 80b6 	bhi.w	80004ea <__udivmoddi4+0x2b6>
 800037e:	4618      	mov	r0, r3
 8000380:	eba4 0408 	sub.w	r4, r4, r8
 8000384:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000388:	e79f      	b.n	80002ca <__udivmoddi4+0x96>
 800038a:	f1c7 0c20 	rsb	ip, r7, #32
 800038e:	40bb      	lsls	r3, r7
 8000390:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000394:	ea4e 0e03 	orr.w	lr, lr, r3
 8000398:	fa01 f407 	lsl.w	r4, r1, r7
 800039c:	fa20 f50c 	lsr.w	r5, r0, ip
 80003a0:	fa21 f30c 	lsr.w	r3, r1, ip
 80003a4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003a8:	4325      	orrs	r5, r4
 80003aa:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ae:	0c2c      	lsrs	r4, r5, #16
 80003b0:	fb08 3319 	mls	r3, r8, r9, r3
 80003b4:	fa1f fa8e 	uxth.w	sl, lr
 80003b8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003bc:	fb09 f40a 	mul.w	r4, r9, sl
 80003c0:	429c      	cmp	r4, r3
 80003c2:	fa02 f207 	lsl.w	r2, r2, r7
 80003c6:	fa00 f107 	lsl.w	r1, r0, r7
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b0>
 80003cc:	eb1e 0303 	adds.w	r3, lr, r3
 80003d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003d4:	f080 8087 	bcs.w	80004e6 <__udivmoddi4+0x2b2>
 80003d8:	429c      	cmp	r4, r3
 80003da:	f240 8084 	bls.w	80004e6 <__udivmoddi4+0x2b2>
 80003de:	f1a9 0902 	sub.w	r9, r9, #2
 80003e2:	4473      	add	r3, lr
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	b2ad      	uxth	r5, r5
 80003e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ec:	fb08 3310 	mls	r3, r8, r0, r3
 80003f0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003f4:	fb00 fa0a 	mul.w	sl, r0, sl
 80003f8:	45a2      	cmp	sl, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1da>
 80003fc:	eb1e 0404 	adds.w	r4, lr, r4
 8000400:	f100 33ff 	add.w	r3, r0, #4294967295
 8000404:	d26b      	bcs.n	80004de <__udivmoddi4+0x2aa>
 8000406:	45a2      	cmp	sl, r4
 8000408:	d969      	bls.n	80004de <__udivmoddi4+0x2aa>
 800040a:	3802      	subs	r0, #2
 800040c:	4474      	add	r4, lr
 800040e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000412:	fba0 8902 	umull	r8, r9, r0, r2
 8000416:	eba4 040a 	sub.w	r4, r4, sl
 800041a:	454c      	cmp	r4, r9
 800041c:	46c2      	mov	sl, r8
 800041e:	464b      	mov	r3, r9
 8000420:	d354      	bcc.n	80004cc <__udivmoddi4+0x298>
 8000422:	d051      	beq.n	80004c8 <__udivmoddi4+0x294>
 8000424:	2e00      	cmp	r6, #0
 8000426:	d069      	beq.n	80004fc <__udivmoddi4+0x2c8>
 8000428:	ebb1 050a 	subs.w	r5, r1, sl
 800042c:	eb64 0403 	sbc.w	r4, r4, r3
 8000430:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000434:	40fd      	lsrs	r5, r7
 8000436:	40fc      	lsrs	r4, r7
 8000438:	ea4c 0505 	orr.w	r5, ip, r5
 800043c:	e9c6 5400 	strd	r5, r4, [r6]
 8000440:	2700      	movs	r7, #0
 8000442:	e747      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f703 	lsr.w	r7, r0, r3
 800044c:	4095      	lsls	r5, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	fa21 f303 	lsr.w	r3, r1, r3
 8000456:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800045a:	4338      	orrs	r0, r7
 800045c:	0c01      	lsrs	r1, r0, #16
 800045e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000462:	fa1f f885 	uxth.w	r8, r5
 8000466:	fb0e 3317 	mls	r3, lr, r7, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb07 f308 	mul.w	r3, r7, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x256>
 800047a:	1869      	adds	r1, r5, r1
 800047c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000480:	d22f      	bcs.n	80004e2 <__udivmoddi4+0x2ae>
 8000482:	428b      	cmp	r3, r1
 8000484:	d92d      	bls.n	80004e2 <__udivmoddi4+0x2ae>
 8000486:	3f02      	subs	r7, #2
 8000488:	4429      	add	r1, r5
 800048a:	1acb      	subs	r3, r1, r3
 800048c:	b281      	uxth	r1, r0
 800048e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000492:	fb0e 3310 	mls	r3, lr, r0, r3
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb00 f308 	mul.w	r3, r0, r8
 800049e:	428b      	cmp	r3, r1
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x27e>
 80004a2:	1869      	adds	r1, r5, r1
 80004a4:	f100 3cff 	add.w	ip, r0, #4294967295
 80004a8:	d217      	bcs.n	80004da <__udivmoddi4+0x2a6>
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d915      	bls.n	80004da <__udivmoddi4+0x2a6>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4429      	add	r1, r5
 80004b2:	1ac9      	subs	r1, r1, r3
 80004b4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004b8:	e73b      	b.n	8000332 <__udivmoddi4+0xfe>
 80004ba:	4637      	mov	r7, r6
 80004bc:	4630      	mov	r0, r6
 80004be:	e709      	b.n	80002d4 <__udivmoddi4+0xa0>
 80004c0:	4607      	mov	r7, r0
 80004c2:	e6e7      	b.n	8000294 <__udivmoddi4+0x60>
 80004c4:	4618      	mov	r0, r3
 80004c6:	e6fb      	b.n	80002c0 <__udivmoddi4+0x8c>
 80004c8:	4541      	cmp	r1, r8
 80004ca:	d2ab      	bcs.n	8000424 <__udivmoddi4+0x1f0>
 80004cc:	ebb8 0a02 	subs.w	sl, r8, r2
 80004d0:	eb69 020e 	sbc.w	r2, r9, lr
 80004d4:	3801      	subs	r0, #1
 80004d6:	4613      	mov	r3, r2
 80004d8:	e7a4      	b.n	8000424 <__udivmoddi4+0x1f0>
 80004da:	4660      	mov	r0, ip
 80004dc:	e7e9      	b.n	80004b2 <__udivmoddi4+0x27e>
 80004de:	4618      	mov	r0, r3
 80004e0:	e795      	b.n	800040e <__udivmoddi4+0x1da>
 80004e2:	4667      	mov	r7, ip
 80004e4:	e7d1      	b.n	800048a <__udivmoddi4+0x256>
 80004e6:	4681      	mov	r9, r0
 80004e8:	e77c      	b.n	80003e4 <__udivmoddi4+0x1b0>
 80004ea:	3802      	subs	r0, #2
 80004ec:	442c      	add	r4, r5
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0x14c>
 80004f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f4:	442b      	add	r3, r5
 80004f6:	e72f      	b.n	8000358 <__udivmoddi4+0x124>
 80004f8:	4638      	mov	r0, r7
 80004fa:	e708      	b.n	800030e <__udivmoddi4+0xda>
 80004fc:	4637      	mov	r7, r6
 80004fe:	e6e9      	b.n	80002d4 <__udivmoddi4+0xa0>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000508:	f000 fa76 	bl	80009f8 <HAL_Init>

  /* USER CODE BEGIN Init */
  nombre_mystere = rand() % 10;
 800050c:	f002 fa68 	bl	80029e0 <rand>
 8000510:	4601      	mov	r1, r0
 8000512:	4b0f      	ldr	r3, [pc, #60]	; (8000550 <main+0x4c>)
 8000514:	fb83 2301 	smull	r2, r3, r3, r1
 8000518:	109a      	asrs	r2, r3, #2
 800051a:	17cb      	asrs	r3, r1, #31
 800051c:	1ad2      	subs	r2, r2, r3
 800051e:	4613      	mov	r3, r2
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	4413      	add	r3, r2
 8000524:	005b      	lsls	r3, r3, #1
 8000526:	1aca      	subs	r2, r1, r3
 8000528:	4b0a      	ldr	r3, [pc, #40]	; (8000554 <main+0x50>)
 800052a:	601a      	str	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052c:	f000 f81a 	bl	8000564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000530:	f000 f8b0 	bl	8000694 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000534:	f000 f884 	bl	8000640 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart2, (uint8_t *)tx_buff1, 24, 100);
 8000538:	2364      	movs	r3, #100	; 0x64
 800053a:	2218      	movs	r2, #24
 800053c:	4906      	ldr	r1, [pc, #24]	; (8000558 <main+0x54>)
 800053e:	4807      	ldr	r0, [pc, #28]	; (800055c <main+0x58>)
 8000540:	f001 faf3 	bl	8001b2a <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart2, (uint8_t *)rx_buff, 1);
 8000544:	2201      	movs	r2, #1
 8000546:	4906      	ldr	r1, [pc, #24]	; (8000560 <main+0x5c>)
 8000548:	4804      	ldr	r0, [pc, #16]	; (800055c <main+0x58>)
 800054a:	f001 fbcc 	bl	8001ce6 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800054e:	e7fe      	b.n	800054e <main+0x4a>
 8000550:	66666667 	.word	0x66666667
 8000554:	20000274 	.word	0x20000274
 8000558:	20000000 	.word	0x20000000
 800055c:	20000234 	.word	0x20000234
 8000560:	20000224 	.word	0x20000224

08000564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b094      	sub	sp, #80	; 0x50
 8000568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056a:	f107 031c 	add.w	r3, r7, #28
 800056e:	2234      	movs	r2, #52	; 0x34
 8000570:	2100      	movs	r1, #0
 8000572:	4618      	mov	r0, r3
 8000574:	f002 fa2c 	bl	80029d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000578:	f107 0308 	add.w	r3, r7, #8
 800057c:	2200      	movs	r2, #0
 800057e:	601a      	str	r2, [r3, #0]
 8000580:	605a      	str	r2, [r3, #4]
 8000582:	609a      	str	r2, [r3, #8]
 8000584:	60da      	str	r2, [r3, #12]
 8000586:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000588:	2300      	movs	r3, #0
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	4b2a      	ldr	r3, [pc, #168]	; (8000638 <SystemClock_Config+0xd4>)
 800058e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000590:	4a29      	ldr	r2, [pc, #164]	; (8000638 <SystemClock_Config+0xd4>)
 8000592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000596:	6413      	str	r3, [r2, #64]	; 0x40
 8000598:	4b27      	ldr	r3, [pc, #156]	; (8000638 <SystemClock_Config+0xd4>)
 800059a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800059c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005a0:	607b      	str	r3, [r7, #4]
 80005a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80005a4:	2300      	movs	r3, #0
 80005a6:	603b      	str	r3, [r7, #0]
 80005a8:	4b24      	ldr	r3, [pc, #144]	; (800063c <SystemClock_Config+0xd8>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80005b0:	4a22      	ldr	r2, [pc, #136]	; (800063c <SystemClock_Config+0xd8>)
 80005b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005b6:	6013      	str	r3, [r2, #0]
 80005b8:	4b20      	ldr	r3, [pc, #128]	; (800063c <SystemClock_Config+0xd8>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005c0:	603b      	str	r3, [r7, #0]
 80005c2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005c4:	2302      	movs	r3, #2
 80005c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c8:	2301      	movs	r3, #1
 80005ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005cc:	2310      	movs	r3, #16
 80005ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d0:	2302      	movs	r3, #2
 80005d2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005d4:	2300      	movs	r3, #0
 80005d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80005d8:	2310      	movs	r3, #16
 80005da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005dc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005e0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80005e2:	2304      	movs	r3, #4
 80005e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80005e6:	2302      	movs	r3, #2
 80005e8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005ea:	2302      	movs	r3, #2
 80005ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ee:	f107 031c 	add.w	r3, r7, #28
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 fff2 	bl	80015dc <HAL_RCC_OscConfig>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80005fe:	f000 f8d5 	bl	80007ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000602:	230f      	movs	r3, #15
 8000604:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000606:	2302      	movs	r3, #2
 8000608:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060a:	2300      	movs	r3, #0
 800060c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800060e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000612:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000614:	2300      	movs	r3, #0
 8000616:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000618:	f107 0308 	add.w	r3, r7, #8
 800061c:	2102      	movs	r1, #2
 800061e:	4618      	mov	r0, r3
 8000620:	f000 fd22 	bl	8001068 <HAL_RCC_ClockConfig>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800062a:	f000 f8bf 	bl	80007ac <Error_Handler>
  }
}
 800062e:	bf00      	nop
 8000630:	3750      	adds	r7, #80	; 0x50
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40023800 	.word	0x40023800
 800063c:	40007000 	.word	0x40007000

08000640 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000644:	4b11      	ldr	r3, [pc, #68]	; (800068c <MX_USART2_UART_Init+0x4c>)
 8000646:	4a12      	ldr	r2, [pc, #72]	; (8000690 <MX_USART2_UART_Init+0x50>)
 8000648:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800064a:	4b10      	ldr	r3, [pc, #64]	; (800068c <MX_USART2_UART_Init+0x4c>)
 800064c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000650:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000652:	4b0e      	ldr	r3, [pc, #56]	; (800068c <MX_USART2_UART_Init+0x4c>)
 8000654:	2200      	movs	r2, #0
 8000656:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000658:	4b0c      	ldr	r3, [pc, #48]	; (800068c <MX_USART2_UART_Init+0x4c>)
 800065a:	2200      	movs	r2, #0
 800065c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800065e:	4b0b      	ldr	r3, [pc, #44]	; (800068c <MX_USART2_UART_Init+0x4c>)
 8000660:	2200      	movs	r2, #0
 8000662:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000664:	4b09      	ldr	r3, [pc, #36]	; (800068c <MX_USART2_UART_Init+0x4c>)
 8000666:	220c      	movs	r2, #12
 8000668:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800066a:	4b08      	ldr	r3, [pc, #32]	; (800068c <MX_USART2_UART_Init+0x4c>)
 800066c:	2200      	movs	r2, #0
 800066e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <MX_USART2_UART_Init+0x4c>)
 8000672:	2200      	movs	r2, #0
 8000674:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000676:	4805      	ldr	r0, [pc, #20]	; (800068c <MX_USART2_UART_Init+0x4c>)
 8000678:	f001 fa0a 	bl	8001a90 <HAL_UART_Init>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000682:	f000 f893 	bl	80007ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	20000234 	.word	0x20000234
 8000690:	40004400 	.word	0x40004400

08000694 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069a:	2300      	movs	r3, #0
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <MX_GPIO_Init+0x30>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	4a08      	ldr	r2, [pc, #32]	; (80006c4 <MX_GPIO_Init+0x30>)
 80006a4:	f043 0301 	orr.w	r3, r3, #1
 80006a8:	6313      	str	r3, [r2, #48]	; 0x30
 80006aa:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <MX_GPIO_Init+0x30>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	f003 0301 	and.w	r3, r3, #1
 80006b2:	607b      	str	r3, [r7, #4]
 80006b4:	687b      	ldr	r3, [r7, #4]

}
 80006b6:	bf00      	nop
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	40023800 	.word	0x40023800

080006c8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
	if(atoi(rx_buff) < nombre_mystere) // convertir le caractère en int et le comparer au nombre mystère
 80006d0:	4823      	ldr	r0, [pc, #140]	; (8000760 <HAL_UART_RxCpltCallback+0x98>)
 80006d2:	f002 f94f 	bl	8002974 <atoi>
 80006d6:	4602      	mov	r2, r0
 80006d8:	4b22      	ldr	r3, [pc, #136]	; (8000764 <HAL_UART_RxCpltCallback+0x9c>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	429a      	cmp	r2, r3
 80006de:	da0a      	bge.n	80006f6 <HAL_UART_RxCpltCallback+0x2e>
	{
		strcpy(tx_buff, "Plus!\r\n");
 80006e0:	4a21      	ldr	r2, [pc, #132]	; (8000768 <HAL_UART_RxCpltCallback+0xa0>)
 80006e2:	4b22      	ldr	r3, [pc, #136]	; (800076c <HAL_UART_RxCpltCallback+0xa4>)
 80006e4:	cb03      	ldmia	r3!, {r0, r1}
 80006e6:	6010      	str	r0, [r2, #0]
 80006e8:	6051      	str	r1, [r2, #4]
		nb_tentative++;
 80006ea:	4b21      	ldr	r3, [pc, #132]	; (8000770 <HAL_UART_RxCpltCallback+0xa8>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	3301      	adds	r3, #1
 80006f0:	4a1f      	ldr	r2, [pc, #124]	; (8000770 <HAL_UART_RxCpltCallback+0xa8>)
 80006f2:	6013      	str	r3, [r2, #0]
 80006f4:	e02b      	b.n	800074e <HAL_UART_RxCpltCallback+0x86>
	}
	else if(atoi(rx_buff) > nombre_mystere)
 80006f6:	481a      	ldr	r0, [pc, #104]	; (8000760 <HAL_UART_RxCpltCallback+0x98>)
 80006f8:	f002 f93c 	bl	8002974 <atoi>
 80006fc:	4602      	mov	r2, r0
 80006fe:	4b19      	ldr	r3, [pc, #100]	; (8000764 <HAL_UART_RxCpltCallback+0x9c>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	429a      	cmp	r2, r3
 8000704:	dd0a      	ble.n	800071c <HAL_UART_RxCpltCallback+0x54>
	{
		strcpy(tx_buff, "Moins\r\n");
 8000706:	4a18      	ldr	r2, [pc, #96]	; (8000768 <HAL_UART_RxCpltCallback+0xa0>)
 8000708:	4b1a      	ldr	r3, [pc, #104]	; (8000774 <HAL_UART_RxCpltCallback+0xac>)
 800070a:	cb03      	ldmia	r3!, {r0, r1}
 800070c:	6010      	str	r0, [r2, #0]
 800070e:	6051      	str	r1, [r2, #4]
		nb_tentative++;
 8000710:	4b17      	ldr	r3, [pc, #92]	; (8000770 <HAL_UART_RxCpltCallback+0xa8>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	3301      	adds	r3, #1
 8000716:	4a16      	ldr	r2, [pc, #88]	; (8000770 <HAL_UART_RxCpltCallback+0xa8>)
 8000718:	6013      	str	r3, [r2, #0]
 800071a:	e018      	b.n	800074e <HAL_UART_RxCpltCallback+0x86>
	}
	else
	{
		strcpy(tx_buff, "Bingo\r\n");
 800071c:	4a12      	ldr	r2, [pc, #72]	; (8000768 <HAL_UART_RxCpltCallback+0xa0>)
 800071e:	4b16      	ldr	r3, [pc, #88]	; (8000778 <HAL_UART_RxCpltCallback+0xb0>)
 8000720:	cb03      	ldmia	r3!, {r0, r1}
 8000722:	6010      	str	r0, [r2, #0]
 8000724:	6051      	str	r1, [r2, #4]
		HAL_UART_Transmit_IT(&huart2, (uint8_t *)tx_buff, 8);
 8000726:	2208      	movs	r2, #8
 8000728:	490f      	ldr	r1, [pc, #60]	; (8000768 <HAL_UART_RxCpltCallback+0xa0>)
 800072a:	4814      	ldr	r0, [pc, #80]	; (800077c <HAL_UART_RxCpltCallback+0xb4>)
 800072c:	f001 fa96 	bl	8001c5c <HAL_UART_Transmit_IT>

		strcpy(tx_buff1, "Nombre de tentatives: "+nb_tentative);
 8000730:	4b0f      	ldr	r3, [pc, #60]	; (8000770 <HAL_UART_RxCpltCallback+0xa8>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	461a      	mov	r2, r3
 8000736:	4b12      	ldr	r3, [pc, #72]	; (8000780 <HAL_UART_RxCpltCallback+0xb8>)
 8000738:	4413      	add	r3, r2
 800073a:	4619      	mov	r1, r3
 800073c:	4811      	ldr	r0, [pc, #68]	; (8000784 <HAL_UART_RxCpltCallback+0xbc>)
 800073e:	f002 f983 	bl	8002a48 <strcpy>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx_buff1, 24, 100);
 8000742:	2364      	movs	r3, #100	; 0x64
 8000744:	2218      	movs	r2, #24
 8000746:	490f      	ldr	r1, [pc, #60]	; (8000784 <HAL_UART_RxCpltCallback+0xbc>)
 8000748:	480c      	ldr	r0, [pc, #48]	; (800077c <HAL_UART_RxCpltCallback+0xb4>)
 800074a:	f001 f9ee 	bl	8001b2a <HAL_UART_Transmit>
	}
	// Envoyer le message selon l'entrée de l'utilisateur
	HAL_UART_Transmit_IT(&huart2, (uint8_t *)tx_buff, 8);
 800074e:	2208      	movs	r2, #8
 8000750:	4905      	ldr	r1, [pc, #20]	; (8000768 <HAL_UART_RxCpltCallback+0xa0>)
 8000752:	480a      	ldr	r0, [pc, #40]	; (800077c <HAL_UART_RxCpltCallback+0xb4>)
 8000754:	f001 fa82 	bl	8001c5c <HAL_UART_Transmit_IT>
}
 8000758:	bf00      	nop
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	20000224 	.word	0x20000224
 8000764:	20000274 	.word	0x20000274
 8000768:	2000022c 	.word	0x2000022c
 800076c:	08002cc4 	.word	0x08002cc4
 8000770:	20000214 	.word	0x20000214
 8000774:	08002ccc 	.word	0x08002ccc
 8000778:	08002cd4 	.word	0x08002cd4
 800077c:	20000234 	.word	0x20000234
 8000780:	08002cdc 	.word	0x08002cdc
 8000784:	20000000 	.word	0x20000000

08000788 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2, (uint8_t *)rx_buff, 1);
 8000790:	2201      	movs	r2, #1
 8000792:	4904      	ldr	r1, [pc, #16]	; (80007a4 <HAL_UART_TxCpltCallback+0x1c>)
 8000794:	4804      	ldr	r0, [pc, #16]	; (80007a8 <HAL_UART_TxCpltCallback+0x20>)
 8000796:	f001 faa6 	bl	8001ce6 <HAL_UART_Receive_IT>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000224 	.word	0x20000224
 80007a8:	20000234 	.word	0x20000234

080007ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b2:	e7fe      	b.n	80007b2 <Error_Handler+0x6>

080007b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	4b10      	ldr	r3, [pc, #64]	; (8000800 <HAL_MspInit+0x4c>)
 80007c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007c2:	4a0f      	ldr	r2, [pc, #60]	; (8000800 <HAL_MspInit+0x4c>)
 80007c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007c8:	6453      	str	r3, [r2, #68]	; 0x44
 80007ca:	4b0d      	ldr	r3, [pc, #52]	; (8000800 <HAL_MspInit+0x4c>)
 80007cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	603b      	str	r3, [r7, #0]
 80007da:	4b09      	ldr	r3, [pc, #36]	; (8000800 <HAL_MspInit+0x4c>)
 80007dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007de:	4a08      	ldr	r2, [pc, #32]	; (8000800 <HAL_MspInit+0x4c>)
 80007e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007e4:	6413      	str	r3, [r2, #64]	; 0x40
 80007e6:	4b06      	ldr	r3, [pc, #24]	; (8000800 <HAL_MspInit+0x4c>)
 80007e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ee:	603b      	str	r3, [r7, #0]
 80007f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80007f2:	2007      	movs	r0, #7
 80007f4:	f000 fa42 	bl	8000c7c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007f8:	bf00      	nop
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	40023800 	.word	0x40023800

08000804 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b08a      	sub	sp, #40	; 0x28
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080c:	f107 0314 	add.w	r3, r7, #20
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	60da      	str	r2, [r3, #12]
 800081a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a1d      	ldr	r2, [pc, #116]	; (8000898 <HAL_UART_MspInit+0x94>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d133      	bne.n	800088e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	613b      	str	r3, [r7, #16]
 800082a:	4b1c      	ldr	r3, [pc, #112]	; (800089c <HAL_UART_MspInit+0x98>)
 800082c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082e:	4a1b      	ldr	r2, [pc, #108]	; (800089c <HAL_UART_MspInit+0x98>)
 8000830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000834:	6413      	str	r3, [r2, #64]	; 0x40
 8000836:	4b19      	ldr	r3, [pc, #100]	; (800089c <HAL_UART_MspInit+0x98>)
 8000838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	4b15      	ldr	r3, [pc, #84]	; (800089c <HAL_UART_MspInit+0x98>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a14      	ldr	r2, [pc, #80]	; (800089c <HAL_UART_MspInit+0x98>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b12      	ldr	r3, [pc, #72]	; (800089c <HAL_UART_MspInit+0x98>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800085e:	230c      	movs	r3, #12
 8000860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000862:	2302      	movs	r3, #2
 8000864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800086a:	2303      	movs	r3, #3
 800086c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800086e:	2307      	movs	r3, #7
 8000870:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000872:	f107 0314 	add.w	r3, r7, #20
 8000876:	4619      	mov	r1, r3
 8000878:	4809      	ldr	r0, [pc, #36]	; (80008a0 <HAL_UART_MspInit+0x9c>)
 800087a:	f000 fa63 	bl	8000d44 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800087e:	2200      	movs	r2, #0
 8000880:	2100      	movs	r1, #0
 8000882:	2026      	movs	r0, #38	; 0x26
 8000884:	f000 fa05 	bl	8000c92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000888:	2026      	movs	r0, #38	; 0x26
 800088a:	f000 fa1e 	bl	8000cca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800088e:	bf00      	nop
 8000890:	3728      	adds	r7, #40	; 0x28
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40004400 	.word	0x40004400
 800089c:	40023800 	.word	0x40023800
 80008a0:	40020000 	.word	0x40020000

080008a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008a8:	e7fe      	b.n	80008a8 <NMI_Handler+0x4>

080008aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008aa:	b480      	push	{r7}
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ae:	e7fe      	b.n	80008ae <HardFault_Handler+0x4>

080008b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <MemManage_Handler+0x4>

080008b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b6:	b480      	push	{r7}
 80008b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ba:	e7fe      	b.n	80008ba <BusFault_Handler+0x4>

080008bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <UsageFault_Handler+0x4>

080008c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c2:	b480      	push	{r7}
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c6:	bf00      	nop
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr

080008de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008de:	b480      	push	{r7}
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008f0:	f000 f8d4 	bl	8000a9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f4:	bf00      	nop
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80008fc:	4802      	ldr	r0, [pc, #8]	; (8000908 <USART2_IRQHandler+0x10>)
 80008fe:	f001 fa47 	bl	8001d90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000234 	.word	0x20000234

0800090c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000914:	4a14      	ldr	r2, [pc, #80]	; (8000968 <_sbrk+0x5c>)
 8000916:	4b15      	ldr	r3, [pc, #84]	; (800096c <_sbrk+0x60>)
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000920:	4b13      	ldr	r3, [pc, #76]	; (8000970 <_sbrk+0x64>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d102      	bne.n	800092e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000928:	4b11      	ldr	r3, [pc, #68]	; (8000970 <_sbrk+0x64>)
 800092a:	4a12      	ldr	r2, [pc, #72]	; (8000974 <_sbrk+0x68>)
 800092c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800092e:	4b10      	ldr	r3, [pc, #64]	; (8000970 <_sbrk+0x64>)
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	4413      	add	r3, r2
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	429a      	cmp	r2, r3
 800093a:	d207      	bcs.n	800094c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800093c:	f002 f81e 	bl	800297c <__errno>
 8000940:	4602      	mov	r2, r0
 8000942:	230c      	movs	r3, #12
 8000944:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000946:	f04f 33ff 	mov.w	r3, #4294967295
 800094a:	e009      	b.n	8000960 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800094c:	4b08      	ldr	r3, [pc, #32]	; (8000970 <_sbrk+0x64>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000952:	4b07      	ldr	r3, [pc, #28]	; (8000970 <_sbrk+0x64>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4413      	add	r3, r2
 800095a:	4a05      	ldr	r2, [pc, #20]	; (8000970 <_sbrk+0x64>)
 800095c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800095e:	68fb      	ldr	r3, [r7, #12]
}
 8000960:	4618      	mov	r0, r3
 8000962:	3718      	adds	r7, #24
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	20020000 	.word	0x20020000
 800096c:	00000400 	.word	0x00000400
 8000970:	20000218 	.word	0x20000218
 8000974:	20000280 	.word	0x20000280

08000978 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800097c:	4b08      	ldr	r3, [pc, #32]	; (80009a0 <SystemInit+0x28>)
 800097e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000982:	4a07      	ldr	r2, [pc, #28]	; (80009a0 <SystemInit+0x28>)
 8000984:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000988:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800098c:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <SystemInit+0x28>)
 800098e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000992:	609a      	str	r2, [r3, #8]
#endif
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	e000ed00 	.word	0xe000ed00

080009a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80009a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80009a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80009aa:	e003      	b.n	80009b4 <LoopCopyDataInit>

080009ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80009ac:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80009ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80009b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80009b2:	3104      	adds	r1, #4

080009b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80009b4:	480b      	ldr	r0, [pc, #44]	; (80009e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80009b6:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80009b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80009ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009bc:	d3f6      	bcc.n	80009ac <CopyDataInit>
  ldr  r2, =_sbss
 80009be:	4a0b      	ldr	r2, [pc, #44]	; (80009ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80009c0:	e002      	b.n	80009c8 <LoopFillZerobss>

080009c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009c4:	f842 3b04 	str.w	r3, [r2], #4

080009c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009c8:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80009ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009cc:	d3f9      	bcc.n	80009c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009ce:	f7ff ffd3 	bl	8000978 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009d2:	f001 ffd9 	bl	8002988 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009d6:	f7ff fd95 	bl	8000504 <main>
  bx  lr    
 80009da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009dc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80009e0:	08002e28 	.word	0x08002e28
  ldr  r0, =_sdata
 80009e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80009e8:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 80009ec:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 80009f0:	20000280 	.word	0x20000280

080009f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009f4:	e7fe      	b.n	80009f4 <ADC_IRQHandler>
	...

080009f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009fc:	4b0e      	ldr	r3, [pc, #56]	; (8000a38 <HAL_Init+0x40>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a0d      	ldr	r2, [pc, #52]	; (8000a38 <HAL_Init+0x40>)
 8000a02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a08:	4b0b      	ldr	r3, [pc, #44]	; (8000a38 <HAL_Init+0x40>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a0a      	ldr	r2, [pc, #40]	; (8000a38 <HAL_Init+0x40>)
 8000a0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a14:	4b08      	ldr	r3, [pc, #32]	; (8000a38 <HAL_Init+0x40>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a07      	ldr	r2, [pc, #28]	; (8000a38 <HAL_Init+0x40>)
 8000a1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a20:	2003      	movs	r0, #3
 8000a22:	f000 f92b 	bl	8000c7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a26:	2000      	movs	r0, #0
 8000a28:	f000 f808 	bl	8000a3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a2c:	f7ff fec2 	bl	80007b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a30:	2300      	movs	r3, #0
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40023c00 	.word	0x40023c00

08000a3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <HAL_InitTick+0x54>)
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <HAL_InitTick+0x58>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f000 f943 	bl	8000ce6 <HAL_SYSTICK_Config>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a66:	2301      	movs	r3, #1
 8000a68:	e00e      	b.n	8000a88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2b0f      	cmp	r3, #15
 8000a6e:	d80a      	bhi.n	8000a86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a70:	2200      	movs	r2, #0
 8000a72:	6879      	ldr	r1, [r7, #4]
 8000a74:	f04f 30ff 	mov.w	r0, #4294967295
 8000a78:	f000 f90b 	bl	8000c92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a7c:	4a06      	ldr	r2, [pc, #24]	; (8000a98 <HAL_InitTick+0x5c>)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a82:	2300      	movs	r3, #0
 8000a84:	e000      	b.n	8000a88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	3708      	adds	r7, #8
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	2000001c 	.word	0x2000001c
 8000a94:	20000024 	.word	0x20000024
 8000a98:	20000020 	.word	0x20000020

08000a9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	; (8000abc <HAL_IncTick+0x20>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <HAL_IncTick+0x24>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4413      	add	r3, r2
 8000aac:	4a04      	ldr	r2, [pc, #16]	; (8000ac0 <HAL_IncTick+0x24>)
 8000aae:	6013      	str	r3, [r2, #0]
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	20000024 	.word	0x20000024
 8000ac0:	20000278 	.word	0x20000278

08000ac4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac8:	4b03      	ldr	r3, [pc, #12]	; (8000ad8 <HAL_GetTick+0x14>)
 8000aca:	681b      	ldr	r3, [r3, #0]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	20000278 	.word	0x20000278

08000adc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	f003 0307 	and.w	r3, r3, #7
 8000aea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aec:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <__NVIC_SetPriorityGrouping+0x44>)
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000af2:	68ba      	ldr	r2, [r7, #8]
 8000af4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000af8:	4013      	ands	r3, r2
 8000afa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b0e:	4a04      	ldr	r2, [pc, #16]	; (8000b20 <__NVIC_SetPriorityGrouping+0x44>)
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	60d3      	str	r3, [r2, #12]
}
 8000b14:	bf00      	nop
 8000b16:	3714      	adds	r7, #20
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	e000ed00 	.word	0xe000ed00

08000b24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b28:	4b04      	ldr	r3, [pc, #16]	; (8000b3c <__NVIC_GetPriorityGrouping+0x18>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	0a1b      	lsrs	r3, r3, #8
 8000b2e:	f003 0307 	and.w	r3, r3, #7
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	e000ed00 	.word	0xe000ed00

08000b40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	db0b      	blt.n	8000b6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	f003 021f 	and.w	r2, r3, #31
 8000b58:	4907      	ldr	r1, [pc, #28]	; (8000b78 <__NVIC_EnableIRQ+0x38>)
 8000b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5e:	095b      	lsrs	r3, r3, #5
 8000b60:	2001      	movs	r0, #1
 8000b62:	fa00 f202 	lsl.w	r2, r0, r2
 8000b66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b6a:	bf00      	nop
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	e000e100 	.word	0xe000e100

08000b7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	6039      	str	r1, [r7, #0]
 8000b86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	db0a      	blt.n	8000ba6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	b2da      	uxtb	r2, r3
 8000b94:	490c      	ldr	r1, [pc, #48]	; (8000bc8 <__NVIC_SetPriority+0x4c>)
 8000b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9a:	0112      	lsls	r2, r2, #4
 8000b9c:	b2d2      	uxtb	r2, r2
 8000b9e:	440b      	add	r3, r1
 8000ba0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ba4:	e00a      	b.n	8000bbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	4908      	ldr	r1, [pc, #32]	; (8000bcc <__NVIC_SetPriority+0x50>)
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	f003 030f 	and.w	r3, r3, #15
 8000bb2:	3b04      	subs	r3, #4
 8000bb4:	0112      	lsls	r2, r2, #4
 8000bb6:	b2d2      	uxtb	r2, r2
 8000bb8:	440b      	add	r3, r1
 8000bba:	761a      	strb	r2, [r3, #24]
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	e000e100 	.word	0xe000e100
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b089      	sub	sp, #36	; 0x24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	f003 0307 	and.w	r3, r3, #7
 8000be2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	f1c3 0307 	rsb	r3, r3, #7
 8000bea:	2b04      	cmp	r3, #4
 8000bec:	bf28      	it	cs
 8000bee:	2304      	movcs	r3, #4
 8000bf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	3304      	adds	r3, #4
 8000bf6:	2b06      	cmp	r3, #6
 8000bf8:	d902      	bls.n	8000c00 <NVIC_EncodePriority+0x30>
 8000bfa:	69fb      	ldr	r3, [r7, #28]
 8000bfc:	3b03      	subs	r3, #3
 8000bfe:	e000      	b.n	8000c02 <NVIC_EncodePriority+0x32>
 8000c00:	2300      	movs	r3, #0
 8000c02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c04:	f04f 32ff 	mov.w	r2, #4294967295
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0e:	43da      	mvns	r2, r3
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	401a      	ands	r2, r3
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c18:	f04f 31ff 	mov.w	r1, #4294967295
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c22:	43d9      	mvns	r1, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c28:	4313      	orrs	r3, r2
         );
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3724      	adds	r7, #36	; 0x24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
	...

08000c38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	3b01      	subs	r3, #1
 8000c44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c48:	d301      	bcc.n	8000c4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e00f      	b.n	8000c6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c4e:	4a0a      	ldr	r2, [pc, #40]	; (8000c78 <SysTick_Config+0x40>)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	3b01      	subs	r3, #1
 8000c54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c56:	210f      	movs	r1, #15
 8000c58:	f04f 30ff 	mov.w	r0, #4294967295
 8000c5c:	f7ff ff8e 	bl	8000b7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c60:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <SysTick_Config+0x40>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c66:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <SysTick_Config+0x40>)
 8000c68:	2207      	movs	r2, #7
 8000c6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	e000e010 	.word	0xe000e010

08000c7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f7ff ff29 	bl	8000adc <__NVIC_SetPriorityGrouping>
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b086      	sub	sp, #24
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	4603      	mov	r3, r0
 8000c9a:	60b9      	str	r1, [r7, #8]
 8000c9c:	607a      	str	r2, [r7, #4]
 8000c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ca4:	f7ff ff3e 	bl	8000b24 <__NVIC_GetPriorityGrouping>
 8000ca8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000caa:	687a      	ldr	r2, [r7, #4]
 8000cac:	68b9      	ldr	r1, [r7, #8]
 8000cae:	6978      	ldr	r0, [r7, #20]
 8000cb0:	f7ff ff8e 	bl	8000bd0 <NVIC_EncodePriority>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cba:	4611      	mov	r1, r2
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff ff5d 	bl	8000b7c <__NVIC_SetPriority>
}
 8000cc2:	bf00      	nop
 8000cc4:	3718      	adds	r7, #24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}

08000cca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cca:	b580      	push	{r7, lr}
 8000ccc:	b082      	sub	sp, #8
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff ff31 	bl	8000b40 <__NVIC_EnableIRQ>
}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b082      	sub	sp, #8
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff ffa2 	bl	8000c38 <SysTick_Config>
 8000cf4:	4603      	mov	r3, r0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	b083      	sub	sp, #12
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d004      	beq.n	8000d1c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2280      	movs	r2, #128	; 0x80
 8000d16:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	e00c      	b.n	8000d36 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2205      	movs	r2, #5
 8000d20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f022 0201 	bic.w	r2, r2, #1
 8000d32:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000d34:	2300      	movs	r3, #0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	370c      	adds	r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
	...

08000d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b089      	sub	sp, #36	; 0x24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61fb      	str	r3, [r7, #28]
 8000d5e:	e165      	b.n	800102c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d60:	2201      	movs	r2, #1
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	fa02 f303 	lsl.w	r3, r2, r3
 8000d68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	697a      	ldr	r2, [r7, #20]
 8000d70:	4013      	ands	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	f040 8154 	bne.w	8001026 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d00b      	beq.n	8000d9e <HAL_GPIO_Init+0x5a>
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d007      	beq.n	8000d9e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d92:	2b11      	cmp	r3, #17
 8000d94:	d003      	beq.n	8000d9e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	2b12      	cmp	r3, #18
 8000d9c:	d130      	bne.n	8000e00 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	2203      	movs	r2, #3
 8000daa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dae:	43db      	mvns	r3, r3
 8000db0:	69ba      	ldr	r2, [r7, #24]
 8000db2:	4013      	ands	r3, r2
 8000db4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	68da      	ldr	r2, [r3, #12]
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	69ba      	ldr	r2, [r7, #24]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	69ba      	ldr	r2, [r7, #24]
 8000dcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	69ba      	ldr	r2, [r7, #24]
 8000de0:	4013      	ands	r3, r2
 8000de2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	091b      	lsrs	r3, r3, #4
 8000dea:	f003 0201 	and.w	r2, r3, #1
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	fa02 f303 	lsl.w	r3, r2, r3
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	69ba      	ldr	r2, [r7, #24]
 8000dfe:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	2203      	movs	r2, #3
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	43db      	mvns	r3, r3
 8000e12:	69ba      	ldr	r2, [r7, #24]
 8000e14:	4013      	ands	r3, r2
 8000e16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	689a      	ldr	r2, [r3, #8]
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	fa02 f303 	lsl.w	r3, r2, r3
 8000e24:	69ba      	ldr	r2, [r7, #24]
 8000e26:	4313      	orrs	r3, r2
 8000e28:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d003      	beq.n	8000e40 <HAL_GPIO_Init+0xfc>
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	2b12      	cmp	r3, #18
 8000e3e:	d123      	bne.n	8000e88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e40:	69fb      	ldr	r3, [r7, #28]
 8000e42:	08da      	lsrs	r2, r3, #3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3208      	adds	r2, #8
 8000e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	f003 0307 	and.w	r3, r3, #7
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	220f      	movs	r2, #15
 8000e58:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	69ba      	ldr	r2, [r7, #24]
 8000e60:	4013      	ands	r3, r2
 8000e62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	691a      	ldr	r2, [r3, #16]
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	08da      	lsrs	r2, r3, #3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	3208      	adds	r2, #8
 8000e82:	69b9      	ldr	r1, [r7, #24]
 8000e84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	005b      	lsls	r3, r3, #1
 8000e92:	2203      	movs	r2, #3
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f003 0203 	and.w	r2, r3, #3
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	f000 80ae 	beq.w	8001026 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	4b5c      	ldr	r3, [pc, #368]	; (8001040 <HAL_GPIO_Init+0x2fc>)
 8000ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed2:	4a5b      	ldr	r2, [pc, #364]	; (8001040 <HAL_GPIO_Init+0x2fc>)
 8000ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eda:	4b59      	ldr	r3, [pc, #356]	; (8001040 <HAL_GPIO_Init+0x2fc>)
 8000edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ee6:	4a57      	ldr	r2, [pc, #348]	; (8001044 <HAL_GPIO_Init+0x300>)
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	089b      	lsrs	r3, r3, #2
 8000eec:	3302      	adds	r3, #2
 8000eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f003 0303 	and.w	r3, r3, #3
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	220f      	movs	r2, #15
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	43db      	mvns	r3, r3
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	4013      	ands	r3, r2
 8000f08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a4e      	ldr	r2, [pc, #312]	; (8001048 <HAL_GPIO_Init+0x304>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d025      	beq.n	8000f5e <HAL_GPIO_Init+0x21a>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4a4d      	ldr	r2, [pc, #308]	; (800104c <HAL_GPIO_Init+0x308>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d01f      	beq.n	8000f5a <HAL_GPIO_Init+0x216>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a4c      	ldr	r2, [pc, #304]	; (8001050 <HAL_GPIO_Init+0x30c>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d019      	beq.n	8000f56 <HAL_GPIO_Init+0x212>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a4b      	ldr	r2, [pc, #300]	; (8001054 <HAL_GPIO_Init+0x310>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d013      	beq.n	8000f52 <HAL_GPIO_Init+0x20e>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a4a      	ldr	r2, [pc, #296]	; (8001058 <HAL_GPIO_Init+0x314>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d00d      	beq.n	8000f4e <HAL_GPIO_Init+0x20a>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a49      	ldr	r2, [pc, #292]	; (800105c <HAL_GPIO_Init+0x318>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d007      	beq.n	8000f4a <HAL_GPIO_Init+0x206>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a48      	ldr	r2, [pc, #288]	; (8001060 <HAL_GPIO_Init+0x31c>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d101      	bne.n	8000f46 <HAL_GPIO_Init+0x202>
 8000f42:	2306      	movs	r3, #6
 8000f44:	e00c      	b.n	8000f60 <HAL_GPIO_Init+0x21c>
 8000f46:	2307      	movs	r3, #7
 8000f48:	e00a      	b.n	8000f60 <HAL_GPIO_Init+0x21c>
 8000f4a:	2305      	movs	r3, #5
 8000f4c:	e008      	b.n	8000f60 <HAL_GPIO_Init+0x21c>
 8000f4e:	2304      	movs	r3, #4
 8000f50:	e006      	b.n	8000f60 <HAL_GPIO_Init+0x21c>
 8000f52:	2303      	movs	r3, #3
 8000f54:	e004      	b.n	8000f60 <HAL_GPIO_Init+0x21c>
 8000f56:	2302      	movs	r3, #2
 8000f58:	e002      	b.n	8000f60 <HAL_GPIO_Init+0x21c>
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e000      	b.n	8000f60 <HAL_GPIO_Init+0x21c>
 8000f5e:	2300      	movs	r3, #0
 8000f60:	69fa      	ldr	r2, [r7, #28]
 8000f62:	f002 0203 	and.w	r2, r2, #3
 8000f66:	0092      	lsls	r2, r2, #2
 8000f68:	4093      	lsls	r3, r2
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f70:	4934      	ldr	r1, [pc, #208]	; (8001044 <HAL_GPIO_Init+0x300>)
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	089b      	lsrs	r3, r3, #2
 8000f76:	3302      	adds	r3, #2
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f7e:	4b39      	ldr	r3, [pc, #228]	; (8001064 <HAL_GPIO_Init+0x320>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	43db      	mvns	r3, r3
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d003      	beq.n	8000fa2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fa2:	4a30      	ldr	r2, [pc, #192]	; (8001064 <HAL_GPIO_Init+0x320>)
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000fa8:	4b2e      	ldr	r3, [pc, #184]	; (8001064 <HAL_GPIO_Init+0x320>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d003      	beq.n	8000fcc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fcc:	4a25      	ldr	r2, [pc, #148]	; (8001064 <HAL_GPIO_Init+0x320>)
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fd2:	4b24      	ldr	r3, [pc, #144]	; (8001064 <HAL_GPIO_Init+0x320>)
 8000fd4:	689b      	ldr	r3, [r3, #8]
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	43db      	mvns	r3, r3
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d003      	beq.n	8000ff6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ff6:	4a1b      	ldr	r2, [pc, #108]	; (8001064 <HAL_GPIO_Init+0x320>)
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ffc:	4b19      	ldr	r3, [pc, #100]	; (8001064 <HAL_GPIO_Init+0x320>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	43db      	mvns	r3, r3
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4013      	ands	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d003      	beq.n	8001020 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	4313      	orrs	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001020:	4a10      	ldr	r2, [pc, #64]	; (8001064 <HAL_GPIO_Init+0x320>)
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	3301      	adds	r3, #1
 800102a:	61fb      	str	r3, [r7, #28]
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	2b0f      	cmp	r3, #15
 8001030:	f67f ae96 	bls.w	8000d60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001034:	bf00      	nop
 8001036:	3724      	adds	r7, #36	; 0x24
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	40023800 	.word	0x40023800
 8001044:	40013800 	.word	0x40013800
 8001048:	40020000 	.word	0x40020000
 800104c:	40020400 	.word	0x40020400
 8001050:	40020800 	.word	0x40020800
 8001054:	40020c00 	.word	0x40020c00
 8001058:	40021000 	.word	0x40021000
 800105c:	40021400 	.word	0x40021400
 8001060:	40021800 	.word	0x40021800
 8001064:	40013c00 	.word	0x40013c00

08001068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d101      	bne.n	800107c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e0cc      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800107c:	4b68      	ldr	r3, [pc, #416]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 030f 	and.w	r3, r3, #15
 8001084:	683a      	ldr	r2, [r7, #0]
 8001086:	429a      	cmp	r2, r3
 8001088:	d90c      	bls.n	80010a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800108a:	4b65      	ldr	r3, [pc, #404]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 800108c:	683a      	ldr	r2, [r7, #0]
 800108e:	b2d2      	uxtb	r2, r2
 8001090:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001092:	4b63      	ldr	r3, [pc, #396]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 030f 	and.w	r3, r3, #15
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	429a      	cmp	r2, r3
 800109e:	d001      	beq.n	80010a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	e0b8      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d020      	beq.n	80010f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d005      	beq.n	80010c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010bc:	4b59      	ldr	r3, [pc, #356]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	4a58      	ldr	r2, [pc, #352]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80010c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f003 0308 	and.w	r3, r3, #8
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d005      	beq.n	80010e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010d4:	4b53      	ldr	r3, [pc, #332]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	4a52      	ldr	r2, [pc, #328]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80010de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010e0:	4b50      	ldr	r3, [pc, #320]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	494d      	ldr	r1, [pc, #308]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010ee:	4313      	orrs	r3, r2
 80010f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d044      	beq.n	8001188 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d107      	bne.n	8001116 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001106:	4b47      	ldr	r3, [pc, #284]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d119      	bne.n	8001146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e07f      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	2b02      	cmp	r3, #2
 800111c:	d003      	beq.n	8001126 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001122:	2b03      	cmp	r3, #3
 8001124:	d107      	bne.n	8001136 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001126:	4b3f      	ldr	r3, [pc, #252]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d109      	bne.n	8001146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e06f      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001136:	4b3b      	ldr	r3, [pc, #236]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	2b00      	cmp	r3, #0
 8001140:	d101      	bne.n	8001146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e067      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001146:	4b37      	ldr	r3, [pc, #220]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	f023 0203 	bic.w	r2, r3, #3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	4934      	ldr	r1, [pc, #208]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001154:	4313      	orrs	r3, r2
 8001156:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001158:	f7ff fcb4 	bl	8000ac4 <HAL_GetTick>
 800115c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800115e:	e00a      	b.n	8001176 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001160:	f7ff fcb0 	bl	8000ac4 <HAL_GetTick>
 8001164:	4602      	mov	r2, r0
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	f241 3288 	movw	r2, #5000	; 0x1388
 800116e:	4293      	cmp	r3, r2
 8001170:	d901      	bls.n	8001176 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001172:	2303      	movs	r3, #3
 8001174:	e04f      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001176:	4b2b      	ldr	r3, [pc, #172]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f003 020c 	and.w	r2, r3, #12
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	429a      	cmp	r2, r3
 8001186:	d1eb      	bne.n	8001160 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001188:	4b25      	ldr	r3, [pc, #148]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 030f 	and.w	r3, r3, #15
 8001190:	683a      	ldr	r2, [r7, #0]
 8001192:	429a      	cmp	r2, r3
 8001194:	d20c      	bcs.n	80011b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001196:	4b22      	ldr	r3, [pc, #136]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	b2d2      	uxtb	r2, r2
 800119c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800119e:	4b20      	ldr	r3, [pc, #128]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 030f 	and.w	r3, r3, #15
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d001      	beq.n	80011b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e032      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d008      	beq.n	80011ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011bc:	4b19      	ldr	r3, [pc, #100]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	4916      	ldr	r1, [pc, #88]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80011ca:	4313      	orrs	r3, r2
 80011cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0308 	and.w	r3, r3, #8
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d009      	beq.n	80011ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011da:	4b12      	ldr	r3, [pc, #72]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	691b      	ldr	r3, [r3, #16]
 80011e6:	00db      	lsls	r3, r3, #3
 80011e8:	490e      	ldr	r1, [pc, #56]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80011ea:	4313      	orrs	r3, r2
 80011ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011ee:	f000 f855 	bl	800129c <HAL_RCC_GetSysClockFreq>
 80011f2:	4601      	mov	r1, r0
 80011f4:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	091b      	lsrs	r3, r3, #4
 80011fa:	f003 030f 	and.w	r3, r3, #15
 80011fe:	4a0a      	ldr	r2, [pc, #40]	; (8001228 <HAL_RCC_ClockConfig+0x1c0>)
 8001200:	5cd3      	ldrb	r3, [r2, r3]
 8001202:	fa21 f303 	lsr.w	r3, r1, r3
 8001206:	4a09      	ldr	r2, [pc, #36]	; (800122c <HAL_RCC_ClockConfig+0x1c4>)
 8001208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800120a:	4b09      	ldr	r3, [pc, #36]	; (8001230 <HAL_RCC_ClockConfig+0x1c8>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff fc14 	bl	8000a3c <HAL_InitTick>

  return HAL_OK;
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	3710      	adds	r7, #16
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40023c00 	.word	0x40023c00
 8001224:	40023800 	.word	0x40023800
 8001228:	08002cf4 	.word	0x08002cf4
 800122c:	2000001c 	.word	0x2000001c
 8001230:	20000020 	.word	0x20000020

08001234 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001238:	4b03      	ldr	r3, [pc, #12]	; (8001248 <HAL_RCC_GetHCLKFreq+0x14>)
 800123a:	681b      	ldr	r3, [r3, #0]
}
 800123c:	4618      	mov	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	2000001c 	.word	0x2000001c

0800124c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001250:	f7ff fff0 	bl	8001234 <HAL_RCC_GetHCLKFreq>
 8001254:	4601      	mov	r1, r0
 8001256:	4b05      	ldr	r3, [pc, #20]	; (800126c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	0a9b      	lsrs	r3, r3, #10
 800125c:	f003 0307 	and.w	r3, r3, #7
 8001260:	4a03      	ldr	r2, [pc, #12]	; (8001270 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001262:	5cd3      	ldrb	r3, [r2, r3]
 8001264:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001268:	4618      	mov	r0, r3
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40023800 	.word	0x40023800
 8001270:	08002d04 	.word	0x08002d04

08001274 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001278:	f7ff ffdc 	bl	8001234 <HAL_RCC_GetHCLKFreq>
 800127c:	4601      	mov	r1, r0
 800127e:	4b05      	ldr	r3, [pc, #20]	; (8001294 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	0b5b      	lsrs	r3, r3, #13
 8001284:	f003 0307 	and.w	r3, r3, #7
 8001288:	4a03      	ldr	r2, [pc, #12]	; (8001298 <HAL_RCC_GetPCLK2Freq+0x24>)
 800128a:	5cd3      	ldrb	r3, [r2, r3]
 800128c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001290:	4618      	mov	r0, r3
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40023800 	.word	0x40023800
 8001298:	08002d04 	.word	0x08002d04

0800129c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800129c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800129e:	b087      	sub	sp, #28
 80012a0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80012aa:	2300      	movs	r3, #0
 80012ac:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 80012ae:	2300      	movs	r3, #0
 80012b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80012b2:	2300      	movs	r3, #0
 80012b4:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80012b6:	4bc6      	ldr	r3, [pc, #792]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f003 030c 	and.w	r3, r3, #12
 80012be:	2b0c      	cmp	r3, #12
 80012c0:	f200 817e 	bhi.w	80015c0 <HAL_RCC_GetSysClockFreq+0x324>
 80012c4:	a201      	add	r2, pc, #4	; (adr r2, 80012cc <HAL_RCC_GetSysClockFreq+0x30>)
 80012c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ca:	bf00      	nop
 80012cc:	08001301 	.word	0x08001301
 80012d0:	080015c1 	.word	0x080015c1
 80012d4:	080015c1 	.word	0x080015c1
 80012d8:	080015c1 	.word	0x080015c1
 80012dc:	08001307 	.word	0x08001307
 80012e0:	080015c1 	.word	0x080015c1
 80012e4:	080015c1 	.word	0x080015c1
 80012e8:	080015c1 	.word	0x080015c1
 80012ec:	0800130d 	.word	0x0800130d
 80012f0:	080015c1 	.word	0x080015c1
 80012f4:	080015c1 	.word	0x080015c1
 80012f8:	080015c1 	.word	0x080015c1
 80012fc:	08001469 	.word	0x08001469
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001300:	4bb4      	ldr	r3, [pc, #720]	; (80015d4 <HAL_RCC_GetSysClockFreq+0x338>)
 8001302:	613b      	str	r3, [r7, #16]
       break;
 8001304:	e15f      	b.n	80015c6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001306:	4bb4      	ldr	r3, [pc, #720]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x33c>)
 8001308:	613b      	str	r3, [r7, #16]
      break;
 800130a:	e15c      	b.n	80015c6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800130c:	4bb0      	ldr	r3, [pc, #704]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001314:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001316:	4bae      	ldr	r3, [pc, #696]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d04a      	beq.n	80013b8 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001322:	4bab      	ldr	r3, [pc, #684]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	099b      	lsrs	r3, r3, #6
 8001328:	f04f 0400 	mov.w	r4, #0
 800132c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001330:	f04f 0200 	mov.w	r2, #0
 8001334:	ea03 0501 	and.w	r5, r3, r1
 8001338:	ea04 0602 	and.w	r6, r4, r2
 800133c:	4629      	mov	r1, r5
 800133e:	4632      	mov	r2, r6
 8001340:	f04f 0300 	mov.w	r3, #0
 8001344:	f04f 0400 	mov.w	r4, #0
 8001348:	0154      	lsls	r4, r2, #5
 800134a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800134e:	014b      	lsls	r3, r1, #5
 8001350:	4619      	mov	r1, r3
 8001352:	4622      	mov	r2, r4
 8001354:	1b49      	subs	r1, r1, r5
 8001356:	eb62 0206 	sbc.w	r2, r2, r6
 800135a:	f04f 0300 	mov.w	r3, #0
 800135e:	f04f 0400 	mov.w	r4, #0
 8001362:	0194      	lsls	r4, r2, #6
 8001364:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001368:	018b      	lsls	r3, r1, #6
 800136a:	1a5b      	subs	r3, r3, r1
 800136c:	eb64 0402 	sbc.w	r4, r4, r2
 8001370:	f04f 0100 	mov.w	r1, #0
 8001374:	f04f 0200 	mov.w	r2, #0
 8001378:	00e2      	lsls	r2, r4, #3
 800137a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800137e:	00d9      	lsls	r1, r3, #3
 8001380:	460b      	mov	r3, r1
 8001382:	4614      	mov	r4, r2
 8001384:	195b      	adds	r3, r3, r5
 8001386:	eb44 0406 	adc.w	r4, r4, r6
 800138a:	f04f 0100 	mov.w	r1, #0
 800138e:	f04f 0200 	mov.w	r2, #0
 8001392:	0262      	lsls	r2, r4, #9
 8001394:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001398:	0259      	lsls	r1, r3, #9
 800139a:	460b      	mov	r3, r1
 800139c:	4614      	mov	r4, r2
 800139e:	4618      	mov	r0, r3
 80013a0:	4621      	mov	r1, r4
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	f04f 0400 	mov.w	r4, #0
 80013a8:	461a      	mov	r2, r3
 80013aa:	4623      	mov	r3, r4
 80013ac:	f7fe ff2a 	bl	8000204 <__aeabi_uldivmod>
 80013b0:	4603      	mov	r3, r0
 80013b2:	460c      	mov	r4, r1
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	e049      	b.n	800144c <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013b8:	4b85      	ldr	r3, [pc, #532]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	099b      	lsrs	r3, r3, #6
 80013be:	f04f 0400 	mov.w	r4, #0
 80013c2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	ea03 0501 	and.w	r5, r3, r1
 80013ce:	ea04 0602 	and.w	r6, r4, r2
 80013d2:	4629      	mov	r1, r5
 80013d4:	4632      	mov	r2, r6
 80013d6:	f04f 0300 	mov.w	r3, #0
 80013da:	f04f 0400 	mov.w	r4, #0
 80013de:	0154      	lsls	r4, r2, #5
 80013e0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80013e4:	014b      	lsls	r3, r1, #5
 80013e6:	4619      	mov	r1, r3
 80013e8:	4622      	mov	r2, r4
 80013ea:	1b49      	subs	r1, r1, r5
 80013ec:	eb62 0206 	sbc.w	r2, r2, r6
 80013f0:	f04f 0300 	mov.w	r3, #0
 80013f4:	f04f 0400 	mov.w	r4, #0
 80013f8:	0194      	lsls	r4, r2, #6
 80013fa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80013fe:	018b      	lsls	r3, r1, #6
 8001400:	1a5b      	subs	r3, r3, r1
 8001402:	eb64 0402 	sbc.w	r4, r4, r2
 8001406:	f04f 0100 	mov.w	r1, #0
 800140a:	f04f 0200 	mov.w	r2, #0
 800140e:	00e2      	lsls	r2, r4, #3
 8001410:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001414:	00d9      	lsls	r1, r3, #3
 8001416:	460b      	mov	r3, r1
 8001418:	4614      	mov	r4, r2
 800141a:	195b      	adds	r3, r3, r5
 800141c:	eb44 0406 	adc.w	r4, r4, r6
 8001420:	f04f 0100 	mov.w	r1, #0
 8001424:	f04f 0200 	mov.w	r2, #0
 8001428:	02a2      	lsls	r2, r4, #10
 800142a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800142e:	0299      	lsls	r1, r3, #10
 8001430:	460b      	mov	r3, r1
 8001432:	4614      	mov	r4, r2
 8001434:	4618      	mov	r0, r3
 8001436:	4621      	mov	r1, r4
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f04f 0400 	mov.w	r4, #0
 800143e:	461a      	mov	r2, r3
 8001440:	4623      	mov	r3, r4
 8001442:	f7fe fedf 	bl	8000204 <__aeabi_uldivmod>
 8001446:	4603      	mov	r3, r0
 8001448:	460c      	mov	r4, r1
 800144a:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800144c:	4b60      	ldr	r3, [pc, #384]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	0c1b      	lsrs	r3, r3, #16
 8001452:	f003 0303 	and.w	r3, r3, #3
 8001456:	3301      	adds	r3, #1
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	fbb2 f3f3 	udiv	r3, r2, r3
 8001464:	613b      	str	r3, [r7, #16]
      break;
 8001466:	e0ae      	b.n	80015c6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001468:	4b59      	ldr	r3, [pc, #356]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001470:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001472:	4b57      	ldr	r3, [pc, #348]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d04a      	beq.n	8001514 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800147e:	4b54      	ldr	r3, [pc, #336]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	099b      	lsrs	r3, r3, #6
 8001484:	f04f 0400 	mov.w	r4, #0
 8001488:	f240 11ff 	movw	r1, #511	; 0x1ff
 800148c:	f04f 0200 	mov.w	r2, #0
 8001490:	ea03 0501 	and.w	r5, r3, r1
 8001494:	ea04 0602 	and.w	r6, r4, r2
 8001498:	4629      	mov	r1, r5
 800149a:	4632      	mov	r2, r6
 800149c:	f04f 0300 	mov.w	r3, #0
 80014a0:	f04f 0400 	mov.w	r4, #0
 80014a4:	0154      	lsls	r4, r2, #5
 80014a6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80014aa:	014b      	lsls	r3, r1, #5
 80014ac:	4619      	mov	r1, r3
 80014ae:	4622      	mov	r2, r4
 80014b0:	1b49      	subs	r1, r1, r5
 80014b2:	eb62 0206 	sbc.w	r2, r2, r6
 80014b6:	f04f 0300 	mov.w	r3, #0
 80014ba:	f04f 0400 	mov.w	r4, #0
 80014be:	0194      	lsls	r4, r2, #6
 80014c0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80014c4:	018b      	lsls	r3, r1, #6
 80014c6:	1a5b      	subs	r3, r3, r1
 80014c8:	eb64 0402 	sbc.w	r4, r4, r2
 80014cc:	f04f 0100 	mov.w	r1, #0
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	00e2      	lsls	r2, r4, #3
 80014d6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80014da:	00d9      	lsls	r1, r3, #3
 80014dc:	460b      	mov	r3, r1
 80014de:	4614      	mov	r4, r2
 80014e0:	195b      	adds	r3, r3, r5
 80014e2:	eb44 0406 	adc.w	r4, r4, r6
 80014e6:	f04f 0100 	mov.w	r1, #0
 80014ea:	f04f 0200 	mov.w	r2, #0
 80014ee:	0262      	lsls	r2, r4, #9
 80014f0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80014f4:	0259      	lsls	r1, r3, #9
 80014f6:	460b      	mov	r3, r1
 80014f8:	4614      	mov	r4, r2
 80014fa:	4618      	mov	r0, r3
 80014fc:	4621      	mov	r1, r4
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	f04f 0400 	mov.w	r4, #0
 8001504:	461a      	mov	r2, r3
 8001506:	4623      	mov	r3, r4
 8001508:	f7fe fe7c 	bl	8000204 <__aeabi_uldivmod>
 800150c:	4603      	mov	r3, r0
 800150e:	460c      	mov	r4, r1
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	e049      	b.n	80015a8 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001514:	4b2e      	ldr	r3, [pc, #184]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	099b      	lsrs	r3, r3, #6
 800151a:	f04f 0400 	mov.w	r4, #0
 800151e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001522:	f04f 0200 	mov.w	r2, #0
 8001526:	ea03 0501 	and.w	r5, r3, r1
 800152a:	ea04 0602 	and.w	r6, r4, r2
 800152e:	4629      	mov	r1, r5
 8001530:	4632      	mov	r2, r6
 8001532:	f04f 0300 	mov.w	r3, #0
 8001536:	f04f 0400 	mov.w	r4, #0
 800153a:	0154      	lsls	r4, r2, #5
 800153c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001540:	014b      	lsls	r3, r1, #5
 8001542:	4619      	mov	r1, r3
 8001544:	4622      	mov	r2, r4
 8001546:	1b49      	subs	r1, r1, r5
 8001548:	eb62 0206 	sbc.w	r2, r2, r6
 800154c:	f04f 0300 	mov.w	r3, #0
 8001550:	f04f 0400 	mov.w	r4, #0
 8001554:	0194      	lsls	r4, r2, #6
 8001556:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800155a:	018b      	lsls	r3, r1, #6
 800155c:	1a5b      	subs	r3, r3, r1
 800155e:	eb64 0402 	sbc.w	r4, r4, r2
 8001562:	f04f 0100 	mov.w	r1, #0
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	00e2      	lsls	r2, r4, #3
 800156c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001570:	00d9      	lsls	r1, r3, #3
 8001572:	460b      	mov	r3, r1
 8001574:	4614      	mov	r4, r2
 8001576:	195b      	adds	r3, r3, r5
 8001578:	eb44 0406 	adc.w	r4, r4, r6
 800157c:	f04f 0100 	mov.w	r1, #0
 8001580:	f04f 0200 	mov.w	r2, #0
 8001584:	02a2      	lsls	r2, r4, #10
 8001586:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800158a:	0299      	lsls	r1, r3, #10
 800158c:	460b      	mov	r3, r1
 800158e:	4614      	mov	r4, r2
 8001590:	4618      	mov	r0, r3
 8001592:	4621      	mov	r1, r4
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f04f 0400 	mov.w	r4, #0
 800159a:	461a      	mov	r2, r3
 800159c:	4623      	mov	r3, r4
 800159e:	f7fe fe31 	bl	8000204 <__aeabi_uldivmod>
 80015a2:	4603      	mov	r3, r0
 80015a4:	460c      	mov	r4, r1
 80015a6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80015a8:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x334>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	0f1b      	lsrs	r3, r3, #28
 80015ae:	f003 0307 	and.w	r3, r3, #7
 80015b2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015bc:	613b      	str	r3, [r7, #16]
      break;
 80015be:	e002      	b.n	80015c6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <HAL_RCC_GetSysClockFreq+0x338>)
 80015c2:	613b      	str	r3, [r7, #16]
      break;
 80015c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015c6:	693b      	ldr	r3, [r7, #16]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	371c      	adds	r7, #28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015d0:	40023800 	.word	0x40023800
 80015d4:	00f42400 	.word	0x00f42400
 80015d8:	007a1200 	.word	0x007a1200

080015dc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015e4:	2300      	movs	r3, #0
 80015e6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	f000 8083 	beq.w	80016fc <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80015f6:	4b95      	ldr	r3, [pc, #596]	; (800184c <HAL_RCC_OscConfig+0x270>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f003 030c 	and.w	r3, r3, #12
 80015fe:	2b04      	cmp	r3, #4
 8001600:	d019      	beq.n	8001636 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001602:	4b92      	ldr	r3, [pc, #584]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800160a:	2b08      	cmp	r3, #8
 800160c:	d106      	bne.n	800161c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800160e:	4b8f      	ldr	r3, [pc, #572]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001616:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800161a:	d00c      	beq.n	8001636 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800161c:	4b8b      	ldr	r3, [pc, #556]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001624:	2b0c      	cmp	r3, #12
 8001626:	d112      	bne.n	800164e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001628:	4b88      	ldr	r3, [pc, #544]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001630:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001634:	d10b      	bne.n	800164e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001636:	4b85      	ldr	r3, [pc, #532]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d05b      	beq.n	80016fa <HAL_RCC_OscConfig+0x11e>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d157      	bne.n	80016fa <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e216      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001656:	d106      	bne.n	8001666 <HAL_RCC_OscConfig+0x8a>
 8001658:	4b7c      	ldr	r3, [pc, #496]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a7b      	ldr	r2, [pc, #492]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800165e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	e01d      	b.n	80016a2 <HAL_RCC_OscConfig+0xc6>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800166e:	d10c      	bne.n	800168a <HAL_RCC_OscConfig+0xae>
 8001670:	4b76      	ldr	r3, [pc, #472]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a75      	ldr	r2, [pc, #468]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001676:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800167a:	6013      	str	r3, [r2, #0]
 800167c:	4b73      	ldr	r3, [pc, #460]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a72      	ldr	r2, [pc, #456]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001682:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	e00b      	b.n	80016a2 <HAL_RCC_OscConfig+0xc6>
 800168a:	4b70      	ldr	r3, [pc, #448]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a6f      	ldr	r2, [pc, #444]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001690:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001694:	6013      	str	r3, [r2, #0]
 8001696:	4b6d      	ldr	r3, [pc, #436]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a6c      	ldr	r2, [pc, #432]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800169c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016a0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d013      	beq.n	80016d2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016aa:	f7ff fa0b 	bl	8000ac4 <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016b0:	e008      	b.n	80016c4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016b2:	f7ff fa07 	bl	8000ac4 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b64      	cmp	r3, #100	; 0x64
 80016be:	d901      	bls.n	80016c4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e1db      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016c4:	4b61      	ldr	r3, [pc, #388]	; (800184c <HAL_RCC_OscConfig+0x270>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d0f0      	beq.n	80016b2 <HAL_RCC_OscConfig+0xd6>
 80016d0:	e014      	b.n	80016fc <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d2:	f7ff f9f7 	bl	8000ac4 <HAL_GetTick>
 80016d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016d8:	e008      	b.n	80016ec <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016da:	f7ff f9f3 	bl	8000ac4 <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	2b64      	cmp	r3, #100	; 0x64
 80016e6:	d901      	bls.n	80016ec <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80016e8:	2303      	movs	r3, #3
 80016ea:	e1c7      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016ec:	4b57      	ldr	r3, [pc, #348]	; (800184c <HAL_RCC_OscConfig+0x270>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1f0      	bne.n	80016da <HAL_RCC_OscConfig+0xfe>
 80016f8:	e000      	b.n	80016fc <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016fa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d06f      	beq.n	80017e8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001708:	4b50      	ldr	r3, [pc, #320]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f003 030c 	and.w	r3, r3, #12
 8001710:	2b00      	cmp	r3, #0
 8001712:	d017      	beq.n	8001744 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001714:	4b4d      	ldr	r3, [pc, #308]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800171c:	2b08      	cmp	r3, #8
 800171e:	d105      	bne.n	800172c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001720:	4b4a      	ldr	r3, [pc, #296]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001728:	2b00      	cmp	r3, #0
 800172a:	d00b      	beq.n	8001744 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800172c:	4b47      	ldr	r3, [pc, #284]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001734:	2b0c      	cmp	r3, #12
 8001736:	d11c      	bne.n	8001772 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001738:	4b44      	ldr	r3, [pc, #272]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d116      	bne.n	8001772 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001744:	4b41      	ldr	r3, [pc, #260]	; (800184c <HAL_RCC_OscConfig+0x270>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f003 0302 	and.w	r3, r3, #2
 800174c:	2b00      	cmp	r3, #0
 800174e:	d005      	beq.n	800175c <HAL_RCC_OscConfig+0x180>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d001      	beq.n	800175c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e18f      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800175c:	4b3b      	ldr	r3, [pc, #236]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	691b      	ldr	r3, [r3, #16]
 8001768:	00db      	lsls	r3, r3, #3
 800176a:	4938      	ldr	r1, [pc, #224]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800176c:	4313      	orrs	r3, r2
 800176e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001770:	e03a      	b.n	80017e8 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d020      	beq.n	80017bc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800177a:	4b35      	ldr	r3, [pc, #212]	; (8001850 <HAL_RCC_OscConfig+0x274>)
 800177c:	2201      	movs	r2, #1
 800177e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001780:	f7ff f9a0 	bl	8000ac4 <HAL_GetTick>
 8001784:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001786:	e008      	b.n	800179a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001788:	f7ff f99c 	bl	8000ac4 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	2b02      	cmp	r3, #2
 8001794:	d901      	bls.n	800179a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001796:	2303      	movs	r3, #3
 8001798:	e170      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800179a:	4b2c      	ldr	r3, [pc, #176]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d0f0      	beq.n	8001788 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017a6:	4b29      	ldr	r3, [pc, #164]	; (800184c <HAL_RCC_OscConfig+0x270>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	691b      	ldr	r3, [r3, #16]
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	4925      	ldr	r1, [pc, #148]	; (800184c <HAL_RCC_OscConfig+0x270>)
 80017b6:	4313      	orrs	r3, r2
 80017b8:	600b      	str	r3, [r1, #0]
 80017ba:	e015      	b.n	80017e8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017bc:	4b24      	ldr	r3, [pc, #144]	; (8001850 <HAL_RCC_OscConfig+0x274>)
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c2:	f7ff f97f 	bl	8000ac4 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017c8:	e008      	b.n	80017dc <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017ca:	f7ff f97b 	bl	8000ac4 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e14f      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017dc:	4b1b      	ldr	r3, [pc, #108]	; (800184c <HAL_RCC_OscConfig+0x270>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d1f0      	bne.n	80017ca <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0308 	and.w	r3, r3, #8
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d037      	beq.n	8001864 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	695b      	ldr	r3, [r3, #20]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d016      	beq.n	800182a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017fc:	4b15      	ldr	r3, [pc, #84]	; (8001854 <HAL_RCC_OscConfig+0x278>)
 80017fe:	2201      	movs	r2, #1
 8001800:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001802:	f7ff f95f 	bl	8000ac4 <HAL_GetTick>
 8001806:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001808:	e008      	b.n	800181c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800180a:	f7ff f95b 	bl	8000ac4 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	2b02      	cmp	r3, #2
 8001816:	d901      	bls.n	800181c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e12f      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800181c:	4b0b      	ldr	r3, [pc, #44]	; (800184c <HAL_RCC_OscConfig+0x270>)
 800181e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	2b00      	cmp	r3, #0
 8001826:	d0f0      	beq.n	800180a <HAL_RCC_OscConfig+0x22e>
 8001828:	e01c      	b.n	8001864 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800182a:	4b0a      	ldr	r3, [pc, #40]	; (8001854 <HAL_RCC_OscConfig+0x278>)
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001830:	f7ff f948 	bl	8000ac4 <HAL_GetTick>
 8001834:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001836:	e00f      	b.n	8001858 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001838:	f7ff f944 	bl	8000ac4 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	2b02      	cmp	r3, #2
 8001844:	d908      	bls.n	8001858 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e118      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
 800184a:	bf00      	nop
 800184c:	40023800 	.word	0x40023800
 8001850:	42470000 	.word	0x42470000
 8001854:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001858:	4b8a      	ldr	r3, [pc, #552]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 800185a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800185c:	f003 0302 	and.w	r3, r3, #2
 8001860:	2b00      	cmp	r3, #0
 8001862:	d1e9      	bne.n	8001838 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	2b00      	cmp	r3, #0
 800186e:	f000 8097 	beq.w	80019a0 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001872:	2300      	movs	r3, #0
 8001874:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001876:	4b83      	ldr	r3, [pc, #524]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d10f      	bne.n	80018a2 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	4b7f      	ldr	r3, [pc, #508]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	4a7e      	ldr	r2, [pc, #504]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 800188c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001890:	6413      	str	r3, [r2, #64]	; 0x40
 8001892:	4b7c      	ldr	r3, [pc, #496]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800189e:	2301      	movs	r3, #1
 80018a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018a2:	4b79      	ldr	r3, [pc, #484]	; (8001a88 <HAL_RCC_OscConfig+0x4ac>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d118      	bne.n	80018e0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018ae:	4b76      	ldr	r3, [pc, #472]	; (8001a88 <HAL_RCC_OscConfig+0x4ac>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a75      	ldr	r2, [pc, #468]	; (8001a88 <HAL_RCC_OscConfig+0x4ac>)
 80018b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018ba:	f7ff f903 	bl	8000ac4 <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018c2:	f7ff f8ff 	bl	8000ac4 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e0d3      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018d4:	4b6c      	ldr	r3, [pc, #432]	; (8001a88 <HAL_RCC_OscConfig+0x4ac>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0f0      	beq.n	80018c2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d106      	bne.n	80018f6 <HAL_RCC_OscConfig+0x31a>
 80018e8:	4b66      	ldr	r3, [pc, #408]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 80018ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ec:	4a65      	ldr	r2, [pc, #404]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 80018ee:	f043 0301 	orr.w	r3, r3, #1
 80018f2:	6713      	str	r3, [r2, #112]	; 0x70
 80018f4:	e01c      	b.n	8001930 <HAL_RCC_OscConfig+0x354>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	2b05      	cmp	r3, #5
 80018fc:	d10c      	bne.n	8001918 <HAL_RCC_OscConfig+0x33c>
 80018fe:	4b61      	ldr	r3, [pc, #388]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001902:	4a60      	ldr	r2, [pc, #384]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001904:	f043 0304 	orr.w	r3, r3, #4
 8001908:	6713      	str	r3, [r2, #112]	; 0x70
 800190a:	4b5e      	ldr	r3, [pc, #376]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 800190c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800190e:	4a5d      	ldr	r2, [pc, #372]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6713      	str	r3, [r2, #112]	; 0x70
 8001916:	e00b      	b.n	8001930 <HAL_RCC_OscConfig+0x354>
 8001918:	4b5a      	ldr	r3, [pc, #360]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 800191a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800191c:	4a59      	ldr	r2, [pc, #356]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 800191e:	f023 0301 	bic.w	r3, r3, #1
 8001922:	6713      	str	r3, [r2, #112]	; 0x70
 8001924:	4b57      	ldr	r3, [pc, #348]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001926:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001928:	4a56      	ldr	r2, [pc, #344]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 800192a:	f023 0304 	bic.w	r3, r3, #4
 800192e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d015      	beq.n	8001964 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001938:	f7ff f8c4 	bl	8000ac4 <HAL_GetTick>
 800193c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800193e:	e00a      	b.n	8001956 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001940:	f7ff f8c0 	bl	8000ac4 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	f241 3288 	movw	r2, #5000	; 0x1388
 800194e:	4293      	cmp	r3, r2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e092      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001956:	4b4b      	ldr	r3, [pc, #300]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0ee      	beq.n	8001940 <HAL_RCC_OscConfig+0x364>
 8001962:	e014      	b.n	800198e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001964:	f7ff f8ae 	bl	8000ac4 <HAL_GetTick>
 8001968:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800196a:	e00a      	b.n	8001982 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800196c:	f7ff f8aa 	bl	8000ac4 <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	f241 3288 	movw	r2, #5000	; 0x1388
 800197a:	4293      	cmp	r3, r2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e07c      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001982:	4b40      	ldr	r3, [pc, #256]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1ee      	bne.n	800196c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800198e:	7dfb      	ldrb	r3, [r7, #23]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d105      	bne.n	80019a0 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001994:	4b3b      	ldr	r3, [pc, #236]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001998:	4a3a      	ldr	r2, [pc, #232]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 800199a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800199e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d068      	beq.n	8001a7a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019a8:	4b36      	ldr	r3, [pc, #216]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f003 030c 	and.w	r3, r3, #12
 80019b0:	2b08      	cmp	r3, #8
 80019b2:	d060      	beq.n	8001a76 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d145      	bne.n	8001a48 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019bc:	4b33      	ldr	r3, [pc, #204]	; (8001a8c <HAL_RCC_OscConfig+0x4b0>)
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c2:	f7ff f87f 	bl	8000ac4 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019ca:	f7ff f87b 	bl	8000ac4 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e04f      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019dc:	4b29      	ldr	r3, [pc, #164]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f0      	bne.n	80019ca <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	69da      	ldr	r2, [r3, #28]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6a1b      	ldr	r3, [r3, #32]
 80019f0:	431a      	orrs	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f6:	019b      	lsls	r3, r3, #6
 80019f8:	431a      	orrs	r2, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fe:	085b      	lsrs	r3, r3, #1
 8001a00:	3b01      	subs	r3, #1
 8001a02:	041b      	lsls	r3, r3, #16
 8001a04:	431a      	orrs	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0a:	061b      	lsls	r3, r3, #24
 8001a0c:	431a      	orrs	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	071b      	lsls	r3, r3, #28
 8001a14:	491b      	ldr	r1, [pc, #108]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	; (8001a8c <HAL_RCC_OscConfig+0x4b0>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a20:	f7ff f850 	bl	8000ac4 <HAL_GetTick>
 8001a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a26:	e008      	b.n	8001a3a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a28:	f7ff f84c 	bl	8000ac4 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e020      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a3a:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d0f0      	beq.n	8001a28 <HAL_RCC_OscConfig+0x44c>
 8001a46:	e018      	b.n	8001a7a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a48:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <HAL_RCC_OscConfig+0x4b0>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a4e:	f7ff f839 	bl	8000ac4 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a56:	f7ff f835 	bl	8000ac4 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e009      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a68:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <HAL_RCC_OscConfig+0x4a8>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1f0      	bne.n	8001a56 <HAL_RCC_OscConfig+0x47a>
 8001a74:	e001      	b.n	8001a7a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e000      	b.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3718      	adds	r7, #24
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40023800 	.word	0x40023800
 8001a88:	40007000 	.word	0x40007000
 8001a8c:	42470060 	.word	0x42470060

08001a90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e03f      	b.n	8001b22 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d106      	bne.n	8001abc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7fe fea4 	bl	8000804 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2224      	movs	r2, #36	; 0x24
 8001ac0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	68da      	ldr	r2, [r3, #12]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ad2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f000 fbd1 	bl	800227c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	691a      	ldr	r2, [r3, #16]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ae8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	695a      	ldr	r2, [r3, #20]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001af8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	68da      	ldr	r2, [r3, #12]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2220      	movs	r2, #32
 8001b14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2220      	movs	r2, #32
 8001b1c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b088      	sub	sp, #32
 8001b2e:	af02      	add	r7, sp, #8
 8001b30:	60f8      	str	r0, [r7, #12]
 8001b32:	60b9      	str	r1, [r7, #8]
 8001b34:	603b      	str	r3, [r7, #0]
 8001b36:	4613      	mov	r3, r2
 8001b38:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	2b20      	cmp	r3, #32
 8001b48:	f040 8083 	bne.w	8001c52 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d002      	beq.n	8001b58 <HAL_UART_Transmit+0x2e>
 8001b52:	88fb      	ldrh	r3, [r7, #6]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e07b      	b.n	8001c54 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d101      	bne.n	8001b6a <HAL_UART_Transmit+0x40>
 8001b66:	2302      	movs	r3, #2
 8001b68:	e074      	b.n	8001c54 <HAL_UART_Transmit+0x12a>
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2200      	movs	r2, #0
 8001b76:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2221      	movs	r2, #33	; 0x21
 8001b7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001b80:	f7fe ffa0 	bl	8000ac4 <HAL_GetTick>
 8001b84:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	88fa      	ldrh	r2, [r7, #6]
 8001b8a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	88fa      	ldrh	r2, [r7, #6]
 8001b90:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001b9a:	e042      	b.n	8001c22 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	3b01      	subs	r3, #1
 8001ba4:	b29a      	uxth	r2, r3
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bb2:	d122      	bne.n	8001bfa <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2180      	movs	r1, #128	; 0x80
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f000 f9f0 	bl	8001fa4 <UART_WaitOnFlagUntilTimeout>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e042      	b.n	8001c54 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001be0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	691b      	ldr	r3, [r3, #16]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d103      	bne.n	8001bf2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	3302      	adds	r3, #2
 8001bee:	60bb      	str	r3, [r7, #8]
 8001bf0:	e017      	b.n	8001c22 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	e013      	b.n	8001c22 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	2200      	movs	r2, #0
 8001c02:	2180      	movs	r1, #128	; 0x80
 8001c04:	68f8      	ldr	r0, [r7, #12]
 8001c06:	f000 f9cd 	bl	8001fa4 <UART_WaitOnFlagUntilTimeout>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e01f      	b.n	8001c54 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	1c5a      	adds	r2, r3, #1
 8001c18:	60ba      	str	r2, [r7, #8]
 8001c1a:	781a      	ldrb	r2, [r3, #0]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1b7      	bne.n	8001b9c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	2200      	movs	r2, #0
 8001c34:	2140      	movs	r1, #64	; 0x40
 8001c36:	68f8      	ldr	r0, [r7, #12]
 8001c38:	f000 f9b4 	bl	8001fa4 <UART_WaitOnFlagUntilTimeout>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e006      	b.n	8001c54 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2220      	movs	r2, #32
 8001c4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e000      	b.n	8001c54 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001c52:	2302      	movs	r3, #2
  }
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	4613      	mov	r3, r2
 8001c68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	2b20      	cmp	r3, #32
 8001c74:	d130      	bne.n	8001cd8 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d002      	beq.n	8001c82 <HAL_UART_Transmit_IT+0x26>
 8001c7c:	88fb      	ldrh	r3, [r7, #6]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e029      	b.n	8001cda <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d101      	bne.n	8001c94 <HAL_UART_Transmit_IT+0x38>
 8001c90:	2302      	movs	r3, #2
 8001c92:	e022      	b.n	8001cda <HAL_UART_Transmit_IT+0x7e>
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	68ba      	ldr	r2, [r7, #8]
 8001ca0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	88fa      	ldrh	r2, [r7, #6]
 8001ca6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	88fa      	ldrh	r2, [r7, #6]
 8001cac:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2221      	movs	r2, #33	; 0x21
 8001cb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	68da      	ldr	r2, [r3, #12]
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cd2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e000      	b.n	8001cda <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8001cd8:	2302      	movs	r3, #2
  }
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b085      	sub	sp, #20
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	60f8      	str	r0, [r7, #12]
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b20      	cmp	r3, #32
 8001cfe:	d140      	bne.n	8001d82 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d002      	beq.n	8001d0c <HAL_UART_Receive_IT+0x26>
 8001d06:	88fb      	ldrh	r3, [r7, #6]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e039      	b.n	8001d84 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d101      	bne.n	8001d1e <HAL_UART_Receive_IT+0x38>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e032      	b.n	8001d84 <HAL_UART_Receive_IT+0x9e>
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	68ba      	ldr	r2, [r7, #8]
 8001d2a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	88fa      	ldrh	r2, [r7, #6]
 8001d30:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	88fa      	ldrh	r2, [r7, #6]
 8001d36:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2222      	movs	r2, #34	; 0x22
 8001d42:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68da      	ldr	r2, [r3, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d5c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	695a      	ldr	r2, [r3, #20]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f042 0201 	orr.w	r2, r2, #1
 8001d6c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68da      	ldr	r2, [r3, #12]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f042 0220 	orr.w	r2, r2, #32
 8001d7c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	e000      	b.n	8001d84 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001d82:	2302      	movs	r3, #2
  }
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3714      	adds	r7, #20
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b088      	sub	sp, #32
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	f003 030f 	and.w	r3, r3, #15
 8001dbe:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10d      	bne.n	8001de2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	f003 0320 	and.w	r3, r3, #32
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d008      	beq.n	8001de2 <HAL_UART_IRQHandler+0x52>
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	f003 0320 	and.w	r3, r3, #32
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d003      	beq.n	8001de2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f9cc 	bl	8002178 <UART_Receive_IT>
      return;
 8001de0:	e0d1      	b.n	8001f86 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f000 80b0 	beq.w	8001f4a <HAL_UART_IRQHandler+0x1ba>
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	f003 0301 	and.w	r3, r3, #1
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d105      	bne.n	8001e00 <HAL_UART_IRQHandler+0x70>
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f000 80a5 	beq.w	8001f4a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d00a      	beq.n	8001e20 <HAL_UART_IRQHandler+0x90>
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d005      	beq.n	8001e20 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e18:	f043 0201 	orr.w	r2, r3, #1
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	f003 0304 	and.w	r3, r3, #4
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d00a      	beq.n	8001e40 <HAL_UART_IRQHandler+0xb0>
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e38:	f043 0202 	orr.w	r2, r3, #2
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d00a      	beq.n	8001e60 <HAL_UART_IRQHandler+0xd0>
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d005      	beq.n	8001e60 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e58:	f043 0204 	orr.w	r2, r3, #4
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f003 0308 	and.w	r3, r3, #8
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00f      	beq.n	8001e8a <HAL_UART_IRQHandler+0xfa>
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	f003 0320 	and.w	r3, r3, #32
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d104      	bne.n	8001e7e <HAL_UART_IRQHandler+0xee>
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d005      	beq.n	8001e8a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e82:	f043 0208 	orr.w	r2, r3, #8
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d078      	beq.n	8001f84 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	f003 0320 	and.w	r3, r3, #32
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d007      	beq.n	8001eac <HAL_UART_IRQHandler+0x11c>
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	f003 0320 	and.w	r3, r3, #32
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d002      	beq.n	8001eac <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f966 	bl	8002178 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eb6:	2b40      	cmp	r3, #64	; 0x40
 8001eb8:	bf0c      	ite	eq
 8001eba:	2301      	moveq	r3, #1
 8001ebc:	2300      	movne	r3, #0
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec6:	f003 0308 	and.w	r3, r3, #8
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d102      	bne.n	8001ed4 <HAL_UART_IRQHandler+0x144>
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d031      	beq.n	8001f38 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f8af 	bl	8002038 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	695b      	ldr	r3, [r3, #20]
 8001ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee4:	2b40      	cmp	r3, #64	; 0x40
 8001ee6:	d123      	bne.n	8001f30 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	695a      	ldr	r2, [r3, #20]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ef6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d013      	beq.n	8001f28 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f04:	4a21      	ldr	r2, [pc, #132]	; (8001f8c <HAL_UART_IRQHandler+0x1fc>)
 8001f06:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7fe fef6 	bl	8000cfe <HAL_DMA_Abort_IT>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d016      	beq.n	8001f46 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f22:	4610      	mov	r0, r2
 8001f24:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f26:	e00e      	b.n	8001f46 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f831 	bl	8001f90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f2e:	e00a      	b.n	8001f46 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f000 f82d 	bl	8001f90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f36:	e006      	b.n	8001f46 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 f829 	bl	8001f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001f44:	e01e      	b.n	8001f84 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f46:	bf00      	nop
    return;
 8001f48:	e01c      	b.n	8001f84 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d008      	beq.n	8001f66 <HAL_UART_IRQHandler+0x1d6>
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f89c 	bl	800209c <UART_Transmit_IT>
    return;
 8001f64:	e00f      	b.n	8001f86 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d00a      	beq.n	8001f86 <HAL_UART_IRQHandler+0x1f6>
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d005      	beq.n	8001f86 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f8e4 	bl	8002148 <UART_EndTransmit_IT>
    return;
 8001f80:	bf00      	nop
 8001f82:	e000      	b.n	8001f86 <HAL_UART_IRQHandler+0x1f6>
    return;
 8001f84:	bf00      	nop
  }
}
 8001f86:	3720      	adds	r7, #32
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	08002075 	.word	0x08002075

08001f90 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001f98:	bf00      	nop
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	603b      	str	r3, [r7, #0]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fb4:	e02c      	b.n	8002010 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fbc:	d028      	beq.n	8002010 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d007      	beq.n	8001fd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8001fc4:	f7fe fd7e 	bl	8000ac4 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d21d      	bcs.n	8002010 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	68da      	ldr	r2, [r3, #12]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001fe2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	695a      	ldr	r2, [r3, #20]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f022 0201 	bic.w	r2, r2, #1
 8001ff2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2220      	movs	r2, #32
 8002000:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e00f      	b.n	8002030 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	4013      	ands	r3, r2
 800201a:	68ba      	ldr	r2, [r7, #8]
 800201c:	429a      	cmp	r2, r3
 800201e:	bf0c      	ite	eq
 8002020:	2301      	moveq	r3, #1
 8002022:	2300      	movne	r3, #0
 8002024:	b2db      	uxtb	r3, r3
 8002026:	461a      	mov	r2, r3
 8002028:	79fb      	ldrb	r3, [r7, #7]
 800202a:	429a      	cmp	r2, r3
 800202c:	d0c3      	beq.n	8001fb6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800202e:	2300      	movs	r3, #0
}
 8002030:	4618      	mov	r0, r3
 8002032:	3710      	adds	r7, #16
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68da      	ldr	r2, [r3, #12]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800204e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	695a      	ldr	r2, [r3, #20]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 0201 	bic.w	r2, r2, #1
 800205e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2220      	movs	r2, #32
 8002064:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002080:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2200      	movs	r2, #0
 8002086:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800208e:	68f8      	ldr	r0, [r7, #12]
 8002090:	f7ff ff7e 	bl	8001f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002094:	bf00      	nop
 8002096:	3710      	adds	r7, #16
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	2b21      	cmp	r3, #33	; 0x21
 80020ae:	d144      	bne.n	800213a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020b8:	d11a      	bne.n	80020f0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	881b      	ldrh	r3, [r3, #0]
 80020c4:	461a      	mov	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80020ce:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d105      	bne.n	80020e4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	1c9a      	adds	r2, r3, #2
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	621a      	str	r2, [r3, #32]
 80020e2:	e00e      	b.n	8002102 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	1c5a      	adds	r2, r3, #1
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	621a      	str	r2, [r3, #32]
 80020ee:	e008      	b.n	8002102 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a1b      	ldr	r3, [r3, #32]
 80020f4:	1c59      	adds	r1, r3, #1
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	6211      	str	r1, [r2, #32]
 80020fa:	781a      	ldrb	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002106:	b29b      	uxth	r3, r3
 8002108:	3b01      	subs	r3, #1
 800210a:	b29b      	uxth	r3, r3
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	4619      	mov	r1, r3
 8002110:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10f      	bne.n	8002136 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68da      	ldr	r2, [r3, #12]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002124:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68da      	ldr	r2, [r3, #12]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002134:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002136:	2300      	movs	r3, #0
 8002138:	e000      	b.n	800213c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800213a:	2302      	movs	r3, #2
  }
}
 800213c:	4618      	mov	r0, r3
 800213e:	3714      	adds	r7, #20
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800215e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2220      	movs	r2, #32
 8002164:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f7fe fb0d 	bl	8000788 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002186:	b2db      	uxtb	r3, r3
 8002188:	2b22      	cmp	r3, #34	; 0x22
 800218a:	d171      	bne.n	8002270 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002194:	d123      	bne.n	80021de <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800219a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d10e      	bne.n	80021c2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ba:	1c9a      	adds	r2, r3, #2
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	629a      	str	r2, [r3, #40]	; 0x28
 80021c0:	e029      	b.n	8002216 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	629a      	str	r2, [r3, #40]	; 0x28
 80021dc:	e01b      	b.n	8002216 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d10a      	bne.n	80021fc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6858      	ldr	r0, [r3, #4]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f0:	1c59      	adds	r1, r3, #1
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	6291      	str	r1, [r2, #40]	; 0x28
 80021f6:	b2c2      	uxtb	r2, r0
 80021f8:	701a      	strb	r2, [r3, #0]
 80021fa:	e00c      	b.n	8002216 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	b2da      	uxtb	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002208:	1c58      	adds	r0, r3, #1
 800220a:	6879      	ldr	r1, [r7, #4]
 800220c:	6288      	str	r0, [r1, #40]	; 0x28
 800220e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800221a:	b29b      	uxth	r3, r3
 800221c:	3b01      	subs	r3, #1
 800221e:	b29b      	uxth	r3, r3
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	4619      	mov	r1, r3
 8002224:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002226:	2b00      	cmp	r3, #0
 8002228:	d120      	bne.n	800226c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68da      	ldr	r2, [r3, #12]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 0220 	bic.w	r2, r2, #32
 8002238:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68da      	ldr	r2, [r3, #12]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002248:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	695a      	ldr	r2, [r3, #20]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f022 0201 	bic.w	r2, r2, #1
 8002258:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2220      	movs	r2, #32
 800225e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f7fe fa30 	bl	80006c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002268:	2300      	movs	r3, #0
 800226a:	e002      	b.n	8002272 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800226c:	2300      	movs	r3, #0
 800226e:	e000      	b.n	8002272 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002270:	2302      	movs	r3, #2
  }
}
 8002272:	4618      	mov	r0, r3
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
	...

0800227c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800227c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002280:	b085      	sub	sp, #20
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	691b      	ldr	r3, [r3, #16]
 800228c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	430a      	orrs	r2, r1
 800229a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689a      	ldr	r2, [r3, #8]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	431a      	orrs	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	69db      	ldr	r3, [r3, #28]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80022be:	f023 030c 	bic.w	r3, r3, #12
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	68f9      	ldr	r1, [r7, #12]
 80022c8:	430b      	orrs	r3, r1
 80022ca:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	699a      	ldr	r2, [r3, #24]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	430a      	orrs	r2, r1
 80022e0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022ea:	f040 818b 	bne.w	8002604 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4ac1      	ldr	r2, [pc, #772]	; (80025f8 <UART_SetConfig+0x37c>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d005      	beq.n	8002304 <UART_SetConfig+0x88>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4abf      	ldr	r2, [pc, #764]	; (80025fc <UART_SetConfig+0x380>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	f040 80bd 	bne.w	800247e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002304:	f7fe ffb6 	bl	8001274 <HAL_RCC_GetPCLK2Freq>
 8002308:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	461d      	mov	r5, r3
 800230e:	f04f 0600 	mov.w	r6, #0
 8002312:	46a8      	mov	r8, r5
 8002314:	46b1      	mov	r9, r6
 8002316:	eb18 0308 	adds.w	r3, r8, r8
 800231a:	eb49 0409 	adc.w	r4, r9, r9
 800231e:	4698      	mov	r8, r3
 8002320:	46a1      	mov	r9, r4
 8002322:	eb18 0805 	adds.w	r8, r8, r5
 8002326:	eb49 0906 	adc.w	r9, r9, r6
 800232a:	f04f 0100 	mov.w	r1, #0
 800232e:	f04f 0200 	mov.w	r2, #0
 8002332:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002336:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800233a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800233e:	4688      	mov	r8, r1
 8002340:	4691      	mov	r9, r2
 8002342:	eb18 0005 	adds.w	r0, r8, r5
 8002346:	eb49 0106 	adc.w	r1, r9, r6
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	461d      	mov	r5, r3
 8002350:	f04f 0600 	mov.w	r6, #0
 8002354:	196b      	adds	r3, r5, r5
 8002356:	eb46 0406 	adc.w	r4, r6, r6
 800235a:	461a      	mov	r2, r3
 800235c:	4623      	mov	r3, r4
 800235e:	f7fd ff51 	bl	8000204 <__aeabi_uldivmod>
 8002362:	4603      	mov	r3, r0
 8002364:	460c      	mov	r4, r1
 8002366:	461a      	mov	r2, r3
 8002368:	4ba5      	ldr	r3, [pc, #660]	; (8002600 <UART_SetConfig+0x384>)
 800236a:	fba3 2302 	umull	r2, r3, r3, r2
 800236e:	095b      	lsrs	r3, r3, #5
 8002370:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	461d      	mov	r5, r3
 8002378:	f04f 0600 	mov.w	r6, #0
 800237c:	46a9      	mov	r9, r5
 800237e:	46b2      	mov	sl, r6
 8002380:	eb19 0309 	adds.w	r3, r9, r9
 8002384:	eb4a 040a 	adc.w	r4, sl, sl
 8002388:	4699      	mov	r9, r3
 800238a:	46a2      	mov	sl, r4
 800238c:	eb19 0905 	adds.w	r9, r9, r5
 8002390:	eb4a 0a06 	adc.w	sl, sl, r6
 8002394:	f04f 0100 	mov.w	r1, #0
 8002398:	f04f 0200 	mov.w	r2, #0
 800239c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80023a0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80023a4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80023a8:	4689      	mov	r9, r1
 80023aa:	4692      	mov	sl, r2
 80023ac:	eb19 0005 	adds.w	r0, r9, r5
 80023b0:	eb4a 0106 	adc.w	r1, sl, r6
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	461d      	mov	r5, r3
 80023ba:	f04f 0600 	mov.w	r6, #0
 80023be:	196b      	adds	r3, r5, r5
 80023c0:	eb46 0406 	adc.w	r4, r6, r6
 80023c4:	461a      	mov	r2, r3
 80023c6:	4623      	mov	r3, r4
 80023c8:	f7fd ff1c 	bl	8000204 <__aeabi_uldivmod>
 80023cc:	4603      	mov	r3, r0
 80023ce:	460c      	mov	r4, r1
 80023d0:	461a      	mov	r2, r3
 80023d2:	4b8b      	ldr	r3, [pc, #556]	; (8002600 <UART_SetConfig+0x384>)
 80023d4:	fba3 1302 	umull	r1, r3, r3, r2
 80023d8:	095b      	lsrs	r3, r3, #5
 80023da:	2164      	movs	r1, #100	; 0x64
 80023dc:	fb01 f303 	mul.w	r3, r1, r3
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	00db      	lsls	r3, r3, #3
 80023e4:	3332      	adds	r3, #50	; 0x32
 80023e6:	4a86      	ldr	r2, [pc, #536]	; (8002600 <UART_SetConfig+0x384>)
 80023e8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ec:	095b      	lsrs	r3, r3, #5
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80023f4:	4498      	add	r8, r3
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	461d      	mov	r5, r3
 80023fa:	f04f 0600 	mov.w	r6, #0
 80023fe:	46a9      	mov	r9, r5
 8002400:	46b2      	mov	sl, r6
 8002402:	eb19 0309 	adds.w	r3, r9, r9
 8002406:	eb4a 040a 	adc.w	r4, sl, sl
 800240a:	4699      	mov	r9, r3
 800240c:	46a2      	mov	sl, r4
 800240e:	eb19 0905 	adds.w	r9, r9, r5
 8002412:	eb4a 0a06 	adc.w	sl, sl, r6
 8002416:	f04f 0100 	mov.w	r1, #0
 800241a:	f04f 0200 	mov.w	r2, #0
 800241e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002422:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002426:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800242a:	4689      	mov	r9, r1
 800242c:	4692      	mov	sl, r2
 800242e:	eb19 0005 	adds.w	r0, r9, r5
 8002432:	eb4a 0106 	adc.w	r1, sl, r6
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	461d      	mov	r5, r3
 800243c:	f04f 0600 	mov.w	r6, #0
 8002440:	196b      	adds	r3, r5, r5
 8002442:	eb46 0406 	adc.w	r4, r6, r6
 8002446:	461a      	mov	r2, r3
 8002448:	4623      	mov	r3, r4
 800244a:	f7fd fedb 	bl	8000204 <__aeabi_uldivmod>
 800244e:	4603      	mov	r3, r0
 8002450:	460c      	mov	r4, r1
 8002452:	461a      	mov	r2, r3
 8002454:	4b6a      	ldr	r3, [pc, #424]	; (8002600 <UART_SetConfig+0x384>)
 8002456:	fba3 1302 	umull	r1, r3, r3, r2
 800245a:	095b      	lsrs	r3, r3, #5
 800245c:	2164      	movs	r1, #100	; 0x64
 800245e:	fb01 f303 	mul.w	r3, r1, r3
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	00db      	lsls	r3, r3, #3
 8002466:	3332      	adds	r3, #50	; 0x32
 8002468:	4a65      	ldr	r2, [pc, #404]	; (8002600 <UART_SetConfig+0x384>)
 800246a:	fba2 2303 	umull	r2, r3, r2, r3
 800246e:	095b      	lsrs	r3, r3, #5
 8002470:	f003 0207 	and.w	r2, r3, #7
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4442      	add	r2, r8
 800247a:	609a      	str	r2, [r3, #8]
 800247c:	e26f      	b.n	800295e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800247e:	f7fe fee5 	bl	800124c <HAL_RCC_GetPCLK1Freq>
 8002482:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	461d      	mov	r5, r3
 8002488:	f04f 0600 	mov.w	r6, #0
 800248c:	46a8      	mov	r8, r5
 800248e:	46b1      	mov	r9, r6
 8002490:	eb18 0308 	adds.w	r3, r8, r8
 8002494:	eb49 0409 	adc.w	r4, r9, r9
 8002498:	4698      	mov	r8, r3
 800249a:	46a1      	mov	r9, r4
 800249c:	eb18 0805 	adds.w	r8, r8, r5
 80024a0:	eb49 0906 	adc.w	r9, r9, r6
 80024a4:	f04f 0100 	mov.w	r1, #0
 80024a8:	f04f 0200 	mov.w	r2, #0
 80024ac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80024b0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80024b4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80024b8:	4688      	mov	r8, r1
 80024ba:	4691      	mov	r9, r2
 80024bc:	eb18 0005 	adds.w	r0, r8, r5
 80024c0:	eb49 0106 	adc.w	r1, r9, r6
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	461d      	mov	r5, r3
 80024ca:	f04f 0600 	mov.w	r6, #0
 80024ce:	196b      	adds	r3, r5, r5
 80024d0:	eb46 0406 	adc.w	r4, r6, r6
 80024d4:	461a      	mov	r2, r3
 80024d6:	4623      	mov	r3, r4
 80024d8:	f7fd fe94 	bl	8000204 <__aeabi_uldivmod>
 80024dc:	4603      	mov	r3, r0
 80024de:	460c      	mov	r4, r1
 80024e0:	461a      	mov	r2, r3
 80024e2:	4b47      	ldr	r3, [pc, #284]	; (8002600 <UART_SetConfig+0x384>)
 80024e4:	fba3 2302 	umull	r2, r3, r3, r2
 80024e8:	095b      	lsrs	r3, r3, #5
 80024ea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	461d      	mov	r5, r3
 80024f2:	f04f 0600 	mov.w	r6, #0
 80024f6:	46a9      	mov	r9, r5
 80024f8:	46b2      	mov	sl, r6
 80024fa:	eb19 0309 	adds.w	r3, r9, r9
 80024fe:	eb4a 040a 	adc.w	r4, sl, sl
 8002502:	4699      	mov	r9, r3
 8002504:	46a2      	mov	sl, r4
 8002506:	eb19 0905 	adds.w	r9, r9, r5
 800250a:	eb4a 0a06 	adc.w	sl, sl, r6
 800250e:	f04f 0100 	mov.w	r1, #0
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800251a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800251e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002522:	4689      	mov	r9, r1
 8002524:	4692      	mov	sl, r2
 8002526:	eb19 0005 	adds.w	r0, r9, r5
 800252a:	eb4a 0106 	adc.w	r1, sl, r6
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	461d      	mov	r5, r3
 8002534:	f04f 0600 	mov.w	r6, #0
 8002538:	196b      	adds	r3, r5, r5
 800253a:	eb46 0406 	adc.w	r4, r6, r6
 800253e:	461a      	mov	r2, r3
 8002540:	4623      	mov	r3, r4
 8002542:	f7fd fe5f 	bl	8000204 <__aeabi_uldivmod>
 8002546:	4603      	mov	r3, r0
 8002548:	460c      	mov	r4, r1
 800254a:	461a      	mov	r2, r3
 800254c:	4b2c      	ldr	r3, [pc, #176]	; (8002600 <UART_SetConfig+0x384>)
 800254e:	fba3 1302 	umull	r1, r3, r3, r2
 8002552:	095b      	lsrs	r3, r3, #5
 8002554:	2164      	movs	r1, #100	; 0x64
 8002556:	fb01 f303 	mul.w	r3, r1, r3
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	3332      	adds	r3, #50	; 0x32
 8002560:	4a27      	ldr	r2, [pc, #156]	; (8002600 <UART_SetConfig+0x384>)
 8002562:	fba2 2303 	umull	r2, r3, r2, r3
 8002566:	095b      	lsrs	r3, r3, #5
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800256e:	4498      	add	r8, r3
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	461d      	mov	r5, r3
 8002574:	f04f 0600 	mov.w	r6, #0
 8002578:	46a9      	mov	r9, r5
 800257a:	46b2      	mov	sl, r6
 800257c:	eb19 0309 	adds.w	r3, r9, r9
 8002580:	eb4a 040a 	adc.w	r4, sl, sl
 8002584:	4699      	mov	r9, r3
 8002586:	46a2      	mov	sl, r4
 8002588:	eb19 0905 	adds.w	r9, r9, r5
 800258c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002590:	f04f 0100 	mov.w	r1, #0
 8002594:	f04f 0200 	mov.w	r2, #0
 8002598:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800259c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80025a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80025a4:	4689      	mov	r9, r1
 80025a6:	4692      	mov	sl, r2
 80025a8:	eb19 0005 	adds.w	r0, r9, r5
 80025ac:	eb4a 0106 	adc.w	r1, sl, r6
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	461d      	mov	r5, r3
 80025b6:	f04f 0600 	mov.w	r6, #0
 80025ba:	196b      	adds	r3, r5, r5
 80025bc:	eb46 0406 	adc.w	r4, r6, r6
 80025c0:	461a      	mov	r2, r3
 80025c2:	4623      	mov	r3, r4
 80025c4:	f7fd fe1e 	bl	8000204 <__aeabi_uldivmod>
 80025c8:	4603      	mov	r3, r0
 80025ca:	460c      	mov	r4, r1
 80025cc:	461a      	mov	r2, r3
 80025ce:	4b0c      	ldr	r3, [pc, #48]	; (8002600 <UART_SetConfig+0x384>)
 80025d0:	fba3 1302 	umull	r1, r3, r3, r2
 80025d4:	095b      	lsrs	r3, r3, #5
 80025d6:	2164      	movs	r1, #100	; 0x64
 80025d8:	fb01 f303 	mul.w	r3, r1, r3
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	3332      	adds	r3, #50	; 0x32
 80025e2:	4a07      	ldr	r2, [pc, #28]	; (8002600 <UART_SetConfig+0x384>)
 80025e4:	fba2 2303 	umull	r2, r3, r2, r3
 80025e8:	095b      	lsrs	r3, r3, #5
 80025ea:	f003 0207 	and.w	r2, r3, #7
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4442      	add	r2, r8
 80025f4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80025f6:	e1b2      	b.n	800295e <UART_SetConfig+0x6e2>
 80025f8:	40011000 	.word	0x40011000
 80025fc:	40011400 	.word	0x40011400
 8002600:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4ad7      	ldr	r2, [pc, #860]	; (8002968 <UART_SetConfig+0x6ec>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d005      	beq.n	800261a <UART_SetConfig+0x39e>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4ad6      	ldr	r2, [pc, #856]	; (800296c <UART_SetConfig+0x6f0>)
 8002614:	4293      	cmp	r3, r2
 8002616:	f040 80d1 	bne.w	80027bc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800261a:	f7fe fe2b 	bl	8001274 <HAL_RCC_GetPCLK2Freq>
 800261e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	469a      	mov	sl, r3
 8002624:	f04f 0b00 	mov.w	fp, #0
 8002628:	46d0      	mov	r8, sl
 800262a:	46d9      	mov	r9, fp
 800262c:	eb18 0308 	adds.w	r3, r8, r8
 8002630:	eb49 0409 	adc.w	r4, r9, r9
 8002634:	4698      	mov	r8, r3
 8002636:	46a1      	mov	r9, r4
 8002638:	eb18 080a 	adds.w	r8, r8, sl
 800263c:	eb49 090b 	adc.w	r9, r9, fp
 8002640:	f04f 0100 	mov.w	r1, #0
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800264c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002650:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002654:	4688      	mov	r8, r1
 8002656:	4691      	mov	r9, r2
 8002658:	eb1a 0508 	adds.w	r5, sl, r8
 800265c:	eb4b 0609 	adc.w	r6, fp, r9
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4619      	mov	r1, r3
 8002666:	f04f 0200 	mov.w	r2, #0
 800266a:	f04f 0300 	mov.w	r3, #0
 800266e:	f04f 0400 	mov.w	r4, #0
 8002672:	0094      	lsls	r4, r2, #2
 8002674:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002678:	008b      	lsls	r3, r1, #2
 800267a:	461a      	mov	r2, r3
 800267c:	4623      	mov	r3, r4
 800267e:	4628      	mov	r0, r5
 8002680:	4631      	mov	r1, r6
 8002682:	f7fd fdbf 	bl	8000204 <__aeabi_uldivmod>
 8002686:	4603      	mov	r3, r0
 8002688:	460c      	mov	r4, r1
 800268a:	461a      	mov	r2, r3
 800268c:	4bb8      	ldr	r3, [pc, #736]	; (8002970 <UART_SetConfig+0x6f4>)
 800268e:	fba3 2302 	umull	r2, r3, r3, r2
 8002692:	095b      	lsrs	r3, r3, #5
 8002694:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	469b      	mov	fp, r3
 800269c:	f04f 0c00 	mov.w	ip, #0
 80026a0:	46d9      	mov	r9, fp
 80026a2:	46e2      	mov	sl, ip
 80026a4:	eb19 0309 	adds.w	r3, r9, r9
 80026a8:	eb4a 040a 	adc.w	r4, sl, sl
 80026ac:	4699      	mov	r9, r3
 80026ae:	46a2      	mov	sl, r4
 80026b0:	eb19 090b 	adds.w	r9, r9, fp
 80026b4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80026b8:	f04f 0100 	mov.w	r1, #0
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80026c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80026cc:	4689      	mov	r9, r1
 80026ce:	4692      	mov	sl, r2
 80026d0:	eb1b 0509 	adds.w	r5, fp, r9
 80026d4:	eb4c 060a 	adc.w	r6, ip, sl
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	4619      	mov	r1, r3
 80026de:	f04f 0200 	mov.w	r2, #0
 80026e2:	f04f 0300 	mov.w	r3, #0
 80026e6:	f04f 0400 	mov.w	r4, #0
 80026ea:	0094      	lsls	r4, r2, #2
 80026ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80026f0:	008b      	lsls	r3, r1, #2
 80026f2:	461a      	mov	r2, r3
 80026f4:	4623      	mov	r3, r4
 80026f6:	4628      	mov	r0, r5
 80026f8:	4631      	mov	r1, r6
 80026fa:	f7fd fd83 	bl	8000204 <__aeabi_uldivmod>
 80026fe:	4603      	mov	r3, r0
 8002700:	460c      	mov	r4, r1
 8002702:	461a      	mov	r2, r3
 8002704:	4b9a      	ldr	r3, [pc, #616]	; (8002970 <UART_SetConfig+0x6f4>)
 8002706:	fba3 1302 	umull	r1, r3, r3, r2
 800270a:	095b      	lsrs	r3, r3, #5
 800270c:	2164      	movs	r1, #100	; 0x64
 800270e:	fb01 f303 	mul.w	r3, r1, r3
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	011b      	lsls	r3, r3, #4
 8002716:	3332      	adds	r3, #50	; 0x32
 8002718:	4a95      	ldr	r2, [pc, #596]	; (8002970 <UART_SetConfig+0x6f4>)
 800271a:	fba2 2303 	umull	r2, r3, r2, r3
 800271e:	095b      	lsrs	r3, r3, #5
 8002720:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002724:	4498      	add	r8, r3
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	469b      	mov	fp, r3
 800272a:	f04f 0c00 	mov.w	ip, #0
 800272e:	46d9      	mov	r9, fp
 8002730:	46e2      	mov	sl, ip
 8002732:	eb19 0309 	adds.w	r3, r9, r9
 8002736:	eb4a 040a 	adc.w	r4, sl, sl
 800273a:	4699      	mov	r9, r3
 800273c:	46a2      	mov	sl, r4
 800273e:	eb19 090b 	adds.w	r9, r9, fp
 8002742:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002746:	f04f 0100 	mov.w	r1, #0
 800274a:	f04f 0200 	mov.w	r2, #0
 800274e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002752:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002756:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800275a:	4689      	mov	r9, r1
 800275c:	4692      	mov	sl, r2
 800275e:	eb1b 0509 	adds.w	r5, fp, r9
 8002762:	eb4c 060a 	adc.w	r6, ip, sl
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	4619      	mov	r1, r3
 800276c:	f04f 0200 	mov.w	r2, #0
 8002770:	f04f 0300 	mov.w	r3, #0
 8002774:	f04f 0400 	mov.w	r4, #0
 8002778:	0094      	lsls	r4, r2, #2
 800277a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800277e:	008b      	lsls	r3, r1, #2
 8002780:	461a      	mov	r2, r3
 8002782:	4623      	mov	r3, r4
 8002784:	4628      	mov	r0, r5
 8002786:	4631      	mov	r1, r6
 8002788:	f7fd fd3c 	bl	8000204 <__aeabi_uldivmod>
 800278c:	4603      	mov	r3, r0
 800278e:	460c      	mov	r4, r1
 8002790:	461a      	mov	r2, r3
 8002792:	4b77      	ldr	r3, [pc, #476]	; (8002970 <UART_SetConfig+0x6f4>)
 8002794:	fba3 1302 	umull	r1, r3, r3, r2
 8002798:	095b      	lsrs	r3, r3, #5
 800279a:	2164      	movs	r1, #100	; 0x64
 800279c:	fb01 f303 	mul.w	r3, r1, r3
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	011b      	lsls	r3, r3, #4
 80027a4:	3332      	adds	r3, #50	; 0x32
 80027a6:	4a72      	ldr	r2, [pc, #456]	; (8002970 <UART_SetConfig+0x6f4>)
 80027a8:	fba2 2303 	umull	r2, r3, r2, r3
 80027ac:	095b      	lsrs	r3, r3, #5
 80027ae:	f003 020f 	and.w	r2, r3, #15
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4442      	add	r2, r8
 80027b8:	609a      	str	r2, [r3, #8]
 80027ba:	e0d0      	b.n	800295e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80027bc:	f7fe fd46 	bl	800124c <HAL_RCC_GetPCLK1Freq>
 80027c0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	469a      	mov	sl, r3
 80027c6:	f04f 0b00 	mov.w	fp, #0
 80027ca:	46d0      	mov	r8, sl
 80027cc:	46d9      	mov	r9, fp
 80027ce:	eb18 0308 	adds.w	r3, r8, r8
 80027d2:	eb49 0409 	adc.w	r4, r9, r9
 80027d6:	4698      	mov	r8, r3
 80027d8:	46a1      	mov	r9, r4
 80027da:	eb18 080a 	adds.w	r8, r8, sl
 80027de:	eb49 090b 	adc.w	r9, r9, fp
 80027e2:	f04f 0100 	mov.w	r1, #0
 80027e6:	f04f 0200 	mov.w	r2, #0
 80027ea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80027ee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80027f2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80027f6:	4688      	mov	r8, r1
 80027f8:	4691      	mov	r9, r2
 80027fa:	eb1a 0508 	adds.w	r5, sl, r8
 80027fe:	eb4b 0609 	adc.w	r6, fp, r9
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	4619      	mov	r1, r3
 8002808:	f04f 0200 	mov.w	r2, #0
 800280c:	f04f 0300 	mov.w	r3, #0
 8002810:	f04f 0400 	mov.w	r4, #0
 8002814:	0094      	lsls	r4, r2, #2
 8002816:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800281a:	008b      	lsls	r3, r1, #2
 800281c:	461a      	mov	r2, r3
 800281e:	4623      	mov	r3, r4
 8002820:	4628      	mov	r0, r5
 8002822:	4631      	mov	r1, r6
 8002824:	f7fd fcee 	bl	8000204 <__aeabi_uldivmod>
 8002828:	4603      	mov	r3, r0
 800282a:	460c      	mov	r4, r1
 800282c:	461a      	mov	r2, r3
 800282e:	4b50      	ldr	r3, [pc, #320]	; (8002970 <UART_SetConfig+0x6f4>)
 8002830:	fba3 2302 	umull	r2, r3, r3, r2
 8002834:	095b      	lsrs	r3, r3, #5
 8002836:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	469b      	mov	fp, r3
 800283e:	f04f 0c00 	mov.w	ip, #0
 8002842:	46d9      	mov	r9, fp
 8002844:	46e2      	mov	sl, ip
 8002846:	eb19 0309 	adds.w	r3, r9, r9
 800284a:	eb4a 040a 	adc.w	r4, sl, sl
 800284e:	4699      	mov	r9, r3
 8002850:	46a2      	mov	sl, r4
 8002852:	eb19 090b 	adds.w	r9, r9, fp
 8002856:	eb4a 0a0c 	adc.w	sl, sl, ip
 800285a:	f04f 0100 	mov.w	r1, #0
 800285e:	f04f 0200 	mov.w	r2, #0
 8002862:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002866:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800286a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800286e:	4689      	mov	r9, r1
 8002870:	4692      	mov	sl, r2
 8002872:	eb1b 0509 	adds.w	r5, fp, r9
 8002876:	eb4c 060a 	adc.w	r6, ip, sl
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	4619      	mov	r1, r3
 8002880:	f04f 0200 	mov.w	r2, #0
 8002884:	f04f 0300 	mov.w	r3, #0
 8002888:	f04f 0400 	mov.w	r4, #0
 800288c:	0094      	lsls	r4, r2, #2
 800288e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002892:	008b      	lsls	r3, r1, #2
 8002894:	461a      	mov	r2, r3
 8002896:	4623      	mov	r3, r4
 8002898:	4628      	mov	r0, r5
 800289a:	4631      	mov	r1, r6
 800289c:	f7fd fcb2 	bl	8000204 <__aeabi_uldivmod>
 80028a0:	4603      	mov	r3, r0
 80028a2:	460c      	mov	r4, r1
 80028a4:	461a      	mov	r2, r3
 80028a6:	4b32      	ldr	r3, [pc, #200]	; (8002970 <UART_SetConfig+0x6f4>)
 80028a8:	fba3 1302 	umull	r1, r3, r3, r2
 80028ac:	095b      	lsrs	r3, r3, #5
 80028ae:	2164      	movs	r1, #100	; 0x64
 80028b0:	fb01 f303 	mul.w	r3, r1, r3
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	011b      	lsls	r3, r3, #4
 80028b8:	3332      	adds	r3, #50	; 0x32
 80028ba:	4a2d      	ldr	r2, [pc, #180]	; (8002970 <UART_SetConfig+0x6f4>)
 80028bc:	fba2 2303 	umull	r2, r3, r2, r3
 80028c0:	095b      	lsrs	r3, r3, #5
 80028c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028c6:	4498      	add	r8, r3
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	469b      	mov	fp, r3
 80028cc:	f04f 0c00 	mov.w	ip, #0
 80028d0:	46d9      	mov	r9, fp
 80028d2:	46e2      	mov	sl, ip
 80028d4:	eb19 0309 	adds.w	r3, r9, r9
 80028d8:	eb4a 040a 	adc.w	r4, sl, sl
 80028dc:	4699      	mov	r9, r3
 80028de:	46a2      	mov	sl, r4
 80028e0:	eb19 090b 	adds.w	r9, r9, fp
 80028e4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80028e8:	f04f 0100 	mov.w	r1, #0
 80028ec:	f04f 0200 	mov.w	r2, #0
 80028f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80028f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80028fc:	4689      	mov	r9, r1
 80028fe:	4692      	mov	sl, r2
 8002900:	eb1b 0509 	adds.w	r5, fp, r9
 8002904:	eb4c 060a 	adc.w	r6, ip, sl
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	4619      	mov	r1, r3
 800290e:	f04f 0200 	mov.w	r2, #0
 8002912:	f04f 0300 	mov.w	r3, #0
 8002916:	f04f 0400 	mov.w	r4, #0
 800291a:	0094      	lsls	r4, r2, #2
 800291c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002920:	008b      	lsls	r3, r1, #2
 8002922:	461a      	mov	r2, r3
 8002924:	4623      	mov	r3, r4
 8002926:	4628      	mov	r0, r5
 8002928:	4631      	mov	r1, r6
 800292a:	f7fd fc6b 	bl	8000204 <__aeabi_uldivmod>
 800292e:	4603      	mov	r3, r0
 8002930:	460c      	mov	r4, r1
 8002932:	461a      	mov	r2, r3
 8002934:	4b0e      	ldr	r3, [pc, #56]	; (8002970 <UART_SetConfig+0x6f4>)
 8002936:	fba3 1302 	umull	r1, r3, r3, r2
 800293a:	095b      	lsrs	r3, r3, #5
 800293c:	2164      	movs	r1, #100	; 0x64
 800293e:	fb01 f303 	mul.w	r3, r1, r3
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	011b      	lsls	r3, r3, #4
 8002946:	3332      	adds	r3, #50	; 0x32
 8002948:	4a09      	ldr	r2, [pc, #36]	; (8002970 <UART_SetConfig+0x6f4>)
 800294a:	fba2 2303 	umull	r2, r3, r2, r3
 800294e:	095b      	lsrs	r3, r3, #5
 8002950:	f003 020f 	and.w	r2, r3, #15
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4442      	add	r2, r8
 800295a:	609a      	str	r2, [r3, #8]
}
 800295c:	e7ff      	b.n	800295e <UART_SetConfig+0x6e2>
 800295e:	bf00      	nop
 8002960:	3714      	adds	r7, #20
 8002962:	46bd      	mov	sp, r7
 8002964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002968:	40011000 	.word	0x40011000
 800296c:	40011400 	.word	0x40011400
 8002970:	51eb851f 	.word	0x51eb851f

08002974 <atoi>:
 8002974:	220a      	movs	r2, #10
 8002976:	2100      	movs	r1, #0
 8002978:	f000 b8ea 	b.w	8002b50 <strtol>

0800297c <__errno>:
 800297c:	4b01      	ldr	r3, [pc, #4]	; (8002984 <__errno+0x8>)
 800297e:	6818      	ldr	r0, [r3, #0]
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	20000028 	.word	0x20000028

08002988 <__libc_init_array>:
 8002988:	b570      	push	{r4, r5, r6, lr}
 800298a:	4e0d      	ldr	r6, [pc, #52]	; (80029c0 <__libc_init_array+0x38>)
 800298c:	4c0d      	ldr	r4, [pc, #52]	; (80029c4 <__libc_init_array+0x3c>)
 800298e:	1ba4      	subs	r4, r4, r6
 8002990:	10a4      	asrs	r4, r4, #2
 8002992:	2500      	movs	r5, #0
 8002994:	42a5      	cmp	r5, r4
 8002996:	d109      	bne.n	80029ac <__libc_init_array+0x24>
 8002998:	4e0b      	ldr	r6, [pc, #44]	; (80029c8 <__libc_init_array+0x40>)
 800299a:	4c0c      	ldr	r4, [pc, #48]	; (80029cc <__libc_init_array+0x44>)
 800299c:	f000 f986 	bl	8002cac <_init>
 80029a0:	1ba4      	subs	r4, r4, r6
 80029a2:	10a4      	asrs	r4, r4, #2
 80029a4:	2500      	movs	r5, #0
 80029a6:	42a5      	cmp	r5, r4
 80029a8:	d105      	bne.n	80029b6 <__libc_init_array+0x2e>
 80029aa:	bd70      	pop	{r4, r5, r6, pc}
 80029ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029b0:	4798      	blx	r3
 80029b2:	3501      	adds	r5, #1
 80029b4:	e7ee      	b.n	8002994 <__libc_init_array+0xc>
 80029b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029ba:	4798      	blx	r3
 80029bc:	3501      	adds	r5, #1
 80029be:	e7f2      	b.n	80029a6 <__libc_init_array+0x1e>
 80029c0:	08002e20 	.word	0x08002e20
 80029c4:	08002e20 	.word	0x08002e20
 80029c8:	08002e20 	.word	0x08002e20
 80029cc:	08002e24 	.word	0x08002e24

080029d0 <memset>:
 80029d0:	4402      	add	r2, r0
 80029d2:	4603      	mov	r3, r0
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d100      	bne.n	80029da <memset+0xa>
 80029d8:	4770      	bx	lr
 80029da:	f803 1b01 	strb.w	r1, [r3], #1
 80029de:	e7f9      	b.n	80029d4 <memset+0x4>

080029e0 <rand>:
 80029e0:	b538      	push	{r3, r4, r5, lr}
 80029e2:	4b13      	ldr	r3, [pc, #76]	; (8002a30 <rand+0x50>)
 80029e4:	681c      	ldr	r4, [r3, #0]
 80029e6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80029e8:	b97b      	cbnz	r3, 8002a0a <rand+0x2a>
 80029ea:	2018      	movs	r0, #24
 80029ec:	f000 f8ca 	bl	8002b84 <malloc>
 80029f0:	4a10      	ldr	r2, [pc, #64]	; (8002a34 <rand+0x54>)
 80029f2:	4b11      	ldr	r3, [pc, #68]	; (8002a38 <rand+0x58>)
 80029f4:	63a0      	str	r0, [r4, #56]	; 0x38
 80029f6:	e9c0 2300 	strd	r2, r3, [r0]
 80029fa:	4b10      	ldr	r3, [pc, #64]	; (8002a3c <rand+0x5c>)
 80029fc:	6083      	str	r3, [r0, #8]
 80029fe:	230b      	movs	r3, #11
 8002a00:	8183      	strh	r3, [r0, #12]
 8002a02:	2201      	movs	r2, #1
 8002a04:	2300      	movs	r3, #0
 8002a06:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8002a0a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002a0c:	480c      	ldr	r0, [pc, #48]	; (8002a40 <rand+0x60>)
 8002a0e:	690a      	ldr	r2, [r1, #16]
 8002a10:	694b      	ldr	r3, [r1, #20]
 8002a12:	4c0c      	ldr	r4, [pc, #48]	; (8002a44 <rand+0x64>)
 8002a14:	4350      	muls	r0, r2
 8002a16:	fb04 0003 	mla	r0, r4, r3, r0
 8002a1a:	fba2 2304 	umull	r2, r3, r2, r4
 8002a1e:	4403      	add	r3, r0
 8002a20:	1c54      	adds	r4, r2, #1
 8002a22:	f143 0500 	adc.w	r5, r3, #0
 8002a26:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8002a2a:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8002a2e:	bd38      	pop	{r3, r4, r5, pc}
 8002a30:	20000028 	.word	0x20000028
 8002a34:	abcd330e 	.word	0xabcd330e
 8002a38:	e66d1234 	.word	0xe66d1234
 8002a3c:	0005deec 	.word	0x0005deec
 8002a40:	5851f42d 	.word	0x5851f42d
 8002a44:	4c957f2d 	.word	0x4c957f2d

08002a48 <strcpy>:
 8002a48:	4603      	mov	r3, r0
 8002a4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002a4e:	f803 2b01 	strb.w	r2, [r3], #1
 8002a52:	2a00      	cmp	r2, #0
 8002a54:	d1f9      	bne.n	8002a4a <strcpy+0x2>
 8002a56:	4770      	bx	lr

08002a58 <_strtol_l.isra.0>:
 8002a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a5c:	4680      	mov	r8, r0
 8002a5e:	4689      	mov	r9, r1
 8002a60:	4692      	mov	sl, r2
 8002a62:	461e      	mov	r6, r3
 8002a64:	460f      	mov	r7, r1
 8002a66:	463d      	mov	r5, r7
 8002a68:	9808      	ldr	r0, [sp, #32]
 8002a6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002a6e:	f000 f885 	bl	8002b7c <__locale_ctype_ptr_l>
 8002a72:	4420      	add	r0, r4
 8002a74:	7843      	ldrb	r3, [r0, #1]
 8002a76:	f013 0308 	ands.w	r3, r3, #8
 8002a7a:	d132      	bne.n	8002ae2 <_strtol_l.isra.0+0x8a>
 8002a7c:	2c2d      	cmp	r4, #45	; 0x2d
 8002a7e:	d132      	bne.n	8002ae6 <_strtol_l.isra.0+0x8e>
 8002a80:	787c      	ldrb	r4, [r7, #1]
 8002a82:	1cbd      	adds	r5, r7, #2
 8002a84:	2201      	movs	r2, #1
 8002a86:	2e00      	cmp	r6, #0
 8002a88:	d05d      	beq.n	8002b46 <_strtol_l.isra.0+0xee>
 8002a8a:	2e10      	cmp	r6, #16
 8002a8c:	d109      	bne.n	8002aa2 <_strtol_l.isra.0+0x4a>
 8002a8e:	2c30      	cmp	r4, #48	; 0x30
 8002a90:	d107      	bne.n	8002aa2 <_strtol_l.isra.0+0x4a>
 8002a92:	782b      	ldrb	r3, [r5, #0]
 8002a94:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8002a98:	2b58      	cmp	r3, #88	; 0x58
 8002a9a:	d14f      	bne.n	8002b3c <_strtol_l.isra.0+0xe4>
 8002a9c:	786c      	ldrb	r4, [r5, #1]
 8002a9e:	2610      	movs	r6, #16
 8002aa0:	3502      	adds	r5, #2
 8002aa2:	2a00      	cmp	r2, #0
 8002aa4:	bf14      	ite	ne
 8002aa6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8002aaa:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8002aae:	2700      	movs	r7, #0
 8002ab0:	fbb1 fcf6 	udiv	ip, r1, r6
 8002ab4:	4638      	mov	r0, r7
 8002ab6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8002aba:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8002abe:	2b09      	cmp	r3, #9
 8002ac0:	d817      	bhi.n	8002af2 <_strtol_l.isra.0+0x9a>
 8002ac2:	461c      	mov	r4, r3
 8002ac4:	42a6      	cmp	r6, r4
 8002ac6:	dd23      	ble.n	8002b10 <_strtol_l.isra.0+0xb8>
 8002ac8:	1c7b      	adds	r3, r7, #1
 8002aca:	d007      	beq.n	8002adc <_strtol_l.isra.0+0x84>
 8002acc:	4584      	cmp	ip, r0
 8002ace:	d31c      	bcc.n	8002b0a <_strtol_l.isra.0+0xb2>
 8002ad0:	d101      	bne.n	8002ad6 <_strtol_l.isra.0+0x7e>
 8002ad2:	45a6      	cmp	lr, r4
 8002ad4:	db19      	blt.n	8002b0a <_strtol_l.isra.0+0xb2>
 8002ad6:	fb00 4006 	mla	r0, r0, r6, r4
 8002ada:	2701      	movs	r7, #1
 8002adc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002ae0:	e7eb      	b.n	8002aba <_strtol_l.isra.0+0x62>
 8002ae2:	462f      	mov	r7, r5
 8002ae4:	e7bf      	b.n	8002a66 <_strtol_l.isra.0+0xe>
 8002ae6:	2c2b      	cmp	r4, #43	; 0x2b
 8002ae8:	bf04      	itt	eq
 8002aea:	1cbd      	addeq	r5, r7, #2
 8002aec:	787c      	ldrbeq	r4, [r7, #1]
 8002aee:	461a      	mov	r2, r3
 8002af0:	e7c9      	b.n	8002a86 <_strtol_l.isra.0+0x2e>
 8002af2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8002af6:	2b19      	cmp	r3, #25
 8002af8:	d801      	bhi.n	8002afe <_strtol_l.isra.0+0xa6>
 8002afa:	3c37      	subs	r4, #55	; 0x37
 8002afc:	e7e2      	b.n	8002ac4 <_strtol_l.isra.0+0x6c>
 8002afe:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8002b02:	2b19      	cmp	r3, #25
 8002b04:	d804      	bhi.n	8002b10 <_strtol_l.isra.0+0xb8>
 8002b06:	3c57      	subs	r4, #87	; 0x57
 8002b08:	e7dc      	b.n	8002ac4 <_strtol_l.isra.0+0x6c>
 8002b0a:	f04f 37ff 	mov.w	r7, #4294967295
 8002b0e:	e7e5      	b.n	8002adc <_strtol_l.isra.0+0x84>
 8002b10:	1c7b      	adds	r3, r7, #1
 8002b12:	d108      	bne.n	8002b26 <_strtol_l.isra.0+0xce>
 8002b14:	2322      	movs	r3, #34	; 0x22
 8002b16:	f8c8 3000 	str.w	r3, [r8]
 8002b1a:	4608      	mov	r0, r1
 8002b1c:	f1ba 0f00 	cmp.w	sl, #0
 8002b20:	d107      	bne.n	8002b32 <_strtol_l.isra.0+0xda>
 8002b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b26:	b102      	cbz	r2, 8002b2a <_strtol_l.isra.0+0xd2>
 8002b28:	4240      	negs	r0, r0
 8002b2a:	f1ba 0f00 	cmp.w	sl, #0
 8002b2e:	d0f8      	beq.n	8002b22 <_strtol_l.isra.0+0xca>
 8002b30:	b10f      	cbz	r7, 8002b36 <_strtol_l.isra.0+0xde>
 8002b32:	f105 39ff 	add.w	r9, r5, #4294967295
 8002b36:	f8ca 9000 	str.w	r9, [sl]
 8002b3a:	e7f2      	b.n	8002b22 <_strtol_l.isra.0+0xca>
 8002b3c:	2430      	movs	r4, #48	; 0x30
 8002b3e:	2e00      	cmp	r6, #0
 8002b40:	d1af      	bne.n	8002aa2 <_strtol_l.isra.0+0x4a>
 8002b42:	2608      	movs	r6, #8
 8002b44:	e7ad      	b.n	8002aa2 <_strtol_l.isra.0+0x4a>
 8002b46:	2c30      	cmp	r4, #48	; 0x30
 8002b48:	d0a3      	beq.n	8002a92 <_strtol_l.isra.0+0x3a>
 8002b4a:	260a      	movs	r6, #10
 8002b4c:	e7a9      	b.n	8002aa2 <_strtol_l.isra.0+0x4a>
	...

08002b50 <strtol>:
 8002b50:	4b08      	ldr	r3, [pc, #32]	; (8002b74 <strtol+0x24>)
 8002b52:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b54:	681c      	ldr	r4, [r3, #0]
 8002b56:	4d08      	ldr	r5, [pc, #32]	; (8002b78 <strtol+0x28>)
 8002b58:	6a23      	ldr	r3, [r4, #32]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	bf08      	it	eq
 8002b5e:	462b      	moveq	r3, r5
 8002b60:	9300      	str	r3, [sp, #0]
 8002b62:	4613      	mov	r3, r2
 8002b64:	460a      	mov	r2, r1
 8002b66:	4601      	mov	r1, r0
 8002b68:	4620      	mov	r0, r4
 8002b6a:	f7ff ff75 	bl	8002a58 <_strtol_l.isra.0>
 8002b6e:	b003      	add	sp, #12
 8002b70:	bd30      	pop	{r4, r5, pc}
 8002b72:	bf00      	nop
 8002b74:	20000028 	.word	0x20000028
 8002b78:	2000008c 	.word	0x2000008c

08002b7c <__locale_ctype_ptr_l>:
 8002b7c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8002b80:	4770      	bx	lr
	...

08002b84 <malloc>:
 8002b84:	4b02      	ldr	r3, [pc, #8]	; (8002b90 <malloc+0xc>)
 8002b86:	4601      	mov	r1, r0
 8002b88:	6818      	ldr	r0, [r3, #0]
 8002b8a:	f000 b815 	b.w	8002bb8 <_malloc_r>
 8002b8e:	bf00      	nop
 8002b90:	20000028 	.word	0x20000028

08002b94 <__ascii_mbtowc>:
 8002b94:	b082      	sub	sp, #8
 8002b96:	b901      	cbnz	r1, 8002b9a <__ascii_mbtowc+0x6>
 8002b98:	a901      	add	r1, sp, #4
 8002b9a:	b142      	cbz	r2, 8002bae <__ascii_mbtowc+0x1a>
 8002b9c:	b14b      	cbz	r3, 8002bb2 <__ascii_mbtowc+0x1e>
 8002b9e:	7813      	ldrb	r3, [r2, #0]
 8002ba0:	600b      	str	r3, [r1, #0]
 8002ba2:	7812      	ldrb	r2, [r2, #0]
 8002ba4:	1c10      	adds	r0, r2, #0
 8002ba6:	bf18      	it	ne
 8002ba8:	2001      	movne	r0, #1
 8002baa:	b002      	add	sp, #8
 8002bac:	4770      	bx	lr
 8002bae:	4610      	mov	r0, r2
 8002bb0:	e7fb      	b.n	8002baa <__ascii_mbtowc+0x16>
 8002bb2:	f06f 0001 	mvn.w	r0, #1
 8002bb6:	e7f8      	b.n	8002baa <__ascii_mbtowc+0x16>

08002bb8 <_malloc_r>:
 8002bb8:	b570      	push	{r4, r5, r6, lr}
 8002bba:	1ccd      	adds	r5, r1, #3
 8002bbc:	f025 0503 	bic.w	r5, r5, #3
 8002bc0:	3508      	adds	r5, #8
 8002bc2:	2d0c      	cmp	r5, #12
 8002bc4:	bf38      	it	cc
 8002bc6:	250c      	movcc	r5, #12
 8002bc8:	2d00      	cmp	r5, #0
 8002bca:	4606      	mov	r6, r0
 8002bcc:	db01      	blt.n	8002bd2 <_malloc_r+0x1a>
 8002bce:	42a9      	cmp	r1, r5
 8002bd0:	d903      	bls.n	8002bda <_malloc_r+0x22>
 8002bd2:	230c      	movs	r3, #12
 8002bd4:	6033      	str	r3, [r6, #0]
 8002bd6:	2000      	movs	r0, #0
 8002bd8:	bd70      	pop	{r4, r5, r6, pc}
 8002bda:	f000 f864 	bl	8002ca6 <__malloc_lock>
 8002bde:	4a21      	ldr	r2, [pc, #132]	; (8002c64 <_malloc_r+0xac>)
 8002be0:	6814      	ldr	r4, [r2, #0]
 8002be2:	4621      	mov	r1, r4
 8002be4:	b991      	cbnz	r1, 8002c0c <_malloc_r+0x54>
 8002be6:	4c20      	ldr	r4, [pc, #128]	; (8002c68 <_malloc_r+0xb0>)
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	b91b      	cbnz	r3, 8002bf4 <_malloc_r+0x3c>
 8002bec:	4630      	mov	r0, r6
 8002bee:	f000 f83d 	bl	8002c6c <_sbrk_r>
 8002bf2:	6020      	str	r0, [r4, #0]
 8002bf4:	4629      	mov	r1, r5
 8002bf6:	4630      	mov	r0, r6
 8002bf8:	f000 f838 	bl	8002c6c <_sbrk_r>
 8002bfc:	1c43      	adds	r3, r0, #1
 8002bfe:	d124      	bne.n	8002c4a <_malloc_r+0x92>
 8002c00:	230c      	movs	r3, #12
 8002c02:	6033      	str	r3, [r6, #0]
 8002c04:	4630      	mov	r0, r6
 8002c06:	f000 f84f 	bl	8002ca8 <__malloc_unlock>
 8002c0a:	e7e4      	b.n	8002bd6 <_malloc_r+0x1e>
 8002c0c:	680b      	ldr	r3, [r1, #0]
 8002c0e:	1b5b      	subs	r3, r3, r5
 8002c10:	d418      	bmi.n	8002c44 <_malloc_r+0x8c>
 8002c12:	2b0b      	cmp	r3, #11
 8002c14:	d90f      	bls.n	8002c36 <_malloc_r+0x7e>
 8002c16:	600b      	str	r3, [r1, #0]
 8002c18:	50cd      	str	r5, [r1, r3]
 8002c1a:	18cc      	adds	r4, r1, r3
 8002c1c:	4630      	mov	r0, r6
 8002c1e:	f000 f843 	bl	8002ca8 <__malloc_unlock>
 8002c22:	f104 000b 	add.w	r0, r4, #11
 8002c26:	1d23      	adds	r3, r4, #4
 8002c28:	f020 0007 	bic.w	r0, r0, #7
 8002c2c:	1ac3      	subs	r3, r0, r3
 8002c2e:	d0d3      	beq.n	8002bd8 <_malloc_r+0x20>
 8002c30:	425a      	negs	r2, r3
 8002c32:	50e2      	str	r2, [r4, r3]
 8002c34:	e7d0      	b.n	8002bd8 <_malloc_r+0x20>
 8002c36:	428c      	cmp	r4, r1
 8002c38:	684b      	ldr	r3, [r1, #4]
 8002c3a:	bf16      	itet	ne
 8002c3c:	6063      	strne	r3, [r4, #4]
 8002c3e:	6013      	streq	r3, [r2, #0]
 8002c40:	460c      	movne	r4, r1
 8002c42:	e7eb      	b.n	8002c1c <_malloc_r+0x64>
 8002c44:	460c      	mov	r4, r1
 8002c46:	6849      	ldr	r1, [r1, #4]
 8002c48:	e7cc      	b.n	8002be4 <_malloc_r+0x2c>
 8002c4a:	1cc4      	adds	r4, r0, #3
 8002c4c:	f024 0403 	bic.w	r4, r4, #3
 8002c50:	42a0      	cmp	r0, r4
 8002c52:	d005      	beq.n	8002c60 <_malloc_r+0xa8>
 8002c54:	1a21      	subs	r1, r4, r0
 8002c56:	4630      	mov	r0, r6
 8002c58:	f000 f808 	bl	8002c6c <_sbrk_r>
 8002c5c:	3001      	adds	r0, #1
 8002c5e:	d0cf      	beq.n	8002c00 <_malloc_r+0x48>
 8002c60:	6025      	str	r5, [r4, #0]
 8002c62:	e7db      	b.n	8002c1c <_malloc_r+0x64>
 8002c64:	2000021c 	.word	0x2000021c
 8002c68:	20000220 	.word	0x20000220

08002c6c <_sbrk_r>:
 8002c6c:	b538      	push	{r3, r4, r5, lr}
 8002c6e:	4c06      	ldr	r4, [pc, #24]	; (8002c88 <_sbrk_r+0x1c>)
 8002c70:	2300      	movs	r3, #0
 8002c72:	4605      	mov	r5, r0
 8002c74:	4608      	mov	r0, r1
 8002c76:	6023      	str	r3, [r4, #0]
 8002c78:	f7fd fe48 	bl	800090c <_sbrk>
 8002c7c:	1c43      	adds	r3, r0, #1
 8002c7e:	d102      	bne.n	8002c86 <_sbrk_r+0x1a>
 8002c80:	6823      	ldr	r3, [r4, #0]
 8002c82:	b103      	cbz	r3, 8002c86 <_sbrk_r+0x1a>
 8002c84:	602b      	str	r3, [r5, #0]
 8002c86:	bd38      	pop	{r3, r4, r5, pc}
 8002c88:	2000027c 	.word	0x2000027c

08002c8c <__ascii_wctomb>:
 8002c8c:	b149      	cbz	r1, 8002ca2 <__ascii_wctomb+0x16>
 8002c8e:	2aff      	cmp	r2, #255	; 0xff
 8002c90:	bf85      	ittet	hi
 8002c92:	238a      	movhi	r3, #138	; 0x8a
 8002c94:	6003      	strhi	r3, [r0, #0]
 8002c96:	700a      	strbls	r2, [r1, #0]
 8002c98:	f04f 30ff 	movhi.w	r0, #4294967295
 8002c9c:	bf98      	it	ls
 8002c9e:	2001      	movls	r0, #1
 8002ca0:	4770      	bx	lr
 8002ca2:	4608      	mov	r0, r1
 8002ca4:	4770      	bx	lr

08002ca6 <__malloc_lock>:
 8002ca6:	4770      	bx	lr

08002ca8 <__malloc_unlock>:
 8002ca8:	4770      	bx	lr
	...

08002cac <_init>:
 8002cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cae:	bf00      	nop
 8002cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cb2:	bc08      	pop	{r3}
 8002cb4:	469e      	mov	lr, r3
 8002cb6:	4770      	bx	lr

08002cb8 <_fini>:
 8002cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cba:	bf00      	nop
 8002cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cbe:	bc08      	pop	{r3}
 8002cc0:	469e      	mov	lr, r3
 8002cc2:	4770      	bx	lr
