[{"DBLP title": "An Aging-Aware GPU Register File Design Based on Data Redundancy.", "DBLP authors": ["Alejandro Valero", "Francisco Candel", "Dar\u00edo Su\u00e1rez Gracia", "Salvador Petit", "Julio Sahuquillo"], "year": 2019, "MAG papers": [{"PaperId": 2810688888, "PaperTitle": "an aging aware gpu register file design based on data redundancy", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of zaragoza": 2.0, "polytechnic university of valencia": 3.0}}], "source": "ES"}, {"DBLP title": "An Efficient Method for Calculating the Error Statistics of Block-Based Approximate Adders.", "DBLP authors": ["Yi Wu", "You Li", "Xiangxuan Ge", "Yuan Gao", "Weikang Qian"], "year": 2019, "MAG papers": [{"PaperId": 2883936631, "PaperTitle": "an efficient method for calculating the error statistics of block based approximate adders", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"shanghai jiao tong university": 5.0}}], "source": "ES"}, {"DBLP title": "Disaggregated Cloud Memory with Elastic Block Management.", "DBLP authors": ["Kwangwon Koh", "Kangho Kim", "Seung-Hyub Jeon", "Jaehyuk Huh"], "year": 2019, "MAG papers": [{"PaperId": 2809837139, "PaperTitle": "disaggregated cloud memory with elastic block management", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"kaist": 2.0, "electronics and telecommunications research institute": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Guardband Selection: Thermal-Aware Optimization for Unreliable Multi-Core Systems.", "DBLP authors": ["Heba Khdr", "Hussam Amrouch", "J\u00f6rg Henkel"], "year": 2019, "MAG papers": [{"PaperId": 2811352967, "PaperTitle": "dynamic guardband selection thermal aware optimization for unreliable multi core systems", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Optimizations and Analysis for the WG-16 Cipher with Tower Field Arithmetic.", "DBLP authors": ["Nusa Zidaric", "Mark D. Aagaard", "Guang Gong"], "year": 2019, "MAG papers": [{"PaperId": 2858801556, "PaperTitle": "hardware optimizations and analysis for the wg 16 cipher with tower field arithmetic", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "Minimizing Retention Induced Refresh Through Exploiting Process Variation of Flash Memory.", "DBLP authors": ["Yejia Di", "Liang Shi", "Congming Gao", "Qiao Li", "Chun Jason Xue", "Kaijie Wu"], "year": 2019, "MAG papers": [{"PaperId": 2905461111, "PaperTitle": "minimizing retention induced refresh through exploiting process variation of flash memory", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"city university of hong kong": 2.0, "chongqing university": 3.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "On Analysis of Lightweight Stream Ciphers with Keyed Update.", "DBLP authors": ["Orhun Kara", "Muhammed F. Esgin"], "year": 2019, "MAG papers": [{"PaperId": 2810305578, "PaperTitle": "on analysis of lightweight stream ciphers with keyed update", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"scientific and technological research council of turkey": 1.0, "monash university clayton campus": 1.0}}], "source": "ES"}, {"DBLP title": "On Improving the Write Responsiveness for Host-Aware SMR Drives.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"], "year": 2019, "MAG papers": [{"PaperId": 2809017511, "PaperTitle": "on improving the write responsiveness for host aware smr drives", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"the chinese university of hong kong": 1.0, "national taiwan university": 1.0, "academia sinica": 1.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Optimal Binning for Genomics.", "DBLP authors": ["Andrea Gulino", "Abdulrahman Kaitoua", "Stefano Ceri"], "year": 2019, "MAG papers": [{"PaperId": 2871948634, "PaperTitle": "optimal binning for genomics", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable Byzantine Consensus via Hardware-Assisted Secret Sharing.", "DBLP authors": ["Jian Liu", "Wenting Li", "Ghassan O. Karame", "N. Asokan"], "year": 2019, "MAG papers": [{"PaperId": 3102600874, "PaperTitle": "scalable byzantine consensus via hardware assisted secret sharing", "Year": 2019, "CitationCount": 89, "EstimatedCitation": 96, "Affiliations": {"aalto university": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive Partition Testing.", "DBLP authors": ["Chang-Ai Sun", "Hepeng Dai", "Huai Liu", "Tsong Yueh Chen", "Kai-Yuan Cai"], "year": 2019, "MAG papers": [{"PaperId": 2888466188, "PaperTitle": "adaptive partition testing", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"swinburne university of technology": 1.0, "victoria university australia": 1.0, "university of science and technology beijing": 2.0, "beihang university": 1.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient Accelerator Based on Hybrid CPU-FPGA Devices for Password Recovery.", "DBLP authors": ["Peng Liu", "Shunbin Li", "Qingyuan Ding"], "year": 2019, "MAG papers": [{"PaperId": 2890216559, "PaperTitle": "an energy efficient accelerator based on hybrid cpu fpga devices for password recovery", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"zhejiang university": 3.0}}], "source": "ES"}, {"DBLP title": "Automated Test Generation for Debugging Multiple Bugs in Arithmetic Circuits.", "DBLP authors": ["Farimah Farahmandi", "Prabhat Mishra"], "year": 2019, "MAG papers": [{"PaperId": 2889872715, "PaperTitle": "automated test generation for debugging multiple bugs in arithmetic circuits", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Design-for-Test Approach for Networks-on-Chip.", "DBLP authors": ["Junshi Wang", "Masoumeh Ebrahimi", "Letian Huang", "Xuan Xie", "Qiang Li", "Guangjun Li", "Axel Jantsch"], "year": 2019, "MAG papers": [{"PaperId": 2888616728, "PaperTitle": "efficient design for test approach for networks on chip", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"royal institute of technology": 1.0, "university of electronic science and technology of china": 5.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Enhancing Instruction TLB Resilience to Soft Errors.", "DBLP authors": ["Alfonso S\u00e1nchez-Maci\u00e1n", "Luis Alberto Aranda", "Pedro Reviriego", "Vahdaneh Kiani", "Juan Antonio Maestro"], "year": 2019, "MAG papers": [{"PaperId": 2897814296, "PaperTitle": "enhancing instruction tlb resilience to soft errors", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Phantasy: Low-Latency Virtualization-Based Fault Tolerance via Asynchronous Prefetching.", "DBLP authors": ["Shiru Ren", "Yunqi Zhang", "Lichen Pan", "Zhen Xiao"], "year": 2019, "MAG papers": [{"PaperId": 2887676275, "PaperTitle": "phantasy low latency virtualization based fault tolerance via asynchronous prefetching", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"peking university": 3.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Sampled Simulation of Task-Based Programs.", "DBLP authors": ["Thomas Grass", "Trevor E. Carlson", "Alejandro Rico", "Germ\u00e1n Ceballos", "Eduard Ayguad\u00e9", "Marc Casas", "Miquel Moret\u00f3"], "year": 2019, "MAG papers": [{"PaperId": 2910850040, "PaperTitle": "sampled simulation of task based programs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"barcelona supercomputing center": 4.0, "uppsala university": 1.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "Tolerating C Integer Error via Precision Elevation.", "DBLP authors": ["Xi Cheng", "Min Zhou", "Xiaoyu Song", "Ming Gu", "Jiaguang Sun"], "year": 2019, "MAG papers": [{"PaperId": 2910391684, "PaperTitle": "tolerating c integer error via precision elevation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 4.0, "portland state university": 1.0}}], "source": "ES"}, {"DBLP title": "A Theoretical Model to Link Uniqueness and Min-Entropy for PUF Evaluations.", "DBLP authors": ["Chongyan Gu", "Weiqiang Liu", "Neil Hanley", "Robert Hesselbarth", "M\u00e1ire O'Neill"], "year": 2019, "MAG papers": [{"PaperId": 2908600804, "PaperTitle": "a theoretical model to link uniqueness and min entropy for puf evaluations", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"fraunhofer society": 1.0, "queen s university belfast": 3.0, "nanjing university of aeronautics and astronautics": 1.0}}], "source": "ES"}, {"DBLP title": "Coding for Write Latency Reduction in a Multi-Level Cell (MLC) Phase Change Memory (PCM).", "DBLP authors": ["Kazuteru Namba", "Fabrizio Lombardi"], "year": 2019, "MAG papers": [{"PaperId": 2889802365, "PaperTitle": "coding for write latency reduction in a multi level cell mlc phase change memory pcm", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northeastern university": 1.0, "chiba university": 1.0}}], "source": "ES"}, {"DBLP title": "Microcontroller TRNGs Using Perturbed States of NOR Flash Memory Cells.", "DBLP authors": ["Prawar Poudel", "Biswajit Ray", "Aleksandar Milenkovic"], "year": 2019, "MAG papers": [{"PaperId": 2908753693, "PaperTitle": "microcontroller trngs using perturbed states of nor flash memory cells", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of alabama in huntsville": 3.0}}], "source": "ES"}, {"DBLP title": "RC-NVM: Dual-Addressing Non-Volatile Memory Architecture Supporting Both Row and Column Memory Accesses.", "DBLP authors": ["Shuo Li", "Nong Xiao", "Peng Wang", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Helen Li", "Jason Cong", "Tao Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2891420493, "PaperTitle": "rc nvm dual addressing non volatile memory architecture supporting both row and column memory accesses", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"peking university": 3.0, "pennsylvania state university": 1.0, "sun yat sen university": 1.0, "duke university": 2.0, "national university of defense technology": 1.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Affine Modeling of Program Traces.", "DBLP authors": ["Gabriel Rodr\u00edguez", "Mahmut T. Kandemir", "Juan Touri\u00f1o"], "year": 2019, "MAG papers": [{"PaperId": 2858796459, "PaperTitle": "affine modeling of program traces", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis, Modeling and Optimization of Equal Segment Based Approximate Adders.", "DBLP authors": ["Sunil Dutt", "Satyabrata Dash", "Sukumar Nandi", "Gaurav Trivedi"], "year": 2019, "MAG papers": [{"PaperId": 2889711535, "PaperTitle": "analysis modeling and optimization of equal segment based approximate adders", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"indian institute of technology guwahati": 4.0}}], "source": "ES"}, {"DBLP title": "ASAP: Accelerated Short-Read Alignment on Programmable Hardware.", "DBLP authors": ["Subho S. Banerjee", "Mohamed El-Hadedy", "Jong Bin Lim", "Zbigniew T. Kalbarczyk", "Deming Chen", "Steven S. Lumetta", "Ravishankar K. Iyer"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "CC Meets FIPS: A Hybrid Test Methodology for First Order Side Channel Analysis.", "DBLP authors": ["Debapriya Basu Roy", "Shivam Bhasin", "Sylvain Guilley", "Annelie Heuser", "Sikhar Patranabis", "Debdeep Mukhopadhyay"], "year": 2019, "MAG papers": [{"PaperId": 2896512143, "PaperTitle": "cc meets fips a hybrid test methodology for first order side channel analysis", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"centre national de la recherche scientifique": 1.0, "nanyang technological university": 1.0, "indian institutes of technology": 3.0, "telecom paristech": 1.0}}], "source": "ES"}, {"DBLP title": "Content Aware Refresh: Exploiting the Asymmetry of DRAM Retention Errors to Reduce the Refresh Frequency of Less Vulnerable Data.", "DBLP authors": ["Shibo Wang", "Mahdi Nazm Bojnordi", "Xiaochen Guo", "Engin Ipek"], "year": 2019, "MAG papers": [{"PaperId": 2889628459, "PaperTitle": "content aware refresh exploiting the asymmetry of dram retention errors to reduce the refresh frequency of less vulnerable data", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of rochester": 1.0, "lehigh university": 1.0, "google": 1.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Voltage and Frequency Scaling in NoCs with Supervised and Reinforcement Learning Techniques.", "DBLP authors": ["Quintin Fettes", "Mark Clark", "Razvan C. Bunescu", "Avinash Karanth", "Ahmed Louri"], "year": 2019, "MAG papers": [{"PaperId": 2896609748, "PaperTitle": "dynamic voltage and frequency scaling in nocs with supervised and reinforcement learning techniques", "Year": 2019, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"ohio university": 4.0, "george washington university": 1.0}}, {"PaperId": 2969961119, "PaperTitle": "dynamic voltage and frequency scaling in nocs with supervised and reinforcement learning techniques", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ohio university": 4.0, "george washington university": 1.0}}], "source": "ES"}, {"DBLP title": "GCMA: Guaranteed Contiguous Memory Allocator.", "DBLP authors": ["Seongjae Park", "Minchan Kim", "Heon Y. Yeom"], "year": 2019, "MAG papers": [{"PaperId": 2889806513, "PaperTitle": "gcma guaranteed contiguous memory allocator", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 2.0, "lg electronics": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing File Systems with a Write-Efficient Journaling Scheme on Non-Volatile Memory.", "DBLP authors": ["Xiaoyi Zhang", "Dan Feng", "Yu Hua", "Jianxi Chen"], "year": 2019, "MAG papers": [{"PaperId": 2891410167, "PaperTitle": "optimizing file systems with a write efficient journaling scheme on non volatile memory", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"huazhong university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Redio: Accelerating Disk-Based Graph Processing by Reducing Disk I/Os.", "DBLP authors": ["Chengwen Wu", "Guangyan Zhang", "Yang Wang", "Xinyang Jiang", "Weimin Zheng"], "year": 2019, "MAG papers": [{"PaperId": 2897478454, "PaperTitle": "redio accelerating disk based graph processing by reducing disk i os", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ohio state university": 1.0, "tsinghua university": 3.0, "jilin university": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing Flash Memory Write Traffic by Exploiting a Few MBs of Capacitor-Powered Write Buffer Inside Solid-State Drives (SSDs).", "DBLP authors": ["Xubin Chen", "Yin Li", "Tong Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2892880745, "PaperTitle": "reducing flash memory write traffic by exploiting a few mbs of capacitor powered write buffer inside solid state drives ssds", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rensselaer polytechnic institute": 3.0}}], "source": "ES"}, {"DBLP title": "RT-ByzCast: Byzantine-Resilient Real-Time Reliable Broadcast.", "DBLP authors": ["David Kozhaya", "Jeremie Decouchant", "Paulo Jorge Esteves Ver\u00edssimo"], "year": 2019, "MAG papers": [{"PaperId": 2811185896, "PaperTitle": "rt byzcast byzantine resilient real time reliable broadcast", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of luxembourg": 2.0}}], "source": "ES"}, {"DBLP title": "TA-LRW: A Replacement Policy for Error Rate Reduction in STT-MRAM Caches.", "DBLP authors": ["Elham Cheshmikhani", "Hamed Farbeh", "Seyed Ghassem Miremadi", "Hossein Asadi"], "year": 2019, "MAG papers": [{"PaperId": 2897902688, "PaperTitle": "ta lrw a replacement policy for error rate reduction in stt mram caches", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"sharif university of technology": 3.0, "amirkabir university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "ApproxSSD: Data Layout Aware Sampling on an Array of SSDs.", "DBLP authors": ["Jian Zhou", "Huafeng Wu", "Jun Wang"], "year": 2019, "MAG papers": [{"PaperId": 2890624321, "PaperTitle": "approxssd data layout aware sampling on an array of ssds", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai maritime university": 1.0, "university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasets.", "DBLP authors": ["Fabian Schuiki", "Michael Schaffner", "Frank K. G\u00fcrkaynak", "Luca Benini"], "year": 2019, "MAG papers": [{"PaperId": 2963566954, "PaperTitle": "a scalable near memory architecture for training deep neural networks on large in memory datasets", "Year": 2019, "CitationCount": 42, "EstimatedCitation": 58, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "EMC: Energy-Aware Morphable Cache Design for Non-Volatile Processors.", "DBLP authors": ["Weining Song", "Yang Zhou", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"], "year": 2019, "MAG papers": [{"PaperId": 2900171918, "PaperTitle": "emc energy aware morphable cache design for non volatile processors", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"shandong university": 5.0, "city university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring Shared Virtual Memory for FPGA Accelerators with a Configurable IOMMU.", "DBLP authors": ["Pirmin Vogel", "Andrea Marongiu", "Luca Benini"], "year": 2019, "MAG papers": [{"PaperId": 2899705247, "PaperTitle": "exploring shared virtual memory for fpga accelerators with a configurable iommu", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bologna": 1.0, "eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "GDP: A Greedy Based Dynamic Power Budgeting Method for Multi/Many-Core Systems in Dark Silicon.", "DBLP authors": ["Hai Wang", "Diya Tang", "Ming Zhang", "Sheldon X.-D. Tan", "Chi Zhang", "He Tang", "Yuan Yuan"], "year": 2019, "MAG papers": [{"PaperId": 2896214866, "PaperTitle": "gdp a greedy based dynamic power budgeting method for multi many core systems in dark silicon", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of electronic science and technology of china": 5.0, "cadence design systems": 1.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel Hierarchical Subspace Clustering of Categorical Data.", "DBLP authors": ["Ning Pang", "Jifu Zhang", "Chaowei Zhang", "Xiao Qin"], "year": 2019, "MAG papers": [{"PaperId": 2900198456, "PaperTitle": "parallel hierarchical subspace clustering of categorical data", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"taiyuan university of science and technology": 2.0, "auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "PaRS: A Popularity-Aware Redundancy Scheme for In-Memory Stores.", "DBLP authors": ["Panping Zhou", "Jianzhong Huang", "Xiao Qin", "Changsheng Xie"], "year": 2019, "MAG papers": [{"PaperId": 2896166363, "PaperTitle": "pars a popularity aware redundancy scheme for in memory stores", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"huazhong university of science and technology": 3.0, "auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "Practical Applications of Improved Gaussian Sampling for Trapdoor Lattices.", "DBLP authors": ["Kamil Doruk G\u00fcr", "Yuriy Polyakov", "Kurt Rohloff", "Gerard W. Ryan", "Hadi Sajjadpour", "Erkay Savas"], "year": 2019, "MAG papers": [{"PaperId": 2896390785, "PaperTitle": "practical applications of improved gaussian sampling for trapdoor lattices", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"new jersey institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Secure Tensor Decomposition for Big Data Using Transparent Computing Paradigm.", "DBLP authors": ["Liwei Kuang", "Laurence T. Yang", "Qing Zhu", "Jinjun Chen"], "year": 2019, "MAG papers": [{"PaperId": 2790287204, "PaperTitle": "secure tensor decomposition for big data using transparent computing paradigm", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"huazhong university of science and technology": 3.0, "swinburne university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Towards Hardware IIR Filters Computing Just Right: Direct Form I Case Study.", "DBLP authors": ["Anastasia Volkova", "Matei Istoan", "Florent de Dinechin", "Thibault Hilaire"], "year": 2019, "MAG papers": [{"PaperId": 2899970442, "PaperTitle": "towards hardware iir filters computing just right direct form i case study", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of paris": 1.0, "institut national des sciences appliquees de lyon": 1.0, "claude bernard university lyon 1": 1.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive Cooperation of Prefetching and Warp Scheduling on GPUs.", "DBLP authors": ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Murali Annavaram", "Won Woo Ro"], "year": 2019, "MAG papers": [{"PaperId": 2899489366, "PaperTitle": "adaptive cooperation of prefetching and warp scheduling on gpus", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yonsei university": 5.0, "hanyang university": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Better Circuits for Binary Polynomial Multiplication.", "DBLP authors": ["Magnus Gausdal Find", "Ren\u00e9 Peralta"], "year": 2019, "MAG papers": [{"PaperId": 2896709326, "PaperTitle": "better circuits for binary polynomial multiplication", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national institute of standards and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Can I/O Variability Be Reduced on QoS-Less HPC Storage Systems?", "DBLP authors": ["Dan Huang", "Qing Liu", "Jong Choi", "Norbert Podhorszki", "Scott Klasky", "Jeremy Logan", "George Ostrouchov", "Xubin He", "Matthew Wolf"], "year": 2019, "MAG papers": [{"PaperId": 2900644559, "PaperTitle": "can i o variability be reduced on qos less hpc storage systems", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"oak ridge national laboratory": 6.0, "new jersey institute of technology": 2.0, "temple university": 1.0}}], "source": "ES"}, {"DBLP title": "Configurable-ECC: Architecting a Flexible ECC Scheme to Support Different Sized Accesses in High Bandwidth Memory Systems.", "DBLP authors": ["Hsing Min Chen", "Shin-Ying Lee", "Trevor N. Mudge", "Carole-Jean Wu", "Chaitali Chakrabarti"], "year": 2019, "MAG papers": [{"PaperId": 2904932589, "PaperTitle": "configurable ecc architecting a flexible ecc scheme to support different sized accesses in high bandwidth memory systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of michigan": 1.0, "samsung": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Mitchell's Approximate Log Multipliers for Convolutional Neural Networks.", "DBLP authors": ["Min Soo Kim", "Alberto A. Del Barrio", "Leonardo Tavares Oliveira", "Rom\u00e1n Hermida", "Nader Bagherzadeh"], "year": 2019, "MAG papers": [{"PaperId": 2900613774, "PaperTitle": "efficient mitchell s approximate log multipliers for convolutional neural networks", "Year": 2019, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of california irvine": 2.0, "federal university of sao carlos": 1.0, "complutense university of madrid": 2.0}}], "source": "ES"}, {"DBLP title": "Energy Proportional Neural Network Inference with Adaptive Voltage and Frequency Scaling.", "DBLP authors": ["Jos\u00e9 L. N\u00fa\u00f1ez-Y\u00e1\u00f1ez"], "year": 2019, "MAG papers": [{"PaperId": 2901295171, "PaperTitle": "energy proportional neural network inference with adaptive voltage and frequency scaling", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of bristol": 1.0}}], "source": "ES"}, {"DBLP title": "Faster Key Compression for Isogeny-Based Cryptosystems.", "DBLP authors": ["Gustavo Zanon", "Marcos A. Simpl\u00edcio Jr.", "Geovandro C. C. F. Pereira", "Javad Doliskani", "Paulo S. L. M. Barreto"], "year": 2019, "MAG papers": [{"PaperId": 2901241775, "PaperTitle": "faster key compression for isogeny based cryptosystems", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of sao paulo": 2.0, "university of waterloo": 2.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Improved Affine Arithmetic-Based Precision Analysis for Polynomial Function Evaluation.", "DBLP authors": ["Rima Bellal", "El-sedik Lamini", "Hac\u00e8ne Belbachir", "Samir Tagzout", "Adel Belouchrani"], "year": 2019, "MAG papers": [{"PaperId": 2901155929, "PaperTitle": "improved affine arithmetic based precision analysis for polynomial function evaluation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"capital district transportation authority": 2.0, "ecole normale superieure": 1.0}}], "source": "ES"}, {"DBLP title": "mARGOt: A Dynamic Autotuning Framework for Self-Aware Approximate Computing.", "DBLP authors": ["Davide Gadioli", "Emanuele Vitali", "Gianluca Palermo", "Cristina Silvano"], "year": 2019, "MAG papers": [{"PaperId": 2903046887, "PaperTitle": "margot a dynamic autotuning framework for self aware approximate computing", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"polytechnic university of milan": 4.0}}], "source": "ES"}, {"DBLP title": "Quantum Circuit Design of a T-count Optimized Integer Multiplier.", "DBLP authors": ["Edgard Mu\u00f1oz-Coreas", "Himanshu Thapliyal"], "year": 2019, "MAG papers": [{"PaperId": 2901323007, "PaperTitle": "quantum circuit design of a t count optimized integer multiplier", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of kentucky": 2.0}}], "source": "ES"}, {"DBLP title": "Sherlock N-overlap: Invasive Normalization and Overlap Coefficient for the Similarity Analysis Between Source Code.", "DBLP authors": ["Franca B. Allyson", "Maciel L. Danilo", "Jos\u00e9 Marques Soares", "Giovanni Cordeiro Barroso"], "year": 2019, "MAG papers": [{"PaperId": 2901711611, "PaperTitle": "sherlock n overlap invasive normalization and overlap coefficient for the similarity analysis between source code", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"federal university of ceara": 3.0}}], "source": "ES"}, {"DBLP title": "Sparse-Insertion Write Cache to Mitigate Write Disturbance Errors in Phase Change Memory.", "DBLP authors": ["Jaemin Jang", "Wongyu Shin", "Jungwhan Choi", "Yongju Kim", "Lee-Sup Kim"], "year": 2019, "MAG papers": [{"PaperId": 2900700531, "PaperTitle": "sparse insertion write cache to mitigate write disturbance errors in phase change memory", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kaist": 3.0, "sk hynix": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Implementations of Reduced Precision Redundancy (RPR) Multiply and Accumulate (MAC).", "DBLP authors": ["Ke Chen", "Linbin Chen", "Pedro Reviriego", "Fabrizio Lombardi"], "year": 2019, "MAG papers": [{"PaperId": 2903732333, "PaperTitle": "efficient implementations of reduced precision redundancy rpr multiply and accumulate mac", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Mapping Monotone Boolean Functions into Majority.", "DBLP authors": ["Eleonora Testa", "Mathias Soeken", "Luca Gaetano Amar\u00f9", "Winston Haaswijk", "Giovanni De Micheli"], "year": 2019, "MAG papers": [{"PaperId": 2901091928, "PaperTitle": "mapping monotone boolean functions into majority", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Two Bit Overlap: A Class of Double Error Correction One Step Majority Logic Decodable Codes.", "DBLP authors": ["Pedro Reviriego", "Shanshan Liu", "Ori Rottenstreich", "Fabrizio Lombardi"], "year": 2019, "MAG papers": [{"PaperId": 2906681594, "PaperTitle": "two bit overlap a class of double error correction one step majority logic decodable codes", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northeastern university": 2.0, "charles iii university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of Approximate Redundant Binary Multipliers.", "DBLP authors": ["Weiqiang Liu", "Tian Cao", "Peipei Yin", "Yuying Zhu", "Chenghua Wang", "Earl E. Swartzlander Jr.", "Fabrizio Lombardi"], "year": 2019, "MAG papers": [{"PaperId": 2908518198, "PaperTitle": "design and analysis of approximate redundant binary multipliers", "Year": 2019, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"nanjing university of aeronautics and astronautics": 5.0, "university of texas at austin": 1.0, "northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "Handling Transients of Dynamic Real-Time Workload Under EDF Scheduling.", "DBLP authors": ["Daniel Casini", "Alessandro Biondi", "Giorgio C. Buttazzo"], "year": 2019, "MAG papers": [{"PaperId": 2902739233, "PaperTitle": "handling transients of dynamic real time workload under edf scheduling", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Increasing the Reliability of Software Timing Analysis for Cache-Based Processors.", "DBLP authors": ["Suzana Milutinovic", "Enrico Mezzetti", "Jaume Abella", "Francisco J. Cazorla"], "year": 2019, "MAG papers": [{"PaperId": 2910522379, "PaperTitle": "increasing the reliability of software timing analysis for cache based processors", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"barcelona supercomputing center": 1.0}}], "source": "ES"}, {"DBLP title": "Learning-Based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems.", "DBLP authors": ["Biresh Kumar Joardar", "Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "year": 2019, "MAG papers": [{"PaperId": 3105208701, "PaperTitle": "learning based application agnostic 3d noc design for heterogeneous manycore systems", "Year": 2019, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"carnegie mellon university": 2.0, "washington state university": 3.0, "colorado state university": 1.0}}], "source": "ES"}, {"DBLP title": "Promoting the Harmony between Sparsity and Regularity: A Relaxed Synchronous Architecture for Convolutional Neural Networks.", "DBLP authors": ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Shuhao Jiang", "Jingya Wu", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperId": 2907885488, "PaperTitle": "promoting the harmony between sparsity and regularity a relaxed synchronous architecture for convolutional neural networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 7.0}}], "source": "ES"}, {"DBLP title": "Resource-Oriented Partitioning for Multiprocessor Systems with Shared Resources.", "DBLP authors": ["Maolin Yang", "Wen-Hung Huang", "Jian-Jia Chen"], "year": 2019, "MAG papers": [{"PaperId": 2908254926, "PaperTitle": "resource oriented partitioning for multiprocessor systems with shared resources", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technical university of dortmund": 1.0, "denso": 1.0, "university of electronic science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Synchronized Encryption for Physical Layer in 10Gbps Optical Links.", "DBLP authors": ["Adri\u00e1n P\u00e9rez-Resa", "Miguel Garcia-Bosque", "Carlos S\u00e1nchez-Azqueta", "Santiago Celma"], "year": 2019, "MAG papers": [{"PaperId": 2907875609, "PaperTitle": "self synchronized encryption for physical layer in 10gbps optical links", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of zaragoza": 4.0}}], "source": "ES"}, {"DBLP title": "SparCE: Sparsity Aware General-Purpose Core Extensions to Accelerate Deep Neural Networks.", "DBLP authors": ["Sanchari Sen", "Shubham Jain", "Swagath Venkataramani", "Anand Raghunathan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "The Concept of Unschedulability Core for Optimizing Real-Time Systems with Fixed-Priority Scheduling.", "DBLP authors": ["Yecheng Zhao", "Haibo Zeng"], "year": 2019, "MAG papers": [{"PaperId": 2899086622, "PaperTitle": "the concept of unschedulability core for optimizing real time systems with fixed priority scheduling", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Value Iteration Architecture Based Deep Learning for Intelligent Routing Exploiting Heterogeneous Computing Platforms.", "DBLP authors": ["Zubair Md. Fadlullah", "Bomin Mao", "Fengxiao Tang", "Nei Kato"], "year": 2019, "MAG papers": [{"PaperId": 2897900918, "PaperTitle": "value iteration architecture based deep learning for intelligent routing exploiting heterogeneous computing platforms", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"tohoku university": 4.0}}], "source": "ES"}, {"DBLP title": "Certified Roundoff Error Bounds Using Bernstein Expansions and Sparse Krivine-Stengle Representations.", "DBLP authors": ["Victor Magron", "Alexandre Rocca", "Thao Dang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "High-Precision Anchored Accumulators for Reproducible Floating-Point Summation.", "DBLP authors": ["Neil Burgess", "Christopher E. Goodyer", "Christopher Neal Hinds", "David Raymond Lutz"], "year": 2019, "MAG papers": [{"PaperId": 2924160840, "PaperTitle": "high precision anchored accumulators for reproducible floating point summation", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Arithmetic Considerations for Isogeny-Based Cryptography.", "DBLP authors": ["Joppe W. Bos", "Simon Friedberger"], "year": 2019, "MAG papers": [{"PaperId": 2809876870, "PaperTitle": "arithmetic considerations for isogeny based cryptography", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "New Multiplicative Inverse Architectures Using Gaussian Normal Basis.", "DBLP authors": ["Arash Reyhani-Masoleh", "Hayssam El-Razouk", "Amin Monfared"], "year": 2019, "MAG papers": [{"PaperId": 2883271474, "PaperTitle": "new multiplicative inverse architectures using gaussian normal basis", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of western ontario": 2.0, "california state university fresno": 1.0}}], "source": "ES"}, {"DBLP title": "An Ontology-Based Method for HW/SW Architecture Reconstruction.", "DBLP authors": ["Seyyedeh Atefeh Musavi", "Mahmoud Reza Hashemi"], "year": 2019, "MAG papers": [{"PaperId": 2914386601, "PaperTitle": "an ontology based method for hw sw architecture reconstruction", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tehran": 2.0}}], "source": "ES"}, {"DBLP title": "Dapper: An Adaptive Manager for Large-Capacity Persistent Memory.", "DBLP authors": ["Dongliang Xue", "Linpeng Huang", "Chao Li", "Chentao Wu"], "year": 2019, "MAG papers": [{"PaperId": 2914914924, "PaperTitle": "dapper an adaptive manager for large capacity persistent memory", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"shanghai jiao tong university": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient Multiple-Precision Floating-Point Fused Multiply-Add with Mixed-Precision Support.", "DBLP authors": ["Hao Zhang", "Dongdong Chen", "Seok-Bum Ko"], "year": 2019, "MAG papers": [{"PaperId": 2914973130, "PaperTitle": "efficient multiple precision floating point fused multiply add with mixed precision support", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"intel": 1.0, "university of saskatchewan": 2.0}}], "source": "ES"}, {"DBLP title": "In-the-Field Mitigation of Process Variability for Improved FPGA Performance.", "DBLP authors": ["Konstantinos Maragos", "George Lentaris", "Dimitrios Soudris"], "year": 2019, "MAG papers": [{"PaperId": 2914999631, "PaperTitle": "in the field mitigation of process variability for improved fpga performance", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national technical university of athens": 3.0}}], "source": "ES"}, {"DBLP title": "Intra-Cluster Coalescing and Distributed-Block Scheduling to Reduce GPU NoC Pressure.", "DBLP authors": ["Lu Wang", "Xia Zhao", "David R. Kaeli", "Zhiying Wang", "Lieven Eeckhout"], "year": 2019, "MAG papers": [{"PaperId": 2913561863, "PaperTitle": "intra cluster coalescing and distributed block scheduling to reduce gpu noc pressure", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northeastern university": 1.0, "ghent university": 3.0, "national university of defense technology": 1.0}}], "source": "ES"}, {"DBLP title": "Maintaining Data Freshness in Distributed Cyber-Physical Systems.", "DBLP authors": ["Guohui Li", "Chunyang Zhou", "Jianjun Li", "Bing Guo"], "year": 2019, "MAG papers": [{"PaperId": 2910075408, "PaperTitle": "maintaining data freshness in distributed cyber physical systems", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"huazhong university of science and technology": 3.0, "sichuan university": 1.0}}], "source": "ES"}, {"DBLP title": "Tackling Biased PUFs Through Biased Masking: A Debiasing Method for Efficient Fuzzy Extractor.", "DBLP authors": ["Rei Ueno", "Manami Suzuki", "Naofumi Homma"], "year": 2019, "MAG papers": [{"PaperId": 2914756886, "PaperTitle": "tackling biased pufs through biased masking a debiasing method for efficient fuzzy extractor", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tohoku university": 3.0}}], "source": "ES"}, {"DBLP title": "Concurrent Error Detectable Carry Select Adder with Easy Testability.", "DBLP authors": ["Nobutaka Kito", "Naofumi Takagi"], "year": 2019, "MAG papers": [{"PaperId": 2914727142, "PaperTitle": "concurrent error detectable carry select adder with easy testability", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chukyo university": 1.0, "kyoto university": 1.0}}], "source": "ES"}, {"DBLP title": "An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories.", "DBLP authors": ["Reza Salkhordeh", "Onur Mutlu", "Hossein Asadi"], "year": 2019, "MAG papers": [{"PaperId": 2924773594, "PaperTitle": "an analytical model for performance and lifetime estimation of hybrid dram nvm main memories", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"sharif university of technology": 2.0, "eth zurich": 1.0}}, {"PaperId": 2953341262, "PaperTitle": "an analytical model for performance and lifetime estimation of hybrid dram nvm main memories", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sharif university of technology": 2.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "HyVE: Hybrid Vertex-Edge Memory Hierarchy for Energy-Efficient Graph Processing.", "DBLP authors": ["Guohao Dai", "Tianhao Huang", "Yu Wang", "Huazhong Yang", "John Wawrzynek"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Efficient and Consistent NVMM Cache for SSD-Based File System.", "DBLP authors": ["Youmin Chen", "Youyou Lu", "Pei Chen", "Jiwu Shu"], "year": 2019, "MAG papers": [{"PaperId": 2892375026, "PaperTitle": "efficient and consistent nvmm cache for ssd based file system", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping.", "DBLP authors": ["Masoud Zabihi", "Zamshed Iqbal Chowdhury", "Zhengyang Zhao", "Ulya R. Karpuzcu", "Jianping Wang", "Sachin S. Sapatnekar"], "year": 2019, "MAG papers": [{"PaperId": 2884227506, "PaperTitle": "in memory processing on the spintronic cram from hardware design to application mapping", "Year": 2019, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"university of minnesota": 6.0}}], "source": "ES"}, {"DBLP title": "Optimal Application Mapping and Scheduling for Network-on-Chips with Computation in STT-RAM Based Router.", "DBLP authors": ["Lei Yang", "Weichen Liu", "Nan Guan", "Nikil D. Dutt"], "year": 2019, "MAG papers": [{"PaperId": 2886457641, "PaperTitle": "optimal application mapping and scheduling for network on chips with computation in stt ram based router", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"chongqing university": 1.0, "nanyang technological university": 1.0, "university of california irvine": 1.0, "hong kong polytechnic university": 1.0}}], "source": "ES"}, {"DBLP title": "SPARE: Spiking Neural Network Acceleration Using ROM-Embedded RAMs as In-Memory-Computation Primitives.", "DBLP authors": ["Amogh Agrawal", "Aayush Ankit", "Kaushik Roy"], "year": 2019, "MAG papers": [{"PaperId": 2888888896, "PaperTitle": "spare spiking neural network acceleration using rom embedded rams as in memory computation primitives", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Evaluating High Performance Pattern Matching on the Automata Processor.", "DBLP authors": ["Indranil Roy", "Ankit Srivastava", "Matt Grimm", "Marziyeh Nourian", "Michela Becchi", "Srinivas Aluru"], "year": 2019, "MAG papers": [{"PaperId": 2917436903, "PaperTitle": "evaluating high performance pattern matching on the automata processor", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology college of computing": 2.0, "north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "GPU Instruction Hotspots Detection Based on Binary Instrumentation Approach.", "DBLP authors": ["Anton V. Gorshkov", "Michael Berezalsky", "Julia Fedorova", "Konstantin Levit-Gurevich", "Noam Itzhaki"], "year": 2019, "MAG papers": [{"PaperId": 2961904511, "PaperTitle": "gpu instruction hotspots detection based on binary instrumentation approach", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "RepuCoin: Your Reputation Is Your Power.", "DBLP authors": ["Jiangshan Yu", "David Kozhaya", "Jeremie Decouchant", "Paulo Jorge Esteves Ver\u00edssimo"], "year": 2019, "MAG papers": [{"PaperId": 2795163135, "PaperTitle": "repucoin your reputation is your power", "Year": 2019, "CitationCount": 50, "EstimatedCitation": 67, "Affiliations": {"university of luxembourg": 2.0, "monash university": 1.0}}], "source": "ES"}, {"DBLP title": "The Security of ARM TrustZone in a FPGA-Based SoC.", "DBLP authors": ["El Mehdi Benhani", "Lilian Bossuet", "Alain Aubert"], "year": 2019, "MAG papers": [{"PaperId": 2917383172, "PaperTitle": "the security of arm trustzone in a fpga based soc", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of lyon": 3.0}}], "source": "ES"}, {"DBLP title": "Optimized Modular Multiplication for Supersingular Isogeny Diffie-Hellman.", "DBLP authors": ["Weiqiang Liu", "Jian Ni", "Zhe Liu", "Chunyang Liu", "M\u00e1ire O'Neill"], "year": 2019, "MAG papers": [{"PaperId": 2915600699, "PaperTitle": "optimized modular multiplication for supersingular isogeny diffie hellman", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"nanjing university of aeronautics and astronautics": 4.0, "queen s university belfast": 1.0}}], "source": "ES"}, {"DBLP title": "An Absorbing Markov Chain Based Model to Solve Computation and Communication Tradeoff in GPU-Accelerated MDRUs for Safety Confirmation in Disaster Scenarios.", "DBLP authors": ["Bomin Mao", "Fengxiao Tang", "Zubair Md. Fadlullah", "Nei Kato"], "year": 2019, "MAG papers": [{"PaperId": 2967852196, "PaperTitle": "an absorbing markov chain based model to solve computation and communication tradeoff in gpu accelerated mdrus for safety confirmation in disaster scenarios", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tohoku university": 3.0, "lakehead university": 1.0}}], "source": "ES"}, {"DBLP title": "Boolean Minimization of Projected Sums of Products via Boolean Relations.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Gabriella Trucco", "Tiziano Villa"], "year": 2019, "MAG papers": [{"PaperId": 2924313066, "PaperTitle": "boolean minimization of projected sums of products via boolean relations", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of milan": 2.0, "university of pisa": 1.0, "university of verona": 1.0}}], "source": "ES"}, {"DBLP title": "CD-Xbar: A Converge-Diverge Crossbar Network for High-Performance GPUs.", "DBLP authors": ["Xia Zhao", "Sheng Ma", "Zhiying Wang", "Natalie D. Enright Jerger", "Lieven Eeckhout"], "year": 2019, "MAG papers": [{"PaperId": 2967335569, "PaperTitle": "cd xbar a converge diverge crossbar network for high performance gpus", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ghent university": 2.0, "national university of defense technology": 2.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "Improving the Lifetime of Non-Volatile Cache by Write Restriction.", "DBLP authors": ["Sukarn Agarwal", "Hemangee K. Kapoor"], "year": 2019, "MAG papers": [{"PaperId": 2911014417, "PaperTitle": "improving the lifetime of non volatile cache by write restriction", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"indian institute of technology guwahati": 2.0}}], "source": "ES"}, {"DBLP title": "NICO: Reducing Software-Transparent Crash Consistency Cost for Persistent Memory.", "DBLP authors": ["Xueliang Wei", "Dan Feng", "Wei Tong", "Jingning Liu", "Liuqing Ye"], "year": 2019, "MAG papers": [{"PaperId": 2896245773, "PaperTitle": "nico reducing software transparent crash consistency cost for persistent memory", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"huazhong university of science and technology": 5.0}}], "source": "ES"}, {"DBLP title": "NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration.", "DBLP authors": ["Saransh Gupta", "Mohsen Imani", "Harveen Kaur", "Tajana Simunic Rosing"], "year": 2019, "MAG papers": [{"PaperId": 2920081941, "PaperTitle": "nnpim a processing in memory architecture for neural network acceleration", "Year": 2019, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "NV-eCryptfs: Accelerating Enterprise-Level Cryptographic File System with Non-Volatile Memory.", "DBLP authors": ["Chunhua Xiao", "Lei Zhang", "Weichen Liu", "Linfeng Cheng", "Pengda Li", "Yanyue Pan", "Neil Bergmann"], "year": 2019, "MAG papers": [{"PaperId": 2906065928, "PaperTitle": "nv ecryptfs accelerating enterprise level cryptographic file system with non volatile memory", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chongqing university": 5.0, "university of queensland": 1.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "On the Construction of Composite Finite Fields for Hardware Obfuscation.", "DBLP authors": ["Xinmiao Zhang", "Yingjie Lao"], "year": 2019, "MAG papers": [{"PaperId": 2919319018, "PaperTitle": "on the construction of composite finite fields for hardware obfuscation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"clemson university": 1.0, "ohio state university": 1.0}}], "source": "ES"}, {"DBLP title": "Quick-and-Dirty: An Architecture for High-Performance Temporary Short Writes in MLC PCM.", "DBLP authors": ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Frederic T. Chong", "Zhiyong Liu"], "year": 2019, "MAG papers": [{"PaperId": 2922513372, "PaperTitle": "quick and dirty an architecture for high performance temporary short writes in mlc pcm", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of chicago": 2.0, "indiana university": 1.0, "chinese academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Semi-Clairvoyant Scheduling in Data Analytics Systems.", "DBLP authors": ["Xiaoda Zhang", "Zhuzhong Qian", "Sheng Zhang", "Xiangbo Li", "Xiaoliang Wang", "Sanglu Lu"], "year": 2019, "MAG papers": [{"PaperId": 2922732449, "PaperTitle": "semi clairvoyant scheduling in data analytics systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanjing university": 6.0}}], "source": "ES"}, {"DBLP title": "Sytare: A Lightweight Kernel for NVRAM-Based Transiently-Powered Systems.", "DBLP authors": ["Gautier Berthou", "Tristan Delizy", "Kevin Marquet", "Tanguy Risset", "Guillaume Salagnac"], "year": 2019, "MAG papers": [{"PaperId": 2906324824, "PaperTitle": "sytare a lightweight kernel for nvram based transiently powered systems", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of lyon": 5.0}}], "source": "ES"}, {"DBLP title": "An ALU Protection Methodology for Soft Processors on SRAM-Based FPGAs.", "DBLP authors": ["Alexis Ramos", "Ricardo Gonzalez-Toral", "Pedro Reviriego", "Juan Antonio Maestro"], "year": 2019, "MAG papers": [{"PaperId": 2966099395, "PaperTitle": "an alu protection methodology for soft processors on sram based fpgas", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"aries": 2.0, "xilinx": 1.0, "charles iii university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "A Light-Weight White-Box Encryption Scheme for Securing Distributed Embedded Devices.", "DBLP authors": ["Yang Shi", "Wujing Wei", "Hongfei Fan", "Man Ho Au", "Xiapu Luo"], "year": 2019, "MAG papers": [{"PaperId": 2932888730, "PaperTitle": "a light weight white box encryption scheme for securing distributed embedded devices", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tongji university": 3.0, "hong kong polytechnic university": 2.0}}], "source": "ES"}, {"DBLP title": "An Effective DRAM Address Remapping for Mitigating Rowhammer Errors.", "DBLP authors": ["Moonsoo Kim", "Jungwoo Choi", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2019, "MAG papers": [{"PaperId": 2950041399, "PaperTitle": "an effective dram address remapping for mitigating rowhammer errors", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"seoul national university": 3.0, "seoul national university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Management of Cache Accesses to Boost GPGPU Memory Subsystem Performance.", "DBLP authors": ["Francisco Candel", "Alejandro Valero", "Salvador Petit", "Julio Sahuquillo"], "year": 2019, "MAG papers": [{"PaperId": 2933157178, "PaperTitle": "efficient management of cache accesses to boost gpgpu memory subsystem performance", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of valencia": 3.0, "university of zaragoza": 1.0}}], "source": "ES"}, {"DBLP title": "CHERI Concentrate: Practical Compressed Capabilities.", "DBLP authors": ["Jonathan Woodruff", "Alexandre Joannou", "Hongyan Xia", "Anthony C. J. Fox", "Robert M. Norton", "David Chisnall", "Brooks Davis", "Khilan Gudka", "Nathaniel Wesley Filardo", "A. Theodore Markettos", "Michael Roe", "Peter G. Neumann", "Robert N. M. Watson", "Simon W. Moore"], "year": 2019, "MAG papers": [{"PaperId": 2943086984, "PaperTitle": "cheri concentrate practical compressed capabilities", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of cambridge": 12.0, "sri international": 2.0}}], "source": "ES"}, {"DBLP title": "Improved Division Property Based Cube Attacks Exploiting Algebraic Properties of Superpoly.", "DBLP authors": ["Yonglin Hao", "Takanori Isobe", "Lin Jiao", "Chaoyun Li", "Willi Meier", "Yosuke Todo", "Qingju Wang"], "year": 2019, "MAG papers": [{"PaperId": 2942017031, "PaperTitle": "improved division property based cube attacks exploiting algebraic properties of superpoly", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of luxembourg": 1.0, "katholieke universiteit leuven": 1.0, "university of hyogo": 1.0}}], "source": "ES"}, {"DBLP title": "NeST: A Neural Network Synthesis Tool Based on a Grow-and-Prune Paradigm.", "DBLP authors": ["Xiaoliang Dai", "Hongxu Yin", "Niraj K. Jha"], "year": 2019, "MAG papers": [{"PaperId": 2963319203, "PaperTitle": "nest a neural network synthesis tool based on a grow and prune paradigm", "Year": 2019, "CitationCount": 107, "EstimatedCitation": 118, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "SCADFA: Combined SCA+DFA Attacks on Block Ciphers with Practical Validations.", "DBLP authors": ["Sikhar Patranabis", "Nilanjan Datta", "Dirmanto Jap", "Jakub Breier", "Shivam Bhasin", "Debdeep Mukhopadhyay"], "year": 2019, "MAG papers": [{"PaperId": 2942387991, "PaperTitle": "scadfa combined sca dfa attacks on block ciphers with practical validations", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nanyang technological university": 3.0, "indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "The Parallel Multi-Mode Digraph Task Model for Energy-Aware Real-Time Heterogeneous Multi-Core Systems.", "DBLP authors": ["Houssam-Eddine Zahaf", "Giuseppe Lipari", "Marko Bertogna", "Pierre Boulet"], "year": 2019, "MAG papers": [{"PaperId": 2957550324, "PaperTitle": "the parallel multi mode digraph task model for energy aware real time heterogeneous multi core systems", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of lille": 3.0}}], "source": "ES"}, {"DBLP title": "Translation, Abstraction and Integration for Effective Smart System Design.", "DBLP authors": ["Michele Lora", "Sara Vinco", "Franco Fummi"], "year": 2019, "MAG papers": [{"PaperId": 2967855397, "PaperTitle": "translation abstraction and integration for effective smart system design", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of verona": 2.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Permanent Fault Tolerance in Hard Real-Time Systems.", "DBLP authors": ["Fatemehsadat Mireshghallah", "Mohammad Bakhshalipour", "Mohammad Sadrosadati", "Hamid Sarbazi-Azad"], "year": 2019, "MAG papers": [{"PaperId": 2940667434, "PaperTitle": "energy efficient permanent fault tolerance in hard real time systems", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"sharif university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Segmented Tag Cache: A Novel Cache Organization for Reducing Dynamic Read Energy.", "DBLP authors": ["Moonsoo Kim", "Ik-Joon Chang", "Hyuk-Jae Lee"], "year": 2019, "MAG papers": [{"PaperId": 2928860295, "PaperTitle": "segmented tag cache a novel cache organization for reducing dynamic read energy", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kyung hee university": 1.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Tunable Floating-Point Adder.", "DBLP authors": ["Alberto Nannarelli"], "year": 2019, "MAG papers": [{"PaperId": 2923493132, "PaperTitle": "tunable floating point adder", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"technical university of denmark": 1.0}}], "source": "ES"}, {"DBLP title": "Algebraic Differential Fault Analysis on SIMON Block Cipher.", "DBLP authors": ["Duc-Phong Le", "Sze Ling Yeo", "Khoongming Khoo"], "year": 2019, "MAG papers": [{"PaperId": 2961392181, "PaperTitle": "algebraic differential fault analysis on simon block cipher", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"institute for infocomm research singapore": 1.0, "dso national laboratories": 1.0, "university of new brunswick": 1.0}}], "source": "ES"}, {"DBLP title": "Algorithms for Triple-Word Arithmetic.", "DBLP authors": ["Nicolas Fabiano", "Jean-Michel Muller", "Joris Picot"], "year": 2019, "MAG papers": [{"PaperId": 2889796855, "PaperTitle": "algorithms for triple word arithmetic", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ecole normale superieure": 1.0, "french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "DR Refresh: Releasing DRAM Potential by Enabling Read Accesses Under Refresh.", "DBLP authors": ["Yuhai Cao", "Chao Li", "Jing Wang", "Weigong Zhang", "Quan Chen", "Jingwen Leng", "Bin Yao", "Yao Shen", "Minyi Guo"], "year": 2019, "MAG papers": [{"PaperId": 2943120452, "PaperTitle": "dr refresh releasing dram potential by enabling read accesses under refresh", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 7.0, "capital normal university": 2.0}}], "source": "ES"}, {"DBLP title": "Generation of Finely-Pipelined GF(PP) Multipliers for Flexible Curve Based Cryptography on FPGAs.", "DBLP authors": ["Gabriel Gallin", "Arnaud Tisserand"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "HALLS: An Energy-Efficient Highly Adaptable Last Level STT-RAM Cache for Multicore Systems.", "DBLP authors": ["Kyle Kuan", "Tosiron Adegbija"], "year": 2019, "MAG papers": [{"PaperId": 2946532083, "PaperTitle": "halls an energy efficient highly adaptable last level stt ram cache for multicore systems", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of arizona": 2.0}}, {"PaperId": 3103456617, "PaperTitle": "halls an energy efficient highly adaptable last level stt ram cache for multicore systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Power Unsigned Divider and Square Root Circuit Designs Using Adaptive Approximation.", "DBLP authors": ["Honglan Jiang", "Leibo Liu", "Fabrizio Lombardi", "Jie Han"], "year": 2019, "MAG papers": [{"PaperId": 2946695067, "PaperTitle": "low power unsigned divider and square root circuit designs using adaptive approximation", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"tsinghua university": 2.0, "university of alberta": 1.0, "northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "On the Efficiency of Voltage Overscaling under Temperature and Aging Effects.", "DBLP authors": ["Hussam Amrouch", "Seyed Borna Ehsani", "Andreas Gerstlauer", "J\u00f6rg Henkel"], "year": 2019, "MAG papers": [{"PaperId": 2955895406, "PaperTitle": "on the efficiency of voltage overscaling under temperature and aging effects", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of texas at austin": 1.0, "karlsruhe institute of technology": 2.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "SqueezeFlow: A Sparse CNN Accelerator Exploiting Concise Convolution Rules.", "DBLP authors": ["Jiajun Li", "Shuhao Jiang", "Shijun Gong", "Jingya Wu", "Junchao Yan", "Guihai Yan", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperId": 2953915593, "PaperTitle": "squeezeflow a sparse cnn accelerator exploiting concise convolution rules", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"chinese academy of sciences": 7.0}}], "source": "ES"}, {"DBLP title": "Tensor Product DFT Codes vs Standard DFT Codes.", "DBLP authors": ["G. Robert Redinbo"], "year": 2019, "MAG papers": [{"PaperId": 2946995810, "PaperTitle": "tensor product dft codes vs standard dft codes", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "A Generalized RNS Mclaughlin Modular Multiplication with Non-Coprime Moduli Sets.", "DBLP authors": ["Zhen Gu", "Shuguo Li"], "year": 2019, "MAG papers": [{"PaperId": 2947446474, "PaperTitle": "a generalized rns mclaughlin modular multiplication with non coprime moduli sets", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of Area and Power Efficient Approximate Booth Multipliers.", "DBLP authors": ["Suganthi Venkatachalam", "Elizabeth Adams", "Hyuk Jae Lee", "Seok-Bum Ko"], "year": 2019, "MAG papers": [{"PaperId": 2954748826, "PaperTitle": "design and analysis of area and power efficient approximate booth multipliers", "Year": 2019, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"seoul national university": 1.0, "university of saskatchewan": 3.0}}], "source": "ES"}, {"DBLP title": "TAP: Reducing the Energy of Asymmetric Hybrid Last-Level Cache via Thrashing Aware Placement and Migration.", "DBLP authors": ["Jing-Yuan Luo", "Hsiang-Yun Cheng", "Ing-Chao Lin", "Da-Wei Chang"], "year": 2019, "MAG papers": [{"PaperId": 2946808089, "PaperTitle": "tap reducing the energy of asymmetric hybrid last level cache via thrashing aware placement and migration", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"delta electronics": 1.0, "center for information technology": 1.0, "national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Resilience of Randomized RNS Arithmetic with Respect to Side-Channel Leaks of Cryptographic Computation.", "DBLP authors": ["J\u00e9r\u00f4me Courtois", "Lokman A. Abbas-Turki", "Jean-Claude Bajard"], "year": 2019, "MAG papers": [{"PaperId": 2953944823, "PaperTitle": "resilience of randomized rns arithmetic with respect to side channel leaks of cryptographic computation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of paris": 3.0}}], "source": "ES"}, {"DBLP title": "A New Cube Attack on MORUS by Using Division Property.", "DBLP authors": ["Tao Ye", "Yongzhuang Wei", "Willi Meier"], "year": 2019, "MAG papers": [{"PaperId": 2964268837, "PaperTitle": "a new cube attack on morus by using division property", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"guilin university of electronic technology": 2.0}}], "source": "ES"}, {"DBLP title": "DC-PCM: Mitigating PCM Write Disturbance with Low Performance Overhead by Using Detection Cells.", "DBLP authors": ["Jungwhan Choi", "Jaemin Jang", "Lee-Sup Kim"], "year": 2019, "MAG papers": [{"PaperId": 2963999391, "PaperTitle": "dc pcm mitigating pcm write disturbance with low performance overhead by using detection cells", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sk hynix": 1.0, "kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Coflow Scheduling via Traffic Compression and Stage Pipelining in Datacenter Networks.", "DBLP authors": ["Qihua Zhou", "Kun Wang", "Peng Li", "Deze Zeng", "Song Guo", "Baoliu Ye", "Minyi Guo"], "year": 2019, "MAG papers": [{"PaperId": 2965347872, "PaperTitle": "fast coflow scheduling via traffic compression and stage pipelining in datacenter networks", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"shanghai jiao tong university": 1.0, "hong kong polytechnic university": 2.0, "china university of geosciences wuhan": 1.0, "university of aizu": 1.0, "university of california los angeles": 1.0, "nanjing university": 1.0}}], "source": "ES"}, {"DBLP title": "Integration and Boost of a Read-Modify-Write Module in Phase Change Memory System.", "DBLP authors": ["Hyokeun Lee", "Moonsoo Kim", "Hyunchul Kim", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2019, "MAG papers": [{"PaperId": 2968000337, "PaperTitle": "integration and boost of a read modify write module in phase change memory system", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"sk hynix": 1.0, "seoul national university": 3.0, "seoul national university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Improving Availability of Multicore Real-Time Systems Suffering Both Permanent and Transient Faults.", "DBLP authors": ["Junlong Zhou", "Xiaobo Sharon Hu", "Yue Ma", "Jin Sun", "Tongquan Wei", "Shiyan Hu"], "year": 2019, "MAG papers": [{"PaperId": 2968554659, "PaperTitle": "improving availability of multicore real time systems suffering both permanent and transient faults", "Year": 2019, "CitationCount": 75, "EstimatedCitation": 90, "Affiliations": {"michigan technological university": 1.0, "east china normal university": 1.0, "nanjing university of science and technology": 2.0, "university of notre dame": 2.0}}], "source": "ES"}, {"DBLP title": "OverCome: Coarse-Grained Instruction Commit with Handover Register Renaming.", "DBLP authors": ["Ipoom Jeong", "Changmin Lee", "Keunsoo Kim", "Won Woo Ro"], "year": 2019, "MAG papers": [{"PaperId": 2969367033, "PaperTitle": "overcome coarse grained instruction commit with handover register renaming", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yonsei university": 4.0}}], "source": "ES"}, {"DBLP title": "A Low-Power, High-Performance Speech Recognition Accelerator.", "DBLP authors": ["Reza Yazdani", "Jos\u00e9-Mar\u00eda Arnau", "Antonio Gonz\u00e1lez"], "year": 2019, "MAG papers": [{"PaperId": 2970259866, "PaperTitle": "a low power high performance speech recognition accelerator", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}]