#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd5b854c0 .scope module, "ledMatrix_tb" "ledMatrix_tb" 2 4;
 .timescale -9 -12;
P_0x7fffd5b7da70 .param/l "SIM_TIME" 1 2 50, +C4<0000000000000000000000000000000000000101111101011110000100000000>;
P_0x7fffd5b7dab0 .param/l "SIM_TIME_MS" 1 2 49, +C4<00000000000000000000000001100100>;
v0x7fffd5ba5df0_0 .var "clk", 0 0;
v0x7fffd5ba5f00_0 .net "col", 5 0, L_0x7fffd5b6a620;  1 drivers
v0x7fffd5ba5fc0_0 .var "img", 35 0;
v0x7fffd5ba6090_0 .net "row", 5 0, L_0x7fffd5ba6160;  1 drivers
S_0x7fffd5b85640 .scope module, "inst_top" "top" 2 35, 3 10 0, S_0x7fffd5b854c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 36 "img"
    .port_info 2 /OUTPUT 6 "row"
    .port_info 3 /OUTPUT 6 "col"
P_0x7fffd5b7dcb0 .param/l "DIM_X" 0 3 17, +C4<00000000000000000000000000000110>;
P_0x7fffd5b7dcf0 .param/l "DIM_Y" 0 3 18, +C4<00000000000000000000000000000110>;
L_0x7fffd5b6a620 .functor NOT 6, v0x7fffd5ba5910_0, C4<000000>, C4<000000>, C4<000000>;
L_0x7f388ddd0018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fffd5ba56b0_0 .net *"_s3", 2 0, L_0x7f388ddd0018;  1 drivers
v0x7fffd5ba57b0_0 .net "clk", 0 0, v0x7fffd5ba5df0_0;  1 drivers
v0x7fffd5ba5870_0 .net "col", 5 0, L_0x7fffd5b6a620;  alias, 1 drivers
v0x7fffd5ba5910_0 .var "colOut", 5 0;
v0x7fffd5ba59d0_0 .net "dividedPulse", 0 0, v0x7fffd5ba5380_0;  1 drivers
v0x7fffd5ba5ac0_0 .net "img", 35 0, v0x7fffd5ba5fc0_0;  1 drivers
v0x7fffd5ba5b80_0 .net "row", 5 0, L_0x7fffd5ba6160;  alias, 1 drivers
v0x7fffd5ba5c60_0 .var "rowCnt", 2 0;
E_0x7fffd5b34d60 .event edge, v0x7fffd5ba5c60_0, v0x7fffd5ba5ac0_0;
L_0x7fffd5ba6160 .concat [ 3 3 0 0], v0x7fffd5ba5c60_0, L_0x7f388ddd0018;
S_0x7fffd5b857c0 .scope module, "inst_clockDividerHz" "clockDividerHertz" 3 48, 4 3 0, S_0x7fffd5b85640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x7fffd5b79360 .param/l "CLK_FREQ" 1 4 14, C4<00000000101101110001101100000000>;
P_0x7fffd5b793a0 .param/l "FREQUENCY" 0 4 4, +C4<00000000000000000000111000010000>;
P_0x7fffd5b793e0 .param/l "THRESHOLD" 1 4 15, C4<00000000000000000000011010000010>;
v0x7fffd5b80190_0 .net "clk", 0 0, v0x7fffd5ba5df0_0;  alias, 1 drivers
v0x7fffd5b7e5f0_0 .var "counter", 31 0;
v0x7fffd5ba52e0_0 .var "dividedClk", 0 0;
v0x7fffd5ba5380_0 .var "dividedPulse", 0 0;
L_0x7f388ddd00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffd5ba5440_0 .net "enable", 0 0, L_0x7f388ddd00a8;  1 drivers
L_0x7f388ddd0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd5ba5550_0 .net "rst", 0 0, L_0x7f388ddd0060;  1 drivers
E_0x7fffd5b83310 .event posedge, v0x7fffd5b80190_0;
    .scope S_0x7fffd5b857c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd5ba52e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffd5b857c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd5ba5380_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fffd5b857c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd5b7e5f0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fffd5b857c0;
T_3 ;
    %wait E_0x7fffd5b83310;
    %load/vec4 v0x7fffd5ba5550_0;
    %flag_set/vec4 8;
    %pushi/vec4 1665, 0, 32;
    %load/vec4 v0x7fffd5b7e5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd5b7e5f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fffd5ba52e0_0;
    %pad/u 2;
    %inv;
    %and;
    %pad/u 1;
    %assign/vec4 v0x7fffd5ba5380_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffd5ba5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffd5b7e5f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd5b7e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5ba5380_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd5b857c0;
T_4 ;
    %wait E_0x7fffd5b83310;
    %load/vec4 v0x7fffd5ba5550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5ba52e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1665, 0, 32;
    %load/vec4 v0x7fffd5b7e5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x7fffd5ba52e0_0;
    %inv;
    %assign/vec4 v0x7fffd5ba52e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd5b85640;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd5ba5c60_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x7fffd5b85640;
T_6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffd5ba5910_0, 0, 6;
    %end;
    .thread T_6;
    .scope S_0x7fffd5b85640;
T_7 ;
    %wait E_0x7fffd5b83310;
    %load/vec4 v0x7fffd5ba59d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffd5ba5c60_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0x7fffd5ba5c60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffd5ba5c60_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffd5ba5c60_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd5b85640;
T_8 ;
    %wait E_0x7fffd5b34d60;
    %load/vec4 v0x7fffd5ba5c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x7fffd5ba5ac0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fffd5ba5910_0, 0, 6;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x7fffd5ba5ac0_0;
    %parti/s 6, 6, 4;
    %store/vec4 v0x7fffd5ba5910_0, 0, 6;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x7fffd5ba5ac0_0;
    %parti/s 6, 12, 5;
    %store/vec4 v0x7fffd5ba5910_0, 0, 6;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x7fffd5ba5ac0_0;
    %parti/s 6, 18, 6;
    %store/vec4 v0x7fffd5ba5910_0, 0, 6;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x7fffd5ba5ac0_0;
    %parti/s 6, 24, 6;
    %store/vec4 v0x7fffd5ba5910_0, 0, 6;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x7fffd5ba5ac0_0;
    %parti/s 6, 30, 6;
    %store/vec4 v0x7fffd5ba5910_0, 0, 6;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd5b854c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd5ba5df0_0, 0, 1;
T_9.0 ;
    %delay 42000, 0;
    %load/vec4 v0x7fffd5ba5df0_0;
    %inv;
    %store/vec4 v0x7fffd5ba5df0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x7fffd5b854c0;
T_10 ;
    %pushi/vec4 1, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %pushi/vec4 4, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %pushi/vec4 8, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %pushi/vec4 16, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %pushi/vec4 32, 0, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %delay 2755359744, 11;
    %pushi/vec4 62, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %pushi/vec4 61, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %pushi/vec4 59, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %pushi/vec4 55, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %pushi/vec4 47, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %pushi/vec4 31, 0, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd5ba5fc0_0, 4, 6;
    %end;
    .thread T_10;
    .scope S_0x7fffd5b854c0;
T_11 ;
    %vpi_call 2 44 "$dumpfile", "ledMatrix_tb.lxt" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd5b854c0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffd5b854c0;
T_12 ;
    %vpi_call 2 52 "$display", "Simulation Started" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 54 "$display", "10%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 56 "$display", "20%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 58 "$display", "30%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 60 "$display", "40%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 62 "$display", "50%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 64 "$display", "60%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 66 "$display", "70%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 68 "$display", "80%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 70 "$display", "90%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 72 "$display", "Finished" {0 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ledMatrix_tb.v";
    "./ledMatrix.v";
    "./../src/clockDividerHertz.v";
