
*** Running vivado
    with args -log design_1_AUP_advanced_SoC_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AUP_advanced_SoC_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/moon/.Xilinx/Vivado/2022.1/strategies/Vivado Implementation Defaults.Vivado Implementation 2022.psg' discarded because strategy with same name already parsed from '/opt/Xilinx/Vivado/2022.1/strategies/VDI2022.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/moon/.Xilinx/Vivado/2022.1/strategies/Vivado Implementation Defaults_2.Vivado Implementation 2022.psg' discarded because strategy with same name already parsed from '/opt/Xilinx/Vivado/2022.1/strategies/VDI2022.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/moon/.Xilinx/Vivado/2022.1/strategies/Vivado Implementation Defaults_3.Vivado Implementation 2022.psg' discarded because strategy with same name already parsed from '/opt/Xilinx/Vivado/2022.1/strategies/VDI2022.psg'
source design_1_AUP_advanced_SoC_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2608.559 ; gain = 9.961 ; free physical = 4924 ; free virtual = 8260
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/moon/school_stuff/sem14/EE277/labs/vivado_277/ip_repo/AUP_advanced_SoC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/moon/school_stuff/sem14/EE277/labs/libraries/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_AUP_advanced_SoC_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3408328
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2608.559 ; gain = 0.000 ; free physical = 1894 ; free virtual = 2948
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AUP_advanced_SoC_0_0' [/home/moon/school_stuff/sem14/EE277/labs/vivado_277/keypad_test1/keypad_test1.gen/sources_1/bd/design_1/ip/design_1_AUP_advanced_SoC_0_0/synth/design_1_AUP_advanced_SoC_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AUP_advanced_SoC_v1_0' [/home/moon/school_stuff/sem14/EE277/labs/vivado_277/keypad_test1/keypad_test1.gen/sources_1/bd/design_1/ipshared/0868/hdl/AUP_advanced_SoC_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AUP_advanced_SoC_v1_0_S00_AXI' [/home/moon/school_stuff/sem14/EE277/labs/vivado_277/keypad_test1/keypad_test1.gen/sources_1/bd/design_1/ipshared/0868/hdl/AUP_advanced_SoC_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/moon/school_stuff/sem14/EE277/labs/vivado_277/keypad_test1/keypad_test1.gen/sources_1/bd/design_1/ipshared/0868/hdl/AUP_advanced_SoC_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [/home/moon/school_stuff/sem14/EE277/labs/vivado_277/keypad_test1/keypad_test1.gen/sources_1/bd/design_1/ipshared/0868/hdl/AUP_advanced_SoC_v1_0_S00_AXI.v:376]
INFO: [Synth 8-6155] done synthesizing module 'AUP_advanced_SoC_v1_0_S00_AXI' (0#1) [/home/moon/school_stuff/sem14/EE277/labs/vivado_277/keypad_test1/keypad_test1.gen/sources_1/bd/design_1/ipshared/0868/hdl/AUP_advanced_SoC_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AUP_advanced_SoC_v1_0' (0#1) [/home/moon/school_stuff/sem14/EE277/labs/vivado_277/keypad_test1/keypad_test1.gen/sources_1/bd/design_1/ipshared/0868/hdl/AUP_advanced_SoC_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AUP_advanced_SoC_0_0' (0#1) [/home/moon/school_stuff/sem14/EE277/labs/vivado_277/keypad_test1/keypad_test1.gen/sources_1/bd/design_1/ip/design_1_AUP_advanced_SoC_0_0/synth/design_1_AUP_advanced_SoC_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AUP_advanced_SoC_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AUP_advanced_SoC_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AUP_advanced_SoC_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AUP_advanced_SoC_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AUP_advanced_SoC_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AUP_advanced_SoC_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2608.559 ; gain = 0.000 ; free physical = 3582 ; free virtual = 4766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2608.559 ; gain = 0.000 ; free physical = 3466 ; free virtual = 4954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2608.559 ; gain = 0.000 ; free physical = 3465 ; free virtual = 4953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.559 ; gain = 0.000 ; free physical = 3429 ; free virtual = 4926
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.590 ; gain = 0.000 ; free physical = 3475 ; free virtual = 5560
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2672.590 ; gain = 0.000 ; free physical = 3255 ; free virtual = 5438
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 3501 ; free virtual = 6146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 3501 ; free virtual = 6146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 3493 ; free virtual = 6138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 3454 ; free virtual = 6108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_AUP_advanced_SoC_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_AUP_advanced_SoC_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_AUP_advanced_SoC_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_AUP_advanced_SoC_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_AUP_advanced_SoC_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_AUP_advanced_SoC_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 3389 ; free virtual = 6108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 3142 ; free virtual = 5986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 3129 ; free virtual = 5979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 3095 ; free virtual = 5945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 2419 ; free virtual = 5702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 2419 ; free virtual = 5702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 2419 ; free virtual = 5704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 2419 ; free virtual = 5707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 2411 ; free virtual = 5713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 2411 ; free virtual = 5716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    21|
|5     |LUT6 |    36|
|6     |FDRE |   161|
|7     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 2411 ; free virtual = 5716
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2672.590 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5688
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 2368 ; free virtual = 5689
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.590 ; gain = 0.000 ; free physical = 2504 ; free virtual = 5836
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.590 ; gain = 0.000 ; free physical = 2630 ; free virtual = 5971
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 43a1ec5d
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2672.590 ; gain = 64.031 ; free physical = 2727 ; free virtual = 6070
INFO: [Common 17-1381] The checkpoint '/home/moon/school_stuff/sem14/EE277/labs/vivado_277/keypad_test1/keypad_test1.runs/design_1_AUP_advanced_SoC_0_0_synth_1/design_1_AUP_advanced_SoC_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AUP_advanced_SoC_0_0, cache-ID = e8f9c24de5804842
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/moon/school_stuff/sem14/EE277/labs/vivado_277/keypad_test1/keypad_test1.runs/design_1_AUP_advanced_SoC_0_0_synth_1/design_1_AUP_advanced_SoC_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AUP_advanced_SoC_0_0_utilization_synth.rpt -pb design_1_AUP_advanced_SoC_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 28 20:24:00 2025...
