Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 19 15:24:08 2019
| Host         : Casually running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_greedy_snake_control_sets_placed.rpt
| Design       : top_greedy_snake
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |             144 |           44 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |           11 |
| Yes          | No                    | Yes                    |             258 |           83 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------+------------------+------------------+----------------+
|        Clock Signal        |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------+------------------+------------------+----------------+
|  U4/myclk/clk_tmp          |                            | rst_IBUF         |                1 |              1 |
|  clk_cnt_reg[19]_i_2_n_0   | U4/VGA/hsync_i_1_n_0       | rst_IBUF         |                1 |              1 |
|  clk_cnt_reg[19]_i_2_n_0   | U4/VGA/vsync_i_1_n_0       | rst_IBUF         |                1 |              1 |
|  U4/VGA/color_out_reg[3]_0 |                            |                  |                1 |              2 |
|  clk_IBUF_BUFG             | U5/left_key_last           | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG             | U3/cube_x[0][5]_i_1_n_0    | rst_IBUF         |                4 |              6 |
|  clk_IBUF_BUFG             | U3/cube_y[0][5]_i_1_n_0    | rst_IBUF         |                3 |              6 |
|  clk_IBUF_BUFG             | U1/E[0]                    | rst_IBUF         |                3 |              7 |
|  clk_cnt_reg[19]_i_2_n_0   | U4/VGA/line_cnt[9]_i_1_n_0 | rst_IBUF         |                3 |             10 |
|  clk_IBUF_BUFG             | U3/E[0]                    | rst_IBUF         |                4 |             11 |
|  clk_IBUF_BUFG             |                            |                  |                5 |             15 |
|  clk_cnt_reg[19]_i_2_n_0   |                            | rst_IBUF         |                7 |             20 |
|  clk_cnt_reg[19]_i_2_n_0   | U4/VGA/x_pos[9]_i_1_n_0    |                  |               11 |             28 |
|  clk_IBUF_BUFG             | U1/clk_cnt[31]_i_1__0_n_0  | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG             |                            | rst_IBUF         |               36 |            123 |
|  clk_IBUF_BUFG             | U3/cube_y                  | rst_IBUF         |               55 |            180 |
+----------------------------+----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 4      |                     1 |
| 6      |                     2 |
| 7      |                     1 |
| 10     |                     1 |
| 11     |                     1 |
| 15     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


