@InCollection{abbas:15,
  author={Z. Abbas and M. Olivieri and U. Khalid and A. Ripp and M. Pronath},
  title={Optimal NBTI degradation and PVT variation resistant device sizing in a full adder cell},
  booktitle={Reliability, Infocom Technologies and Optimization (ICRITO)(Trends and Future Directions), 2015 4th International Conference on},
  pages={1--6},
  year={2015},
  organization={IEEE}
}

@InCollection{nassif:08,
  title={Process variability at the 65nm node and beyond},
  author={S. Nassif},
  booktitle={Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE},
  pages={1--8},
  year={2008},
  organization={IEEE}
}

@InCollection{islam2011design,
  title={Design and analysis of power and variability aware digital summing circuit},
  author={A. Islam and M. Hasan},
  journal={ACEEE Int. J. On Communication},
  volume={2},
  number={2},
  pages={6--14},
  year={2011}
}

@InCollection{islam:10,
  title={Design and analysis of robust dual threshold cmos full adder circuit in 32nm technology},
  author={A. Islam and M. Akram and S. Pable and M. Hasan},
  booktitle={Advances in Recent Technologies in Communication and Computing (ARTCom), 2010 International Conference on},
  pages={418--420},
  year={2010},
  organization={IEEE}
}

@InCollection{shoarinejad:03,
  title={Low-power single-bit full adder cells},
  author={A. Shoarinejad and S. Ung and W. Badawy},
  journal={Canadian Journal of Electrical and Computer Engineering},
  volume={28},
  number={1},
  pages={3--9},
  year={2003},
  publisher={IEEE}
}

@InCollection{chen:03,
  title={Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation},
  author={T. Chen and S. Naffziger},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={11},
  number={5},
  pages={888--899},
  year={2003},
  publisher={IEEE}
}

@Book{rabaey2002digital,
  title={Digital integrated circuits},
  author={J. Rabaey and A. Chandrakasan and B. Nikolic},
  volume={2},
  year={2002},
  publisher={Prentice hall Englewood Cliffs}
}

@InCollection{melek:17,
  title={Analysis and Design of the Classical CMOS Schmitt Trigger in Subthreshold Operation},
  author={L. Melek and A. L. da Silva and M. C. Schneider and C. Galup-Montoro},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={64},
  number={4},
  pages={869--878},
  year={2017},
  publisher={IEEE}
}

@InCollection{shams2002performance,
  title={Performance analysis of low-power 1-bit CMOS full adder cells},
  author={A. M. Shams and T. K. Darwish and M. A. Bayoumi},
  journal={IEEE transactions on very large scale integration (VLSI) systems},
  volume={10},
  number={1},
  pages={20--29},
  year={2002},
  publisher={IEEE}
}

@InCollection{aghababa2009static,
  title={Static power optimization of a full-adder under front-end of line systematic variations},
  author={H. Aghababa and A. Afzali-Kusha and B. Forouzandeh},
  booktitle={Design and Test Workshop (IDT), 2009 4th International},
  pages={1--6},
  year={2009},
  organization={IEEE}
}

@InCollection{walker2010optimizing,
  title={Optimizing electronic standard cell libraries for variability tolerance through the nano-CMOS grid},
  author={J. A. Walker and R. Sinnott and G. Stewart and J. A. Hilder and A. M. Tyrrell},
  journal={Philosophical Transactions of the Royal Society of London A: Mathematical, Physical and Engineering Sciences},
  volume={368},
  number={1925},
  pages={3967--3981},
  year={2010},
  publisher={The Royal Society}
}

@InCollection{devadas1995survey,
  title={A survey of optimization techniques targeting low power VLSI circuits},
  author={S. Devadas and S. Malik},
  booktitle={Proceedings of the 32nd annual ACM/IEEE Design Automation Conference},
  pages={242--247},
  year={1995},
  organization={ACM}
}

@InCollection{chandrakasan1992low,
  title={Low-power CMOS digital design},
  author={A. P. Chandrakasan and S. Sheng and R. W. Brodersen},
  journal={IEICE Transactions on Electronics},
  volume={75},
  number={4},
  pages={371--382},
  year={1992},
  publisher={The Institute of Electronics, Information and Communication Engineers}
}

@InCollection{devgan2003leakage,
  title={Leakage issues in IC design: trends, estimation and avoidance},
  author={A. Devgan and S. Narendra and D. Blaauw and F. Najm},
  booktitle={Proceedings of ICCAD},
  year={2003}
}

@InCollection{gu2007width,
  title={Width-dependent statistical leakage modeling for random dopant induced threshold voltage shift},
  author={J. Gu and S. S. Sapatnekar and C. Kim},
  booktitle={Proceedings of the 44th annual Design Automation Conference},
  pages={87--92},
  year={2007},
  organization={ACM}
}

@InCollection{federspiel201228nm,
  title={28nm node bulk vs FDSOI reliability comparison},
  author={X. Federspiel and D. Angot and M. Rafik and F. Cacho and A. Bajolet and N. Planes and D. Roy and M. Haond and F. Arnaud},
  booktitle={Reliability Physics Symposium (IRPS), 2012 IEEE International},
  pages={3B--1},
  year={2012},
  organization={IEEE}
}

@InCollection{weber2008high,
  title={High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding},
  author={O. Weber and O. Faynot and F. Andrieu and C. Buj-Dufournet and F. Allain and P. Scheiblin and J. Foucher and N. Daval and D. Lafond and L. Tosti and others},
  booktitle={Electron Devices Meeting, 2008. IEDM 2008. IEEE International},
  pages={1--4},
  year={2008},
  organization={IEEE}
}

@InCollection{ames2016investigating,
  title={Investigating PVT variability effects on full adders},
  author={S. O. Ames and V. Zanandrea and I. F. V. Oliveira and S. P. Toledo and C. Meinhardt},
  booktitle={Power and Timing Modeling, Optimization and Simulation (PATMOS), 2016 26th International Workshop on},
  pages={155--161},
  year={2016},
  organization={IEEE}
}

@InCollection{dokania2015circuit,
  title={Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells},
  author={V. Dokania and A. Islam},
  journal={IET Circuits, Devices \& Systems},
  volume={9},
  number={3},
  pages={204--212},
  year={2015},
  publisher={IET}
}

@InCollection{dokania2013investigation,
  title={Investigation of robust full adder cell in 16-nm CMOS technology node},
  author={V. Dokania and A. Imran and A. Islam},
  booktitle={Multimedia, Signal Processing and Communication Technologies (IMPACT), 2013 International Conference on},
  pages={207--211},
  year={2013},
  organization={IEEE}
}

@InCollection{beckett2002fine,
  title={A fine-grained reconfigurable logic array based on double gate transistors},
  author={P. Beckett},
  booktitle={Field-Programmable Technology, 2002.(FPT). Proceedings. 2002 IEEE International Conference on},
  pages={260--267},
  year={2002},
  organization={IEEE}
}

@InCollection{devadas2017design,
  title={Design topologies for low power cmos full adder},
  author={M. Devadas and K. L. Kishore},
  booktitle={Inventive Systems and Control (ICISC), 2017 International Conference on},
  pages={1--4},
  year={2017},
  organization={IEEE}
}

@Book{weste1985principles,
  title={Principles of CMOS VLSI design},
  author={N. H. E. Weste and K. Eshraghian},
  volume={188},
  year={1985},
  publisher={Addison-Wesley New York}
}



@InCollection{navi2009novel,
  title={A novel low-power full-adder cell for low voltage},
  author={K. Navi and M. Maeen and V. Foroutan and S. Timarchi and O. Kavehei},
  journal={INTEGRATION, the VLSI journal},
  volume={42},
  number={4},
  pages={457--467},
  year={2009},
  publisher={Elsevier}
}

@InCollection{shams2000novel,
  title={A novel high-performance CMOS 1-bit full-adder cell},
  author={A. M. Shams and M. A. Bayoumi},
  journal={IEEE Transactions on circuits and systems II: Analog and digital signal processing},
  volume={47},
  number={5},
  pages={478--481},
  year={2000},
  publisher={IEEE}
}

@InCollection{zhang2003low,
  title={Low voltage CMOS Schmitt trigger circuits},
  author={C. Zhang and A. Srivastava and P. K. Ajmera},
  journal={Electronics Letters},
  volume={39},
  number={24},
  pages={1696--1698},
  year={2003},
  publisher={IET}
}

@misc{WinNT,
  author = {C. Cockrill},
  title = {Understanding Schmitt Triggers - Application Report},
  year = 2011,
  url = {http://www.ti.com/lit/an/scea046/scea046.pdf},
  urldate = {2011-12-27}
}

@InCollection{doki1984cmos,
  title={CMOS Schmitt triggers},
  author={B. L. Doki},
  booktitle={IEE Proceedings G-Electronic Circuits and Systems},
  volume={131},
  number={5},
  pages={197--202},
  year={1984},
  organization={IET}
}

@InCollection{sayed2002performance,
  title={Performance analysis of single-bit full adder cells using 0.18, 0.25, and 0.35 $\mu$m CMOS technologies.},
  author={M. Sayed and W. M. Badawy},
  booktitle={ISCAS (3)},
  pages={559--562},
  year={2002}
}

@InCollection{guduri2015design,
  title={Design of hybrid full adder in deep subthreshold region for ultralow power applications},
  author={M. Guduri and A. Islam},
  booktitle={Signal Processing and Integrated Networks (SPIN), 2015 2nd International Conference on},
  pages={931--935},
  year={2015},
  organization={IEEE}
}

@InCollection{alioto2007delay,
  title={Delay variability due to supply variations in transmission-gate full adders},
  author={M. Alioto and G. Palumbo},
  booktitle={Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on},
  pages={3732--3735},
  year={2007},
  organization={IEEE}
}

@InCollection{islam2011variability,
  title={Variability immune finFET-based full adder design in subthreshold region},
  author={A. Islam and M. W. Akram and M. Hasan},
  booktitle={Devices and Communications (ICDeCom), 2011 International Conference on},
  pages={1--5},
  year={2011},
  organization={IEEE}
}

@InCollection{samuel2016,
    title={Impact of Schmitt Trigger Inverters on Process Variability robustness of 1-Bit Full Adders},
    author={S. P. Toledo and A. L. Zimpeck and C. Meinhardt},
    booktitle={Conference on Electronics, Circuits and Systems (ICECS)},
    year={2016},
    organization={IEEE}
}

@InCollection{rahimi2016variability,
  title={Variability mitigation in nanometer CMOS integrated systems: A survey of techniques from circuits to software},
  author={A. Rahimi and L. Benini and R. K. Gupta},
  journal={Proceedings of the IEEE},
  volume={104},
  number={7},
  pages={1410--1448},
  year={2016},
  publisher={IEEE}
}

@InCollection{zimpeck2016finfet,
  title={FinFET cells with different transistor sizing techniques against PVT variations},
  author={A. L. Zimpeck and C. Meinhardt and G. Posser and R. Reis},
  booktitle={Circuits and Systems (ISCAS), 2016 IEEE International Symposium on},
  pages={45--48},
  year={2016},
  organization={IEEE}
}

@InCollection{ahmadi2017hybrid,
  title={A Hybrid Time Borrowing Technique to Improve the Performance of Digital Circuits in the Presence of Variations},
  author={M. Ahmadi and B. Alizadeh and B. Forouzandeh},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={64},
  number={1},
  pages={100--110},
  year={2017},
  publisher={IEEE}
}

@InCollection{ahmad2016single,
  title={Single-ended Schmitt-trigger-based robust low-power SRAM cell},
  author={S. Ahmad and M. K. Gupta and N. Alam and M. Hasan},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={24},
  number={8},
  pages={2634--2642},
  year={2016},
  publisher={IEEE}
}

@InCollection{moghaddam2017design,
  title={Design and Evaluation of an Efficient Schmitt Trigger-Based Hardened Latch in CNTFET Technology},
  author={M. Moghaddam and M. H. Moaiyeri and M. Eshghi},
  journal={IEEE Transactions on Device and Materials Reliability},
  volume={17},
  number={1},
  pages={267--277},
  year={2017},
  publisher={IEEE}
}

@InCollection{karel2016comparative,
  title={Comparative study of Bulk, FDSOI and FinFET technologies in presence of a resistive short defect},
  author={A. Karel and M. Comte and J. Galliere and F. Aza{\"\i}s and M. Renovell},
  booktitle={Test Symposium (LATS), 2016 17th Latin-American},
  pages={129--134},
  year={2016},
  organization={IEEE}
}

@BOOK{taur2013fundamentals,
  title={Fundamentals of modern VLSI devices},
  author={Taur, Yuan and Ning, Tak H},
  year={2013},
  publisher={Cambridge university press}
}

@InCollection{meinhardt2014impact,
  title={Impact of gate workfunction fluctuation on FinFET standard cells},
  author={C. Meinhardt and A. L. Zimpeck and R. Reis},
  booktitle={Electronics, Circuits and Systems (ICECS), 2014 21st IEEE International Conference on},
  pages={574--577},
  year={2014},
  organization={IEEE}
}

@InCollection{wang2011statistical,
  title={Statistical threshold-voltage variability in scaled decananometer bulk HKMG MOSFETs: A full-scale 3-D simulation scaling study},
  author={X. Wang and A. R. Brown and N. Idris and S. Markov and G. Roy and A. Asenov},
  journal={IEEE Transactions on Electron Devices},
  volume={58},
  number={8},
  pages={2293--2301},
  year={2011},
  publisher={IEEE}
}

@InCollection{clark2016asap7,
  title={ASAP7: A 7-nm finFET predictive process design kit},
  author={L. T. Clark and V. Vashishtha and L. Shifren and A. Gujja and S. Sinha and B. Cline and C. Ramamurthy and G. Yeric},
  journal={Microelectronics Journal},
  volume={53},
  pages={105--115},
  year={2016},
  publisher={Elsevier}
}

@InCollection{FinFET01, 
  author={R. C. Harrington and J. A. Maharrey and J. S. Kauppila and P. Nsengiyumva and D. R. Ball and T. D. Haeffner and E. X. Zhang and B. L. Bhuva and L. W. Massengill}, 
  journal={IEEE Transactions on Nuclear Science}, 
  title={Effect of Transistor Variants on Single-Event Transients at the 14/16nm Bulk FinFET Technology Generation}, 
  year={2018}, 
  volume={}, 
  number={}, 
  pages={1-1}, 
  keywords={FinFETs;Inverters;Logic gates;Pulse measurements;Threshold voltage;Transient analysis;Single-event effects;bulk finFET;heavy-ion;single-event transient;transistor variant}, 
  doi={10.1109/TNS.2018.2843260}, 
  ISSN={0018-9499}, 
  month={}
}

@InCollection{FinFET02, 
author={P. Ren and C. Liu and S. Wan and J. Zhang and Z. Yu and N. Liu and Y. Sun and R. Wang and C. Zhan and Z. Gan and W. Wong and Y. Xia and R. Huang}, 
booktitle={2018 IEEE International Reliability Physics Symposium (IRPS)}, 
title={New insights into the HCI degradation of pass-gate transistor in advanced FinFET technology}, 
year={2018}, 
volume={}, 
number={}, 
pages={P-CR.3-1-P-CR.3-4}, 
keywords={MOSFET;semiconductor device models;semiconductor device reliability;HCI degradation;advanced FinFET technology;bidirectional stress;hot carrier injection;pass-gate HCI;pass-gate delay degradation;pass-gate transistor;reliability-aware circuit design;stress biases;Degradation;FinFETs;Human computer interaction;Integrated circuit modeling;Reliability;Stress;FinFET;HCI;Pass-gate transistor}, 
doi={10.1109/IRPS.2018.8353656}, 
ISSN={}, 
month={March},}

@InCollection{FinFET03, 
author={Shiying Xiong and J. Bokor}, 
journal={IEEE Transactions on Electron Devices}, 
title={Sensitivity of double-gate and FinFETDevices to process variations}, 
year={2003}, 
volume={50}, 
number={11}, 
pages={2255-2261}, 
keywords={CMOS integrated circuits;MOSFET;Monte Carlo methods;doping profiles;fluctuations;quantum interference phenomena;semiconductor device models;sensitivity analysis;tolerance analysis;work function;20 nm;CMOS technology;FinFET devices;Monte Carlo simulation;body thickness variations;density gradient method;discrete impurity fluctuation;double-gate MOSFET;double-gate devices;electrical parameter sensitivity;fin width control;front-back oxide thickness mismatch;gate dielectric thickness variations;gate length variations;gate materials;ideal gate work function;integrated circuits;manufacturability;nearly intrinsic channel;oxide thickness variation;process tolerances;quantum effect;random dopant fluctuation;threshold voltage sensitivity;work function engineering;Dielectric materials;FinFETs;Fluctuations;Gradient methods;Impurities;Integrated circuit manufacture;Maintenance engineering;Manufacturing processes;Quantum computing;Threshold voltage}, 
doi={10.1109/TED.2003.818594}, 
ISSN={0018-9383}, 
month={Nov},}

@InCollection{FinFET04, 
author={R. Zhang and T. Liu and K. Yang and L. Milor}, 
booktitle={2017 IEEE International Integrated Reliability Workshop (IIRW)}, 
title={Modeling of the reliability degradation of a FinFET-based SRAM due to bias temperature instability, hot carrier injection, and gate oxide breakdown}, 
year={2017}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={MOSFET;SRAM chips;hot carriers;integrated circuit modelling;integrated circuit reliability;BTI;FinFET;GOBD;HCI;SRAM cell lifetime;SRAM reliability degradation;bias temperature instability;gate oxide breakdown;hot carrier injection;time-dependent threshold voltage model;Degradation;Human computer interaction;Integrated circuit modeling;Logic gates;SRAM cells;Stress;Threshold voltage;Bias temperature instability;Error Correcting Codes;FinFET;Gate oxide breakdown;Hot carrier injection;Performance;Reliability;SRAM}, 
doi={10.1109/IIRW.2017.8361243}, 
ISSN={}, 
month={Oct},}

@InCollection{bhattacharya2014finfets,
  title={FinFETs: From devices to architectures},
  author={D. Bhattacharya and N. K. Jha},
  journal={Advances in Electronics},
  volume={2014},
  year={2014},
  publisher={Hindawi}
}

@InCollection{finfetchar1, 
author={Tsu-Jae King}, 
booktitle={ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.}, 
title={FinFETs for nanoscale CMOS digital integrated circuits}, 
year={2005}, 
volume={}, 
number={}, 
pages={207-210}, 
keywords={CMOS digital integrated circuits;MOSFET;leakage currents;nanoelectronics;CMOS digital integrated circuits;CMOS technologies;FinFET technology;device-to-device variability;gate length;leakage current;nanoscale integrated circuits;nonclassical transistor structures;standby power consumption;transistor performance;CMOS digital integrated circuits;CMOS integrated circuits;CMOS technology;Energy consumption;FETs;FinFETs;Integrated circuit technology;Leakage current;MOSFET circuits;Transistors}, 
doi={10.1109/ICCAD.2005.1560065}, 
ISSN={1092-3152}, 
month={Nov},}

@InCollection{finfetdis, 
author={C. R. Manoj and N. Meenakshi. and V. Dhanya and V. Ramgopal Rao}, 
booktitle={2007 International Workshop on Physics of Semiconductor Devices}, 
title={Device optimization of bulk FinFETs and its comparison with SOI FinFETs}, 
year={2007}, 
volume={}, 
number={}, 
pages={134-137}, 
keywords={CMOS integrated circuits;MOSFET;leakage currents;silicon-on-insulator;SOI FinFET;SOI substrates;body doping profiles;bulk CMOS substrates;bulk FinFET;device optimization;short channel effects;subchannel leakage;CMOS technology;Circuit optimization;Circuit simulation;Doping profiles;FinFETs;Immune system;Ring oscillators;Semiconductor process modeling;Table lookup;Tuning}, 
doi={10.1109/IWPSD.2007.4472472}, 
ISSN={}, 
month={Dec},}