mode: Registered (syn=0, ac0=1)
sig: "CLE280_A"
-- olmc0: xor=0, ac1=1 --
   0: 1 0 1 1  1 0 1 1  0 1 1 1  1 1 0 1  1 1 1 1  1 1 1 1  1 1 1 1  0 1 1 1
  32: 1 1 1 1  1 1 1 1  1 1 0 1  1 1 0 1  1 1 0 1  1 1 0 1  1 1 1 0  1 1 1 1
  64: 1 1 1 1  1 1 1 1  1 1 1 0  1 1 0 1  1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 1
  96: 1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 0  1 1 1 1
 128: 1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 0  1 1 1 1
 160: 1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 1  1 1 0 1  1 1 1 1  1 1 0 1  1 1 1 1
 192: 1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 1  1 1 1 0  1 1 1 1  1 1 0 1  1 1 1 1
 224: 0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0

-- olmc1: xor=0, ac1=0 --
 256: 1 0 1 1  1 0 1 0  0 1 1 1  1 0 1 0  1 0 0 1  0 1 0 1  1 0 1 0  0 1 1 1
 288: 1 0 1 1  1 0 1 0  0 1 1 1  0 1 1 0  1 0 0 1  1 0 1 0  1 0 1 0  0 1 1 1
 320: 1 0 1 1  1 0 1 0  0 1 1 0  1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 1  0 1 1 1
 352: 1 0 1 1  1 0 1 0  0 1 1 1  0 1 1 0  1 0 0 1  0 1 1 0  1 0 0 1  0 1 1 1
 384: 1 0 1 1  1 0 1 1  0 1 1 0  1 1 0 1  1 1 1 0  1 1 1 1  1 1 1 1  0 1 1 1
 416: 1 0 1 1  1 0 1 0  0 1 1 1  0 1 1 0  1 0 0 1  1 0 0 1  0 1 0 1  0 1 1 1
 448: 1 0 1 1  1 0 1 1  0 1 0 1  1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 1  0 1 1 1
 480: 0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0

-- olmc2: xor=0, ac1=0 --
 512: 1 0 1 1  1 0 1 0  0 1 1 1  1 0 1 1  1 0 0 1  0 1 0 1  1 0 1 0  0 1 1 1
 544: 1 0 1 1  1 0 1 0  0 1 0 1  1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 1  0 1 1 1
 576: 1 0 1 1  1 0 1 0  0 1 1 1  0 1 1 1  1 0 0 1  1 0 1 0  1 0 1 0  0 1 1 1
 608: 1 0 1 1  1 0 0 1  0 1 1 0  1 1 0 1  1 1 1 1  1 1 1 1  1 1 1 1  0 1 1 1
 640: 1 0 1 1  1 0 1 0  0 1 1 1  0 1 1 1  1 0 0 1  0 1 1 0  1 0 0 1  0 1 1 1
 672: 1 0 1 1  1 0 0 1  0 1 1 1  1 1 1 0  1 1 1 0  1 1 1 1  1 1 1 1  0 1 1 1
 704: 1 0 1 1  1 0 1 0  0 1 1 1  0 1 1 1  1 0 0 1  1 0 0 1  0 1 0 1  0 1 1 1
 736: 1 0 1 1  1 0 1 0  0 1 1 1  1 1 0 1  1 1 0 1  1 1 1 1  1 1 1 1  0 1 1 1

-- olmc3: xor=0, ac1=0 --
 768: 1 0 1 1  1 0 1 1  0 1 1 1  1 0 1 0  1 0 0 1  0 1 0 1  1 0 1 0  0 1 1 1
 800: 1 0 1 1  1 0 1 1  0 1 1 1  0 1 1 0  1 0 0 1  1 0 1 0  1 0 1 0  0 1 1 1
 832: 1 0 1 1  1 0 1 1  0 1 1 1  0 1 1 0  1 0 0 1  0 1 1 0  1 0 0 1  0 1 1 1
 864: 1 0 1 1  1 0 1 0  0 1 1 1  1 1 1 0  1 1 1 0  1 1 1 1  1 1 1 1  0 1 1 1
 896: 1 0 1 1  1 0 1 1  0 1 1 1  0 1 1 0  1 0 0 1  1 0 0 1  0 1 0 1  0 1 1 1
 928: 1 0 1 1  1 0 1 1  0 1 0 1  1 1 1 0  1 1 1 1  1 1 1 1  1 1 1 1  0 1 1 1
 960: 1 0 1 1  1 0 0 1  0 1 1 0  1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 1  0 1 1 1
 992: 0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0

-- olmc4: xor=0, ac1=0 --
1024: 1 0 1 1  1 0 1 1  0 1 1 0  1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 1  0 1 1 1
1056: 1 0 1 1  1 0 1 0  0 1 1 0  1 0 1 0  1 0 1 1  0 1 0 1  1 0 1 0  0 1 1 1
1088: 1 0 1 1  1 0 1 0  0 1 1 0  0 1 1 0  1 0 1 1  1 0 1 0  1 0 1 0  0 1 1 1
1120: 1 0 1 1  1 0 1 0  0 1 1 1  1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 1  0 1 1 1
1152: 1 0 1 1  1 0 1 0  0 1 1 0  0 1 1 0  1 0 1 1  0 1 1 0  1 0 0 1  0 1 1 1
1184: 1 0 1 1  1 0 1 1  0 1 1 1  1 1 1 0  1 1 1 0  1 1 1 1  1 1 1 1  0 1 1 1
1216: 1 0 1 1  1 0 1 0  0 1 1 0  0 1 1 0  1 0 1 1  1 0 0 1  0 1 0 1  0 1 1 1
1248: 0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0

-- olmc5: xor=0, ac1=0 --
1280: 1 0 1 1  1 0 1 1  0 1 1 1  0 1 1 1  1 0 0 1  1 0 1 0  1 0 1 0  0 1 1 1
1312: 1 0 1 1  1 0 1 1  0 1 1 1  1 0 1 1  0 1 1 0  1 0 1 0  0 1 0 1  0 1 1 1
1344: 1 0 1 1  1 0 1 0  0 1 1 1  1 1 1 1  1 1 1 0  1 1 1 0  1 1 1 1  0 1 1 1
1376: 1 0 1 1  1 0 0 1  0 1 1 0  1 1 1 1  1 1 1 1  1 1 1 0  1 1 1 1  0 1 1 1
1408: 1 0 1 1  1 0 1 1  0 1 0 1  1 1 1 0  1 1 1 1  1 1 1 0  1 1 1 1  0 1 1 1
1440: 1 0 1 1  1 0 1 1  0 1 1 1  0 1 1 1  1 0 0 1  0 1 1 0  1 0 0 1  0 1 1 1
1472: 1 0 1 1  1 0 1 1  0 1 1 1  1 1 0 1  1 1 0 1  1 1 1 0  1 1 1 1  0 1 1 1
1504: 1 0 1 1  1 0 0 1  0 1 0 1  1 0 0 1  1 0 1 0  0 1 0 1  0 1 0 1  0 1 1 1

-- olmc6: xor=0, ac1=0 --
1536: 1 0 1 1  1 0 1 1  0 1 1 1  1 0 1 1  1 0 0 1  0 1 0 1  1 0 1 0  0 1 1 1
1568: 1 0 1 1  1 0 1 1  0 1 1 1  0 1 1 1  0 1 1 0  1 0 1 0  1 0 1 0  0 1 1 1
1600: 1 0 1 1  1 0 1 0  0 1 1 1  1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 0  0 1 1 1
1632: 1 0 1 1  1 0 0 1  0 1 1 0  1 1 1 1  1 1 1 1  1 1 1 1  1 1 1 0  0 1 1 1
1664: 1 0 1 1  1 0 1 1  0 1 0 1  1 1 1 0  1 1 1 1  1 1 1 1  1 1 1 0  0 1 1 1
1696: 1 0 1 1  1 0 1 1  0 1 1 1  0 1 1 1  1 0 0 1  1 0 1 0  1 0 1 0  0 1 1 1
1728: 1 0 1 1  1 0 1 1  0 1 1 1  1 1 0 1  1 1 0 1  1 1 1 1  1 1 1 0  0 1 1 1
1760: 1 0 1 1  1 0 0 1  0 1 0 1  1 0 0 1  0 1 1 0  1 0 1 0  0 1 0 1  0 1 1 1

-- olmc7: xor=0, ac1=1 --
1792: 1 0 1 1  1 0 1 1  0 1 1 1  1 1 1 0  1 1 1 1  1 1 1 1  1 1 1 1  0 1 1 1
1824: 1 1 1 1  1 1 1 1  1 1 1 0  1 1 1 0  1 1 0 1  1 1 1 0  1 1 1 0  1 1 1 1
1856: 1 1 1 1  1 1 1 0  1 1 0 1  1 1 1 0  1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 1
1888: 1 1 1 1  1 1 0 1  1 1 1 0  1 1 1 0  1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 1
1920: 1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 0  1 1 1 1
1952: 1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 0  1 1 1 1
1984: 1 1 1 1  1 1 1 0  1 1 1 1  1 1 1 1  1 1 0 1  1 1 1 1  1 1 0 1  1 1 1 1
2016: 1 1 1 1  1 1 0 1  1 1 1 1  1 1 1 1  1 1 1 0  1 1 1 1  1 1 0 1  1 1 1 1
module GAL16V8 (
);

  /* OLMC 0 */
  assign SDRD = ((~SSER & ~BA13 & BA12 & ~q3 & BR_W)) ? ((~q2 & ~q3 & ~q4 & ~q5 & q6) | (q2 & ~q3 & q5) | (~q1 & ~q4 & q6) | (q1 & q4 & q6) | (q1 & ~q4 & ~q6) | (~q1 & q4 & ~q6)) : 1'bz;

  /* OLMC 1 */
  reg q1;
  always @(posedge clk)
    q1 <= ((~SSER & ~BA13 & q1 & BA12 & ~BA7 & q3 & ~BA6 & ~q4 & BA5 & ~q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & BA7 & q3 & ~BA6 & ~q4 & ~BA5 & q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & q2 & q4 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & BA7 & q3 & ~BA6 & ~q4 & BA5 & q5 & ~BA4 & ~q6 & BR_W) | (~SSER & ~BA13 & BA12 & q2 & ~q3 & q4 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & BA7 & q3 & ~BA6 & ~q4 & ~BA5 & ~q5 & BA4 & ~q6 & BR_W) | (~SSER & ~BA13 & BA12 & ~q2 & ~q4 & BR_W));
  assign p18 = oe ? q1 : 1'bz;

  /* OLMC 2 */
  reg q2;
  always @(posedge clk)
    q2 <= ((~SSER & ~BA13 & q1 & BA12 & ~BA7 & ~BA6 & ~q4 & BA5 & ~q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & ~q2 & ~q4 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & BA7 & ~BA6 & ~q4 & ~BA5 & q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & ~q1 & BA12 & q2 & ~q3 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & BA7 & ~BA6 & ~q4 & BA5 & q5 & ~BA4 & ~q6 & BR_W) | (~SSER & ~BA13 & ~q1 & BA12 & q3 & q4 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & BA7 & ~BA6 & ~q4 & ~BA5 & ~q5 & BA4 & ~q6 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & ~q3 & ~q4 & BR_W));
  assign p17 = oe ? q2 : 1'bz;

  /* OLMC 3 */
  reg q3;
  always @(posedge clk)
    q3 <= ((~SSER & ~BA13 & BA12 & ~BA7 & q3 & ~BA6 & ~q4 & BA5 & ~q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & BA12 & BA7 & q3 & ~BA6 & ~q4 & ~BA5 & q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & BA12 & BA7 & q3 & ~BA6 & ~q4 & BA5 & q5 & ~BA4 & ~q6 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & q3 & q4 & BR_W) | (~SSER & ~BA13 & BA12 & BA7 & q3 & ~BA6 & ~q4 & ~BA5 & ~q5 & BA4 & ~q6 & BR_W) | (~SSER & ~BA13 & BA12 & ~q2 & q3 & BR_W) | (~SSER & ~BA13 & ~q1 & BA12 & q2 & ~q4 & BR_W));
  assign p16 = oe ? q3 : 1'bz;

  /* OLMC 4 */
  reg q4;
  always @(posedge clk)
    q4 <= ((~SSER & ~BA13 & BA12 & q2 & q4 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & q2 & ~BA7 & q3 & ~BA6 & BA5 & ~q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & q2 & BA7 & q3 & ~BA6 & ~BA5 & q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & q4 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & q2 & BA7 & q3 & ~BA6 & BA5 & q5 & ~BA4 & ~q6 & BR_W) | (~SSER & ~BA13 & BA12 & q3 & q4 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & q2 & BA7 & q3 & ~BA6 & ~BA5 & ~q5 & BA4 & ~q6 & BR_W));
  assign p15 = oe ? q4 : 1'bz;

  /* OLMC 5 */
  reg q5;
  always @(posedge clk)
    q5 <= ((~SSER & ~BA13 & BA12 & BA7 & ~BA6 & ~q4 & ~BA5 & q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & BA12 & ~BA7 & BA6 & q4 & ~BA5 & q5 & BA4 & ~q6 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & q4 & q5 & BR_W) | (~SSER & ~BA13 & ~q1 & BA12 & q2 & q5 & BR_W) | (~SSER & ~BA13 & BA12 & ~q2 & q3 & q5 & BR_W) | (~SSER & ~BA13 & BA12 & BA7 & ~BA6 & ~q4 & BA5 & q5 & ~BA4 & ~q6 & BR_W) | (~SSER & ~BA13 & BA12 & ~q3 & ~q4 & q5 & BR_W) | (~SSER & ~BA13 & ~q1 & BA12 & ~q2 & ~BA7 & ~q3 & ~BA6 & q4 & BA5 & ~q5 & BA4 & ~q6 & BR_W));
  assign p14 = oe ? q5 : 1'bz;

  /* OLMC 6 */
  reg q6;
  always @(posedge clk)
    q6 <= ((~SSER & ~BA13 & BA12 & ~BA7 & ~BA6 & ~q4 & BA5 & ~q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & BA12 & BA7 & BA6 & q4 & ~BA5 & q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & q1 & BA12 & q4 & q6 & BR_W) | (~SSER & ~BA13 & ~q1 & BA12 & q2 & q6 & BR_W) | (~SSER & ~BA13 & BA12 & ~q2 & q3 & q6 & BR_W) | (~SSER & ~BA13 & BA12 & BA7 & ~BA6 & ~q4 & ~BA5 & q5 & ~BA4 & q6 & BR_W) | (~SSER & ~BA13 & BA12 & ~q3 & ~q4 & q6 & BR_W) | (~SSER & ~BA13 & ~q1 & BA12 & ~q2 & ~BA7 & ~q3 & BA6 & q4 & ~BA5 & q5 & BA4 & ~q6 & BR_W));
  assign p13 = oe ? q6 : 1'bz;

  /* OLMC 7 */
  assign p12 = ((~SSER & ~BA13 & BA12 & q3 & BR_W)) ? ((q2 & q3 & ~q4 & q5 & q6) | (q1 & ~q2 & q3 & ~q5) | (~q1 & q2 & q3 & ~q5) | (~q1 & ~q4 & q6) | (q1 & q4 & q6) | (q1 & ~q4 & ~q6) | (~q1 & q4 & ~q6)) : 1'bz;

endmodule

