#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb 16 10:05:35 2023
# Process ID: 18264
# Current directory: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1260 E:\Aghilan\Amrita\Sem - VI\Open Lab\Vivado projects\uart_rx\uart_rx.xpr
# Log file: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/vivado.log
# Journal file: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_complete_installation_files/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.219 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RX_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_RX_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sources_1/new/rx_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_uart'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xelab -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_complete_installation_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rx_uart [\rx_uart(clock_cycles_per_bit=86...]
Compiling architecture behave of entity xil_defaultlib.uart_rx_tb
Built simulation snapshot UART_RX_TB_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_RX_TB_behav -key {Behavioral:sim_1:Functional:UART_RX_TB} -tclbatch {UART_RX_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_RX_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_RX_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1090.219 ; gain = 0.000
run all
Note: Test Failed - Incorrect Byte Received
Time: 86815 ns  Iteration: 0  Process: /UART_RX_TB/line__62  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd
Failure: Tests Complete
Time: 86815 ns  Iteration: 0  Process: /UART_RX_TB/line__62  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd
$finish called at time : 86815 ns : File "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" Line 77
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RX_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_RX_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_TB'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.219 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.219 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xelab -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_complete_installation_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd:66]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit uart_rx_tb in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.219 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RX_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_RX_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xelab -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_complete_installation_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rx_uart [rx_uart_default]
Compiling architecture behave of entity xil_defaultlib.uart_rx_tb
Built simulation snapshot UART_RX_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.219 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1090.219 ; gain = 0.000
run all
Note: Test Failed - Incorrect Byte Received
Time: 86815 ns  Iteration: 0  Process: /UART_RX_TB/line__62  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd
Failure: Tests Complete
Time: 86815 ns  Iteration: 0  Process: /UART_RX_TB/line__62  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd
$finish called at time : 86815 ns : File "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" Line 77
open_project {E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_complete_installation_files/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.219 ; gain = 0.000
update_compile_order -fileset sources_1
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_project
open_project {E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_complete_installation_files/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.219 ; gain = 0.000
current_project uart_rx
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project ref
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RX_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_RX_TB_vhdl.prj"
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.219 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.sim/sim_1/behav/xsim'
"xelab -wto 96584aec09f641c493d004698f6f1293 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_complete_installation_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 96584aec09f641c493d004698f6f1293 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_RX_TB_behav -key {Behavioral:sim_1:Functional:UART_RX_TB} -tclbatch {UART_RX_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_RX_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_RX_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1090.219 ; gain = 0.000
run all
Note: Test Passed - Correct Byte Received
Time: 86860 ns  Iteration: 0  Process: /UART_RX_TB/line__65  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.srcs/sim_1/new/tb_uart.vhd
Failure: Tests Complete
Time: 86860 ns  Iteration: 0  Process: /UART_RX_TB/line__65  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.srcs/sim_1/new/tb_uart.vhd
$finish called at time : 86860 ns : File "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.srcs/sim_1/new/tb_uart.vhd" Line 79
current_project uart_rx
launch_runs synth_1 -jobs 6
[Thu Feb 16 11:18:35 2023] Launched synth_1...
Run output will be captured here: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.runs/synth_1/runme.log
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
current_project ref
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project uart_rx
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RX_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_RX_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sources_1/new/rx_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_uart'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xelab -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_complete_installation_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rx_uart [rx_uart_default]
Compiling architecture behave of entity xil_defaultlib.uart_rx_tb
Built simulation snapshot UART_RX_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_RX_TB_behav -key {Behavioral:sim_1:Functional:UART_RX_TB} -tclbatch {UART_RX_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_RX_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_RX_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1092.742 ; gain = 0.000
run all
Note: Test Failed - Incorrect Byte Received
Time: 86815 ns  Iteration: 0  Process: /UART_RX_TB/line__62  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd
Failure: Tests Complete
Time: 86815 ns  Iteration: 0  Process: /UART_RX_TB/line__62  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd
$finish called at time : 86815 ns : File "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" Line 77
run 10 us
run 10 us
run 10 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RX_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_RX_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sources_1/new/rx_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_uart'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_TB'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1102.016 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xelab -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_complete_installation_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rx_uart [rx_uart_default]
Compiling architecture behave of entity xil_defaultlib.uart_rx_tb
Built simulation snapshot UART_RX_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_RX_TB_behav -key {Behavioral:sim_1:Functional:UART_RX_TB} -tclbatch {UART_RX_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source UART_RX_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_RX_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1108.961 ; gain = 6.945
run all
Note: Test Failed - Incorrect Byte Received
Time: 86815 ns  Iteration: 0  Process: /UART_RX_TB/line__62  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd
Failure: Tests Complete
Time: 86815 ns  Iteration: 0  Process: /UART_RX_TB/line__62  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd
$finish called at time : 86815 ns : File "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" Line 77
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RX_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_RX_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sources_1/new/rx_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_uart'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.sim/sim_1/behav/xsim'
"xelab -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_complete_installation_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8e87574559384eb2a534d5ec3150c647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rx_uart [rx_uart_default]
Compiling architecture behave of entity xil_defaultlib.uart_rx_tb
Built simulation snapshot UART_RX_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.539 ; gain = 0.000
run all
Note: Test Failed - Incorrect Byte Received
Time: 86815 ns  Iteration: 0  Process: /UART_RX_TB/line__62  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd
Failure: Tests Complete
Time: 86815 ns  Iteration: 0  Process: /UART_RX_TB/line__62  File: E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd
$finish called at time : 86815 ns : File "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/uart_rx/uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" Line 77
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 16 14:46:52 2023...
