============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 19:14:55 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(112)
HDL-1007 : undeclared symbol 'bayer_data', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(245)
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(201)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_interconnect.v
RUN-1001 : Project manager successfully analyzed 41 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db" in  1.319360s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (90.0%)

RUN-1004 : used memory is 250 MB, reserved memory is 225 MB, peak memory is 254 MB
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 71489730641920"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17523466567680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 10949/19 useful/useless nets, 8923/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 10770/8 useful/useless nets, 9192/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 10754/16 useful/useless nets, 9180/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 10606/15 useful/useless nets, 9032/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  5.046250s wall, 4.843750s user + 0.046875s system = 4.890625s CPU (96.9%)

RUN-1004 : used memory is 262 MB, reserved memory is 235 MB, peak memory is 264 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 14 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 10916/2 useful/useless nets, 9343/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 41848, tnet num: 10916, tinst num: 9342, tnode num: 57806, tedge num: 68046.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10916 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  6.453021s wall, 6.015625s user + 0.109375s system = 6.125000s CPU (94.9%)

RUN-1004 : used memory is 277 MB, reserved memory is 248 MB, peak memory is 344 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  11.636519s wall, 11.000000s user + 0.156250s system = 11.156250s CPU (95.9%)

RUN-1004 : used memory is 277 MB, reserved memory is 248 MB, peak memory is 344 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (254 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_h/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_h/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 8827 instances
RUN-0007 : 2482 luts, 5072 seqs, 750 mslices, 420 lslices, 73 pads, 19 brams, 2 dsps
RUN-1001 : There are total 10400 nets
RUN-1001 : 7646 nets have 2 pins
RUN-1001 : 2126 nets have [3 - 5] pins
RUN-1001 : 417 nets have [6 - 10] pins
RUN-1001 : 132 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     147     
RUN-1001 :   No   |  No   |  Yes  |    4155     
RUN-1001 :   No   |  Yes  |  No   |     40      
RUN-1001 :   Yes  |  No   |  No   |     123     
RUN-1001 :   Yes  |  No   |  Yes  |     607     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  27   |     13     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 48
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8825 instances, 2482 luts, 5072 seqs, 1170 slices, 226 macros(1170 instances: 750 mslices 420 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 4063 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 40726, tnet num: 10398, tinst num: 8825, tnode num: 56585, tedge num: 66932.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.891980s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (96.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.09344e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8825.
PHY-3001 : Level 1 #clusters 1958.
PHY-3001 : End clustering;  0.044368s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (35.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 705142, overlap = 143.812
PHY-3002 : Step(2): len = 660681, overlap = 136.438
PHY-3002 : Step(3): len = 431961, overlap = 243.906
PHY-3002 : Step(4): len = 385329, overlap = 284.844
PHY-3002 : Step(5): len = 295122, overlap = 369.719
PHY-3002 : Step(6): len = 259543, overlap = 380.844
PHY-3002 : Step(7): len = 207036, overlap = 439.844
PHY-3002 : Step(8): len = 184514, overlap = 467.25
PHY-3002 : Step(9): len = 150237, overlap = 509.938
PHY-3002 : Step(10): len = 136344, overlap = 540.781
PHY-3002 : Step(11): len = 112621, overlap = 580.531
PHY-3002 : Step(12): len = 106791, overlap = 588.156
PHY-3002 : Step(13): len = 89037.5, overlap = 605.594
PHY-3002 : Step(14): len = 82270.4, overlap = 632.938
PHY-3002 : Step(15): len = 71210.9, overlap = 660.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.46418e-07
PHY-3002 : Step(16): len = 77671.1, overlap = 630.656
PHY-3002 : Step(17): len = 95324.1, overlap = 590.562
PHY-3002 : Step(18): len = 84758.4, overlap = 523.938
PHY-3002 : Step(19): len = 86814.7, overlap = 506.469
PHY-3002 : Step(20): len = 81168.8, overlap = 516.469
PHY-3002 : Step(21): len = 79534.8, overlap = 513.75
PHY-3002 : Step(22): len = 77206.1, overlap = 533.062
PHY-3002 : Step(23): len = 76977.3, overlap = 548.875
PHY-3002 : Step(24): len = 74437.1, overlap = 548.594
PHY-3002 : Step(25): len = 73377.4, overlap = 556.719
PHY-3002 : Step(26): len = 72927.9, overlap = 557.094
PHY-3002 : Step(27): len = 71674.1, overlap = 559.938
PHY-3002 : Step(28): len = 71041.6, overlap = 562.594
PHY-3002 : Step(29): len = 70785.9, overlap = 537.344
PHY-3002 : Step(30): len = 70342.4, overlap = 537.75
PHY-3002 : Step(31): len = 70858.9, overlap = 524.812
PHY-3002 : Step(32): len = 71552.2, overlap = 519.812
PHY-3002 : Step(33): len = 70539.1, overlap = 520.25
PHY-3002 : Step(34): len = 70817.9, overlap = 517.781
PHY-3002 : Step(35): len = 69781.8, overlap = 521.125
PHY-3002 : Step(36): len = 70085.8, overlap = 534.219
PHY-3002 : Step(37): len = 68384.4, overlap = 546.125
PHY-3002 : Step(38): len = 68149.2, overlap = 553.781
PHY-3002 : Step(39): len = 68050.4, overlap = 565.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.69284e-06
PHY-3002 : Step(40): len = 69997.5, overlap = 540.312
PHY-3002 : Step(41): len = 74507.7, overlap = 524.719
PHY-3002 : Step(42): len = 72642.3, overlap = 471.531
PHY-3002 : Step(43): len = 75411.3, overlap = 456.969
PHY-3002 : Step(44): len = 78738.3, overlap = 442.344
PHY-3002 : Step(45): len = 80808.8, overlap = 411.906
PHY-3002 : Step(46): len = 81655.5, overlap = 378.25
PHY-3002 : Step(47): len = 83109, overlap = 377.25
PHY-3002 : Step(48): len = 82317.6, overlap = 392.281
PHY-3002 : Step(49): len = 82734.4, overlap = 398.344
PHY-3002 : Step(50): len = 81371, overlap = 384.562
PHY-3002 : Step(51): len = 82251, overlap = 382.594
PHY-3002 : Step(52): len = 80590.8, overlap = 390.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.38567e-06
PHY-3002 : Step(53): len = 88366.5, overlap = 364.562
PHY-3002 : Step(54): len = 96061.7, overlap = 351.656
PHY-3002 : Step(55): len = 95540, overlap = 338.719
PHY-3002 : Step(56): len = 95856.7, overlap = 319.344
PHY-3002 : Step(57): len = 95422.8, overlap = 300.812
PHY-3002 : Step(58): len = 94686, overlap = 282.656
PHY-3002 : Step(59): len = 93819.2, overlap = 278.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.77134e-06
PHY-3002 : Step(60): len = 105591, overlap = 260.656
PHY-3002 : Step(61): len = 114473, overlap = 217.969
PHY-3002 : Step(62): len = 113278, overlap = 197.094
PHY-3002 : Step(63): len = 115677, overlap = 164.375
PHY-3002 : Step(64): len = 116118, overlap = 163.188
PHY-3002 : Step(65): len = 116354, overlap = 161.875
PHY-3002 : Step(66): len = 115285, overlap = 164.406
PHY-3002 : Step(67): len = 114888, overlap = 165.5
PHY-3002 : Step(68): len = 115031, overlap = 161.75
PHY-3002 : Step(69): len = 114573, overlap = 157.406
PHY-3002 : Step(70): len = 113470, overlap = 161.656
PHY-3002 : Step(71): len = 113124, overlap = 160.375
PHY-3002 : Step(72): len = 112518, overlap = 160.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.35427e-05
PHY-3002 : Step(73): len = 122858, overlap = 155.719
PHY-3002 : Step(74): len = 128715, overlap = 148.281
PHY-3002 : Step(75): len = 128259, overlap = 137.719
PHY-3002 : Step(76): len = 129083, overlap = 140.219
PHY-3002 : Step(77): len = 129501, overlap = 135.531
PHY-3002 : Step(78): len = 130039, overlap = 138.344
PHY-3002 : Step(79): len = 128902, overlap = 138.531
PHY-3002 : Step(80): len = 128514, overlap = 136.625
PHY-3002 : Step(81): len = 128421, overlap = 135.531
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.70854e-05
PHY-3002 : Step(82): len = 136626, overlap = 114.75
PHY-3002 : Step(83): len = 142059, overlap = 100.062
PHY-3002 : Step(84): len = 142442, overlap = 92.5938
PHY-3002 : Step(85): len = 144469, overlap = 87.6562
PHY-3002 : Step(86): len = 144607, overlap = 90.9375
PHY-3002 : Step(87): len = 146054, overlap = 86.625
PHY-3002 : Step(88): len = 146301, overlap = 94.25
PHY-3002 : Step(89): len = 146613, overlap = 104.688
PHY-3002 : Step(90): len = 146334, overlap = 103.906
PHY-3002 : Step(91): len = 146704, overlap = 103.688
PHY-3002 : Step(92): len = 146452, overlap = 103.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.41707e-05
PHY-3002 : Step(93): len = 154027, overlap = 95.4062
PHY-3002 : Step(94): len = 159202, overlap = 79.1562
PHY-3002 : Step(95): len = 160089, overlap = 73.1562
PHY-3002 : Step(96): len = 160941, overlap = 66.875
PHY-3002 : Step(97): len = 160726, overlap = 67.625
PHY-3002 : Step(98): len = 161287, overlap = 69.6875
PHY-3002 : Step(99): len = 161022, overlap = 63.5312
PHY-3002 : Step(100): len = 161666, overlap = 62.9688
PHY-3002 : Step(101): len = 161446, overlap = 61.875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000108341
PHY-3002 : Step(102): len = 168033, overlap = 52.5312
PHY-3002 : Step(103): len = 172703, overlap = 54.4062
PHY-3002 : Step(104): len = 174154, overlap = 51.25
PHY-3002 : Step(105): len = 175425, overlap = 49.9375
PHY-3002 : Step(106): len = 175942, overlap = 47.375
PHY-3002 : Step(107): len = 176615, overlap = 46.6875
PHY-3002 : Step(108): len = 176509, overlap = 49.625
PHY-3002 : Step(109): len = 177212, overlap = 47.4062
PHY-3002 : Step(110): len = 177529, overlap = 47.4062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000216683
PHY-3002 : Step(111): len = 182096, overlap = 47.375
PHY-3002 : Step(112): len = 186057, overlap = 40.625
PHY-3002 : Step(113): len = 187881, overlap = 39.375
PHY-3002 : Step(114): len = 189204, overlap = 40.875
PHY-3002 : Step(115): len = 190165, overlap = 36.375
PHY-3002 : Step(116): len = 190687, overlap = 38.4375
PHY-3002 : Step(117): len = 190178, overlap = 34.375
PHY-3002 : Step(118): len = 190341, overlap = 34.375
PHY-3002 : Step(119): len = 190819, overlap = 39.6875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000427525
PHY-3002 : Step(120): len = 193998, overlap = 37.6562
PHY-3002 : Step(121): len = 197279, overlap = 35.25
PHY-3002 : Step(122): len = 198181, overlap = 32.6875
PHY-3002 : Step(123): len = 198866, overlap = 32.6875
PHY-3002 : Step(124): len = 199554, overlap = 36.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000781314
PHY-3002 : Step(125): len = 201223, overlap = 32.25
PHY-3002 : Step(126): len = 204889, overlap = 34.5
PHY-3002 : Step(127): len = 206161, overlap = 32.625
PHY-3002 : Step(128): len = 206706, overlap = 32.25
PHY-3002 : Step(129): len = 207141, overlap = 31.6875
PHY-3002 : Step(130): len = 207349, overlap = 32.25
PHY-3002 : Step(131): len = 207118, overlap = 32.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025315s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10400.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 274008, over cnt = 728(2%), over = 3467, worst = 46
PHY-1001 : End global iterations;  0.354386s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (61.7%)

PHY-1001 : Congestion index: top1 = 62.67, top5 = 41.39, top10 = 33.10, top15 = 28.26.
PHY-3001 : End congestion estimation;  0.494515s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (69.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.239018s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (91.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.93576e-05
PHY-3002 : Step(132): len = 238322, overlap = 7.09375
PHY-3002 : Step(133): len = 237599, overlap = 4.0625
PHY-3002 : Step(134): len = 235034, overlap = 4.125
PHY-3002 : Step(135): len = 233690, overlap = 5.53125
PHY-3002 : Step(136): len = 228846, overlap = 6.84375
PHY-3002 : Step(137): len = 228918, overlap = 6.71875
PHY-3002 : Step(138): len = 224481, overlap = 6.96875
PHY-3002 : Step(139): len = 224516, overlap = 6.4375
PHY-3002 : Step(140): len = 220659, overlap = 7.15625
PHY-3002 : Step(141): len = 220659, overlap = 7.15625
PHY-3002 : Step(142): len = 219703, overlap = 7.21875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000178715
PHY-3002 : Step(143): len = 225112, overlap = 6.71875
PHY-3002 : Step(144): len = 226430, overlap = 6.46875
PHY-3002 : Step(145): len = 230698, overlap = 5.34375
PHY-3002 : Step(146): len = 232801, overlap = 5.65625
PHY-3002 : Step(147): len = 235048, overlap = 5.84375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000357431
PHY-3002 : Step(148): len = 235672, overlap = 6.34375
PHY-3002 : Step(149): len = 239119, overlap = 5.40625
PHY-3002 : Step(150): len = 241694, overlap = 4.65625
PHY-3002 : Step(151): len = 244998, overlap = 3.9375
PHY-3002 : Step(152): len = 246439, overlap = 3.5
PHY-3002 : Step(153): len = 247348, overlap = 3.125
PHY-3002 : Step(154): len = 247055, overlap = 3.0625
PHY-3002 : Step(155): len = 246706, overlap = 3.0625
PHY-3002 : Step(156): len = 247044, overlap = 2.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 150/10400.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 288584, over cnt = 1057(3%), over = 4199, worst = 31
PHY-1001 : End global iterations;  0.690964s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (95.0%)

PHY-1001 : Congestion index: top1 = 51.83, top5 = 38.91, top10 = 33.26, top15 = 29.68.
PHY-3001 : End congestion estimation;  0.819022s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (93.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.244629s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.13289e-05
PHY-3002 : Step(157): len = 245503, overlap = 82.625
PHY-3002 : Step(158): len = 246209, overlap = 81.625
PHY-3002 : Step(159): len = 242588, overlap = 64.9062
PHY-3002 : Step(160): len = 242362, overlap = 62.6875
PHY-3002 : Step(161): len = 239474, overlap = 45.3125
PHY-3002 : Step(162): len = 236848, overlap = 37.1562
PHY-3002 : Step(163): len = 235092, overlap = 32.4688
PHY-3002 : Step(164): len = 232027, overlap = 33.2188
PHY-3002 : Step(165): len = 230098, overlap = 36.9375
PHY-3002 : Step(166): len = 228633, overlap = 35.1875
PHY-3002 : Step(167): len = 226817, overlap = 35.0938
PHY-3002 : Step(168): len = 226556, overlap = 35.625
PHY-3002 : Step(169): len = 225396, overlap = 33.0938
PHY-3002 : Step(170): len = 224953, overlap = 31.875
PHY-3002 : Step(171): len = 224506, overlap = 31.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000142658
PHY-3002 : Step(172): len = 228961, overlap = 29.5938
PHY-3002 : Step(173): len = 229670, overlap = 28.6875
PHY-3002 : Step(174): len = 233288, overlap = 25.25
PHY-3002 : Step(175): len = 233012, overlap = 24.0312
PHY-3002 : Step(176): len = 233017, overlap = 24.4062
PHY-3002 : Step(177): len = 232827, overlap = 20.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000272595
PHY-3002 : Step(178): len = 236617, overlap = 22.1875
PHY-3002 : Step(179): len = 240835, overlap = 21.2812
PHY-3002 : Step(180): len = 245009, overlap = 20.4062
PHY-3002 : Step(181): len = 247019, overlap = 19.4062
PHY-3002 : Step(182): len = 247233, overlap = 19.4688
PHY-3002 : Step(183): len = 246643, overlap = 17.375
PHY-3002 : Step(184): len = 246230, overlap = 18.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 40726, tnet num: 10398, tinst num: 8825, tnode num: 56585, tedge num: 66932.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 200.72 peak overflow 2.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 277/10400.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299384, over cnt = 1132(3%), over = 3502, worst = 25
PHY-1001 : End global iterations;  0.973224s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (104.4%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 36.91, top10 = 31.82, top15 = 28.64.
PHY-1001 : End incremental global routing;  1.098080s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (101.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.272157s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (91.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.518618s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (98.8%)

OPT-1001 : Current memory(MB): used = 416, reserve = 391, peak = 424.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7636/10400.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299384, over cnt = 1132(3%), over = 3502, worst = 25
PHY-1002 : len = 313456, over cnt = 659(1%), over = 1634, worst = 18
PHY-1002 : len = 323984, over cnt = 218(0%), over = 498, worst = 13
PHY-1002 : len = 327336, over cnt = 87(0%), over = 159, worst = 10
PHY-1002 : len = 328952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.502888s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (77.7%)

PHY-1001 : Congestion index: top1 = 40.80, top5 = 33.31, top10 = 29.56, top15 = 27.16.
OPT-1001 : End congestion update;  0.641729s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (80.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10398 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.209773s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.3%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.851708s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (86.2%)

OPT-1001 : Current memory(MB): used = 420, reserve = 395, peak = 424.
OPT-1001 : End physical optimization;  3.295990s wall, 3.093750s user + 0.031250s system = 3.125000s CPU (94.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2482 LUT to BLE ...
SYN-4008 : Packed 2482 LUT and 1635 SEQ to BLE.
SYN-4003 : Packing 3437 remaining SEQ's ...
SYN-4005 : Packed 1035 SEQ with LUT/SLICE
SYN-4006 : 163 single LUT's are left
SYN-4006 : 2402 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 4884/6317 primitive instances ...
PHY-3001 : End packing;  0.520624s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (93.0%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 3871 instances
RUN-1001 : 1884 mslices, 1884 lslices, 73 pads, 19 brams, 2 dsps
RUN-1001 : There are total 8859 nets
RUN-1001 : 6144 nets have 2 pins
RUN-1001 : 2077 nets have [3 - 5] pins
RUN-1001 : 432 nets have [6 - 10] pins
RUN-1001 : 129 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3869 instances, 3768 slices, 226 macros(1170 instances: 750 mslices 420 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 2154 pins
PHY-3001 : Cell area utilization is 45%
PHY-3001 : After packing: Len = 249262, Over = 54
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3653/8859.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319056, over cnt = 430(1%), over = 628, worst = 6
PHY-1002 : len = 320864, over cnt = 239(0%), over = 310, worst = 6
PHY-1002 : len = 322912, over cnt = 97(0%), over = 123, worst = 4
PHY-1002 : len = 323984, over cnt = 17(0%), over = 22, worst = 3
PHY-1002 : len = 324216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.635333s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (66.4%)

PHY-1001 : Congestion index: top1 = 40.02, top5 = 32.15, top10 = 28.47, top15 = 26.05.
PHY-3001 : End congestion estimation;  0.826092s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (71.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 32842, tnet num: 8857, tinst num: 3869, tnode num: 43820, tedge num: 56869.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.083477s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (90.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84167e-05
PHY-3002 : Step(185): len = 238128, overlap = 53
PHY-3002 : Step(186): len = 234836, overlap = 52.25
PHY-3002 : Step(187): len = 227864, overlap = 54.25
PHY-3002 : Step(188): len = 224470, overlap = 63.75
PHY-3002 : Step(189): len = 220572, overlap = 71.5
PHY-3002 : Step(190): len = 218438, overlap = 70.75
PHY-3002 : Step(191): len = 217825, overlap = 69.25
PHY-3002 : Step(192): len = 217030, overlap = 70.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.68335e-05
PHY-3002 : Step(193): len = 220927, overlap = 64
PHY-3002 : Step(194): len = 223308, overlap = 62.5
PHY-3002 : Step(195): len = 228312, overlap = 51
PHY-3002 : Step(196): len = 226879, overlap = 56.25
PHY-3002 : Step(197): len = 226879, overlap = 56.25
PHY-3002 : Step(198): len = 226372, overlap = 56.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111875
PHY-3002 : Step(199): len = 236418, overlap = 46.5
PHY-3002 : Step(200): len = 238814, overlap = 45.25
PHY-3002 : Step(201): len = 239088, overlap = 42
PHY-3002 : Step(202): len = 239173, overlap = 40
PHY-3002 : Step(203): len = 238507, overlap = 39.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.229850s wall, 0.187500s user + 0.781250s system = 0.968750s CPU (43.4%)

PHY-3001 : Trial Legalized: Len = 269025
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 502/8859.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321824, over cnt = 752(2%), over = 1224, worst = 7
PHY-1002 : len = 326328, over cnt = 427(1%), over = 595, worst = 6
PHY-1002 : len = 331712, over cnt = 116(0%), over = 145, worst = 4
PHY-1002 : len = 333016, over cnt = 21(0%), over = 28, worst = 3
PHY-1002 : len = 333408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.296569s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (88.0%)

PHY-1001 : Congestion index: top1 = 38.45, top5 = 32.56, top10 = 29.18, top15 = 26.92.
PHY-3001 : End congestion estimation;  1.462404s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (87.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.221040s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.47147e-05
PHY-3002 : Step(204): len = 250459, overlap = 6
PHY-3002 : Step(205): len = 243827, overlap = 13.75
PHY-3002 : Step(206): len = 240646, overlap = 14.75
PHY-3002 : Step(207): len = 240180, overlap = 15.25
PHY-3002 : Step(208): len = 239164, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 251597, Over = 0
PHY-3001 : Spreading special nets. 45 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033643s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.9%)

PHY-3001 : 51 instances has been re-located, deltaX = 7, deltaY = 33, maxDist = 1.
PHY-3001 : Final: Len = 252853, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 32842, tnet num: 8857, tinst num: 3870, tnode num: 43820, tedge num: 56869.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3543/8859.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 314256, over cnt = 611(1%), over = 855, worst = 6
PHY-1002 : len = 316480, over cnt = 353(1%), over = 452, worst = 4
PHY-1002 : len = 320768, over cnt = 73(0%), over = 97, worst = 4
PHY-1002 : len = 321640, over cnt = 28(0%), over = 33, worst = 2
PHY-1002 : len = 322088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.244628s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (75.3%)

PHY-1001 : Congestion index: top1 = 37.11, top5 = 31.77, top10 = 28.52, top15 = 26.36.
PHY-1001 : End incremental global routing;  1.393435s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (74.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.228049s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.765963s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (77.9%)

OPT-1001 : Current memory(MB): used = 427, reserve = 404, peak = 431.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7020/8859.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051761s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (120.7%)

PHY-1001 : Congestion index: top1 = 37.11, top5 = 31.77, top10 = 28.52, top15 = 26.36.
OPT-1001 : End congestion update;  0.204442s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (107.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.181464s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.7%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.386086s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.2%)

OPT-1001 : Current memory(MB): used = 428, reserve = 405, peak = 431.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.168148s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (83.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7020/8859.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046249s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.4%)

PHY-1001 : Congestion index: top1 = 37.11, top5 = 31.77, top10 = 28.52, top15 = 26.36.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173836s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (89.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 36.724138
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.660985s wall, 3.109375s user + 0.031250s system = 3.140625s CPU (85.8%)

RUN-1003 : finish command "place" in  23.543912s wall, 19.203125s user + 3.593750s system = 22.796875s CPU (96.8%)

RUN-1004 : used memory is 402 MB, reserved memory is 377 MB, peak memory is 431 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_place.db" in  1.192730s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (149.3%)

RUN-1004 : used memory is 408 MB, reserved memory is 385 MB, peak memory is 461 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3872 instances
RUN-1001 : 1884 mslices, 1884 lslices, 73 pads, 19 brams, 2 dsps
RUN-1001 : There are total 8859 nets
RUN-1001 : 6144 nets have 2 pins
RUN-1001 : 2077 nets have [3 - 5] pins
RUN-1001 : 432 nets have [6 - 10] pins
RUN-1001 : 129 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 32842, tnet num: 8857, tinst num: 3870, tnode num: 43820, tedge num: 56869.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1884 mslices, 1884 lslices, 73 pads, 19 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 302520, over cnt = 765(2%), over = 1287, worst = 7
PHY-1002 : len = 307936, over cnt = 427(1%), over = 657, worst = 6
PHY-1002 : len = 313440, over cnt = 131(0%), over = 192, worst = 6
PHY-1002 : len = 315752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.179427s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (84.8%)

PHY-1001 : Congestion index: top1 = 37.59, top5 = 31.59, top10 = 28.27, top15 = 25.99.
PHY-1001 : End global routing;  1.333405s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (85.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 450, reserve = 427, peak = 461.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : Current memory(MB): used = 705, reserve = 686, peak = 705.
PHY-1001 : End build detailed router design. 3.438704s wall, 3.250000s user + 0.031250s system = 3.281250s CPU (95.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 152560, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 3.158114s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (86.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 152544, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.484228s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (93.6%)

PHY-1001 : Current memory(MB): used = 738, reserve = 720, peak = 738.
PHY-1001 : End phase 1; 3.651650s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (86.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 1.0093e+06, over cnt = 149(0%), over = 149, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 741, reserve = 722, peak = 741.
PHY-1001 : End initial routed; 11.175790s wall, 9.437500s user + 0.062500s system = 9.500000s CPU (85.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7899(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.514725s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (95.9%)

PHY-1001 : Current memory(MB): used = 749, reserve = 731, peak = 749.
PHY-1001 : End phase 2; 12.690661s wall, 10.890625s user + 0.062500s system = 10.953125s CPU (86.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.0093e+06, over cnt = 149(0%), over = 149, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.039623s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.00839e+06, over cnt = 42(0%), over = 42, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.191219s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (73.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.00857e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.142713s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (54.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.00845e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.093691s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (66.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7899(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.515878s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (88.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 28 feed throughs used by 28 nets
PHY-1001 : End commit to database; 0.889458s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (89.6%)

PHY-1001 : Current memory(MB): used = 794, reserve = 777, peak = 794.
PHY-1001 : End phase 3; 3.095487s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (85.3%)

PHY-1003 : Routed, final wirelength = 1.00845e+06
PHY-1001 : Current memory(MB): used = 796, reserve = 778, peak = 796.
PHY-1001 : End export database. 0.030006s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.1%)

PHY-1001 : End detail routing;  23.203254s wall, 20.218750s user + 0.109375s system = 20.328125s CPU (87.6%)

RUN-1003 : finish command "route" in  25.693490s wall, 22.453125s user + 0.109375s system = 22.562500s CPU (87.8%)

RUN-1004 : used memory is 752 MB, reserved memory is 735 MB, peak memory is 796 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        14
  #input                    7
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     4865   out of  19600   24.82%
#reg                     5087   out of  19600   25.95%
#le                      7266
  #lut only              2179   out of   7266   29.99%
  #reg only              2401   out of   7266   33.04%
  #lut&reg               2686   out of   7266   36.97%
#dsp                        2   out of     29    6.90%
#bram                      14   out of     64   21.88%
  #bram9k                  14
  #fifo9k                   0
#bram32k                    5   out of     16   31.25%
#pad                       18   out of    188    9.57%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                    Fanout
#1        u_hdmi_top/debayer_h/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                2247
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                160
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                158
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                          83
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               mslice             u_sd_ctrl_top/u_sd_init/reg2_syn_49.q0    61
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                          55
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                41
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                23
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     ISP_mode[3]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[2]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[1]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[0]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      OREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      OREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      OREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      OREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      OREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      OREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      OREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      OREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      OREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      OREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      OREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      OREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      OREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      OREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      OREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      OREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |7266   |3695    |1170    |5091    |19      |2       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |516    |274     |100     |342     |1       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |154    |100     |40      |80      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |23     |23      |0       |17      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |130    |76      |40      |62      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |1      |1       |0       |1       |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |362    |174     |60      |262     |1       |0       |
|      rdfifo                        |SOFTFIFO                                   |128    |58      |18      |101     |0       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |17      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |35     |23      |0       |35      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |148    |58      |18      |120     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |0       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |19      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |17      |0       |37      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |5745   |2776    |857     |4145    |16      |2       |
|    awb                             |ISP_awb_top                                |543    |436     |52      |399     |0       |2       |
|      cal_awb                       |alg_awb                                    |338    |304     |34      |228     |0       |0       |
|        div_bgain                   |shift_div                                  |304    |283     |21      |218     |0       |0       |
|      stat                          |isp_stat_awb                               |178    |105     |18      |144     |0       |0       |
|      wb                            |isp_wb                                     |27     |27      |0       |27      |0       |2       |
|    debayer_l                       |isp_debayer_l                              |197    |108     |34      |126     |4       |0       |
|      linebuffer                    |shift_register                             |55     |36      |16      |19      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |9      |9       |0       |4       |2       |0       |
|    debayer_m                       |isp_debayer_m                              |2897   |990     |297     |2431    |8       |0       |
|      linebuffer                    |shift_register                             |8      |0       |0       |8       |8       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    dpc                             |isp_dpc                                    |1576   |839     |359     |871     |4       |0       |
|      linebuffer                    |shift_register                             |0      |0       |0       |0       |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    isp_interconnect                |ISP_interconnect                           |98     |98      |0       |68      |0       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |287    |219     |54      |206     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |287    |219     |54      |206     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |84     |62      |18      |59      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |79     |61      |18      |52      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |82     |64      |18      |53      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |16     |11      |0       |16      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |2      |2       |0       |2       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |11     |8       |0       |11      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |13     |11      |0       |13      |0       |0       |
|    u_video_driver                  |video_driver                               |147    |86      |61      |44      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |313    |216     |49      |226     |0       |0       |
|    u_sd_init                       |sd_init                                    |174    |125     |32      |115     |0       |0       |
|    u_sd_read                       |sd_read                                    |139    |91      |17      |111     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |326    |213     |93      |153     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |366    |216     |71      |221     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |366    |216     |71      |221     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |137    |73      |0       |122     |0       |0       |
|        reg_inst                    |register                                   |135    |71      |0       |120     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |229    |143     |71      |99      |0       |0       |
|        bus_inst                    |bus_top                                    |18     |11      |6       |9       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |14     |8       |6       |5       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |120    |87      |33      |57      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6129  
    #2          2       1264  
    #3          3       536   
    #4          4       277   
    #5        5-10      446   
    #6        11-50     165   
    #7       51-100      14   
    #8       101-500     2    
    #9        >500       1    
  Average     2.39            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_pr.db" in  1.417789s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (151.0%)

RUN-1004 : used memory is 753 MB, reserved memory is 735 MB, peak memory is 807 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 32842, tnet num: 8857, tinst num: 3870, tnode num: 43820, tedge num: 56869.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8857 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_h/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 6677a7c20706aa637c675bcadbe704ddf45e0f0fb5a778c0b5760adc70173f8b -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3870
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8859, pip num: 72124
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 28
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3068 valid insts, and 210609 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010010101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  6.201806s wall, 38.906250s user + 0.593750s system = 39.500000s CPU (636.9%)

RUN-1004 : used memory is 829 MB, reserved memory is 810 MB, peak memory is 948 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_191455.log"
