ARM GAS  /tmp/cc4HcMhZ.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_PeriodElapsedCallback
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_TIM_PeriodElapsedCallback:
  26              	.LVL0:
  27              	.LFB71:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** #include "spi.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "MyUDP.h"
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cc4HcMhZ.s 			page 2


  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
ARM GAS  /tmp/cc4HcMhZ.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_USART1_UART_Init();
  95:Core/Src/main.c ****   MX_SPI2_Init();
  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  97:Core/Src/main.c ****   
  98:Core/Src/main.c ****   w5500_main();
  99:Core/Src/main.c ****   // UDPinit();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE END 2 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Init scheduler */
 104:Core/Src/main.c ****   // osKernelInitialize();
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Call init function for freertos objects (in cmsis_os2.c) */
 107:Core/Src/main.c ****   // MX_FREERTOS_Init();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Start scheduler */
 110:Core/Src/main.c ****   // osKernelStart();
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Infinite loop */
 115:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 116:Core/Src/main.c ****   while (1)
 117:Core/Src/main.c ****   {
 118:Core/Src/main.c ****     /* USER CODE END WHILE */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 121:Core/Src/main.c ****     do_udp1();
 122:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 123:Core/Src/main.c ****     HAL_Delay(1000);
 124:Core/Src/main.c ****   }
 125:Core/Src/main.c ****   /* USER CODE END 3 */
 126:Core/Src/main.c **** }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** /**
 129:Core/Src/main.c ****   * @brief System Clock Configuration
 130:Core/Src/main.c ****   * @retval None
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c **** void SystemClock_Config(void)
 133:Core/Src/main.c **** {
 134:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 135:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 138:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 143:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
ARM GAS  /tmp/cc4HcMhZ.s 			page 4


 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 147:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 148:Core/Src/main.c ****   {
 149:Core/Src/main.c ****     Error_Handler();
 150:Core/Src/main.c ****   }
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 155:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 162:Core/Src/main.c ****   {
 163:Core/Src/main.c ****     Error_Handler();
 164:Core/Src/main.c ****   }
 165:Core/Src/main.c **** }
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** /* USER CODE END 4 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /**
 172:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 173:Core/Src/main.c ****   * @note   This function is called  when TIM2 interrupt took place, inside
 174:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 175:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 176:Core/Src/main.c ****   * @param  htim : TIM handle
 177:Core/Src/main.c ****   * @retval None
 178:Core/Src/main.c ****   */
 179:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 180:Core/Src/main.c **** {
  28              		.loc 1 180 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 180 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 181:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 184:Core/Src/main.c ****   if (htim->Instance == TIM2) {
  38              		.loc 1 184 3 is_stmt 1 view .LVU2
  39              		.loc 1 184 11 is_stmt 0 view .LVU3
  40 0002 0368     		ldr	r3, [r0]
  41              		.loc 1 184 6 view .LVU4
  42 0004 B3F1804F 		cmp	r3, #1073741824
  43 0008 00D0     		beq	.L4
  44              	.LVL1:
  45              	.L1:
ARM GAS  /tmp/cc4HcMhZ.s 			page 5


 185:Core/Src/main.c ****     HAL_IncTick();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 190:Core/Src/main.c **** }
  46              		.loc 1 190 1 view .LVU5
  47 000a 08BD     		pop	{r3, pc}
  48              	.LVL2:
  49              	.L4:
 185:Core/Src/main.c ****     HAL_IncTick();
  50              		.loc 1 185 5 is_stmt 1 view .LVU6
  51 000c FFF7FEFF 		bl	HAL_IncTick
  52              	.LVL3:
  53              		.loc 1 190 1 is_stmt 0 view .LVU7
  54 0010 FBE7     		b	.L1
  55              		.cfi_endproc
  56              	.LFE71:
  58              		.section	.text.Error_Handler,"ax",%progbits
  59              		.align	1
  60              		.global	Error_Handler
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	Error_Handler:
  66              	.LFB72:
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /**
 193:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 194:Core/Src/main.c ****   * @retval None
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c **** void Error_Handler(void)
 197:Core/Src/main.c **** {
  67              		.loc 1 197 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ Volatile: function does not return.
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
 198:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 199:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 200:Core/Src/main.c ****   __disable_irq();
  73              		.loc 1 200 3 view .LVU9
  74              	.LBB4:
  75              	.LBI4:
  76              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/cc4HcMhZ.s 			page 6


  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
ARM GAS  /tmp/cc4HcMhZ.s 			page 7


  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
ARM GAS  /tmp/cc4HcMhZ.s 			page 8


 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  77              		.loc 2 140 27 view .LVU10
  78              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  79              		.loc 2 142 3 view .LVU11
  80              		.syntax unified
  81              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  82 0000 72B6     		cpsid i
  83              	@ 0 "" 2
  84              		.thumb
  85              		.syntax unified
  86              	.L6:
  87              	.LBE5:
  88              	.LBE4:
 201:Core/Src/main.c ****   while (1)
  89              		.loc 1 201 3 view .LVU12
 202:Core/Src/main.c ****   {
 203:Core/Src/main.c ****   }
  90              		.loc 1 203 3 view .LVU13
 201:Core/Src/main.c ****   while (1)
  91              		.loc 1 201 9 view .LVU14
  92 0002 FEE7     		b	.L6
  93              		.cfi_endproc
  94              	.LFE72:
  96              		.section	.text.SystemClock_Config,"ax",%progbits
  97              		.align	1
  98              		.global	SystemClock_Config
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	SystemClock_Config:
 104              	.LFB70:
 133:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 105              		.loc 1 133 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 64
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109 0000 00B5     		push	{lr}
 110              	.LCFI1:
 111              		.cfi_def_cfa_offset 4
 112              		.cfi_offset 14, -4
 113 0002 91B0     		sub	sp, sp, #68
ARM GAS  /tmp/cc4HcMhZ.s 			page 9


 114              	.LCFI2:
 115              		.cfi_def_cfa_offset 72
 134:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 116              		.loc 1 134 3 view .LVU16
 134:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 117              		.loc 1 134 22 is_stmt 0 view .LVU17
 118 0004 2822     		movs	r2, #40
 119 0006 0021     		movs	r1, #0
 120 0008 06A8     		add	r0, sp, #24
 121 000a FFF7FEFF 		bl	memset
 122              	.LVL4:
 135:Core/Src/main.c **** 
 123              		.loc 1 135 3 is_stmt 1 view .LVU18
 135:Core/Src/main.c **** 
 124              		.loc 1 135 22 is_stmt 0 view .LVU19
 125 000e 0023     		movs	r3, #0
 126 0010 0193     		str	r3, [sp, #4]
 127 0012 0293     		str	r3, [sp, #8]
 128 0014 0393     		str	r3, [sp, #12]
 129 0016 0493     		str	r3, [sp, #16]
 130 0018 0593     		str	r3, [sp, #20]
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 131              		.loc 1 140 3 is_stmt 1 view .LVU20
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 132              		.loc 1 140 36 is_stmt 0 view .LVU21
 133 001a 0122     		movs	r2, #1
 134 001c 0692     		str	r2, [sp, #24]
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 135              		.loc 1 141 3 is_stmt 1 view .LVU22
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 136              		.loc 1 141 30 is_stmt 0 view .LVU23
 137 001e 4FF48033 		mov	r3, #65536
 138 0022 0793     		str	r3, [sp, #28]
 142:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 139              		.loc 1 142 3 is_stmt 1 view .LVU24
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 140              		.loc 1 143 3 view .LVU25
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 141              		.loc 1 143 30 is_stmt 0 view .LVU26
 142 0024 0A92     		str	r2, [sp, #40]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 143              		.loc 1 144 3 is_stmt 1 view .LVU27
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 144              		.loc 1 144 34 is_stmt 0 view .LVU28
 145 0026 0222     		movs	r2, #2
 146 0028 0D92     		str	r2, [sp, #52]
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 147              		.loc 1 145 3 is_stmt 1 view .LVU29
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 148              		.loc 1 145 35 is_stmt 0 view .LVU30
 149 002a 0E93     		str	r3, [sp, #56]
 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 150              		.loc 1 146 3 is_stmt 1 view .LVU31
 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 151              		.loc 1 146 32 is_stmt 0 view .LVU32
 152 002c 4FF4E013 		mov	r3, #1835008
 153 0030 0F93     		str	r3, [sp, #60]
ARM GAS  /tmp/cc4HcMhZ.s 			page 10


 147:Core/Src/main.c ****   {
 154              		.loc 1 147 3 is_stmt 1 view .LVU33
 147:Core/Src/main.c ****   {
 155              		.loc 1 147 7 is_stmt 0 view .LVU34
 156 0032 06A8     		add	r0, sp, #24
 157 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 158              	.LVL5:
 147:Core/Src/main.c ****   {
 159              		.loc 1 147 6 discriminator 1 view .LVU35
 160 0038 78B9     		cbnz	r0, .L11
 154:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 161              		.loc 1 154 3 is_stmt 1 view .LVU36
 154:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 162              		.loc 1 154 31 is_stmt 0 view .LVU37
 163 003a 0F23     		movs	r3, #15
 164 003c 0193     		str	r3, [sp, #4]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 165              		.loc 1 156 3 is_stmt 1 view .LVU38
 156:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 166              		.loc 1 156 34 is_stmt 0 view .LVU39
 167 003e 0221     		movs	r1, #2
 168 0040 0291     		str	r1, [sp, #8]
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 169              		.loc 1 157 3 is_stmt 1 view .LVU40
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 170              		.loc 1 157 35 is_stmt 0 view .LVU41
 171 0042 8023     		movs	r3, #128
 172 0044 0393     		str	r3, [sp, #12]
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 173              		.loc 1 158 3 is_stmt 1 view .LVU42
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 174              		.loc 1 158 36 is_stmt 0 view .LVU43
 175 0046 0023     		movs	r3, #0
 176 0048 0493     		str	r3, [sp, #16]
 159:Core/Src/main.c **** 
 177              		.loc 1 159 3 is_stmt 1 view .LVU44
 159:Core/Src/main.c **** 
 178              		.loc 1 159 36 is_stmt 0 view .LVU45
 179 004a 0593     		str	r3, [sp, #20]
 161:Core/Src/main.c ****   {
 180              		.loc 1 161 3 is_stmt 1 view .LVU46
 161:Core/Src/main.c ****   {
 181              		.loc 1 161 7 is_stmt 0 view .LVU47
 182 004c 01A8     		add	r0, sp, #4
 183 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 184              	.LVL6:
 161:Core/Src/main.c ****   {
 185              		.loc 1 161 6 discriminator 1 view .LVU48
 186 0052 20B9     		cbnz	r0, .L12
 165:Core/Src/main.c **** 
 187              		.loc 1 165 1 view .LVU49
 188 0054 11B0     		add	sp, sp, #68
 189              	.LCFI3:
 190              		.cfi_remember_state
 191              		.cfi_def_cfa_offset 4
 192              		@ sp needed
 193 0056 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/cc4HcMhZ.s 			page 11


 194              	.L11:
 195              	.LCFI4:
 196              		.cfi_restore_state
 149:Core/Src/main.c ****   }
 197              		.loc 1 149 5 is_stmt 1 view .LVU50
 198 005a FFF7FEFF 		bl	Error_Handler
 199              	.LVL7:
 200              	.L12:
 163:Core/Src/main.c ****   }
 201              		.loc 1 163 5 view .LVU51
 202 005e FFF7FEFF 		bl	Error_Handler
 203              	.LVL8:
 204              		.cfi_endproc
 205              	.LFE70:
 207              		.section	.text.main,"ax",%progbits
 208              		.align	1
 209              		.global	main
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 214              	main:
 215              	.LFB69:
  70:Core/Src/main.c **** 
 216              		.loc 1 70 1 view -0
 217              		.cfi_startproc
 218              		@ Volatile: function does not return.
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221 0000 08B5     		push	{r3, lr}
 222              	.LCFI5:
 223              		.cfi_def_cfa_offset 8
 224              		.cfi_offset 3, -8
 225              		.cfi_offset 14, -4
  79:Core/Src/main.c **** 
 226              		.loc 1 79 3 view .LVU53
 227 0002 FFF7FEFF 		bl	HAL_Init
 228              	.LVL9:
  86:Core/Src/main.c **** 
 229              		.loc 1 86 3 view .LVU54
 230 0006 FFF7FEFF 		bl	SystemClock_Config
 231              	.LVL10:
  93:Core/Src/main.c ****   MX_USART1_UART_Init();
 232              		.loc 1 93 3 view .LVU55
 233 000a FFF7FEFF 		bl	MX_GPIO_Init
 234              	.LVL11:
  94:Core/Src/main.c ****   MX_SPI2_Init();
 235              		.loc 1 94 3 view .LVU56
 236 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 237              	.LVL12:
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 238              		.loc 1 95 3 view .LVU57
 239 0012 FFF7FEFF 		bl	MX_SPI2_Init
 240              	.LVL13:
  98:Core/Src/main.c ****   // UDPinit();
 241              		.loc 1 98 3 view .LVU58
 242 0016 FFF7FEFF 		bl	w5500_main
 243              	.LVL14:
ARM GAS  /tmp/cc4HcMhZ.s 			page 12


 244              	.L14:
 116:Core/Src/main.c ****   {
 245              		.loc 1 116 3 view .LVU59
 121:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 246              		.loc 1 121 5 view .LVU60
 247 001a FFF7FEFF 		bl	do_udp1
 248              	.LVL15:
 122:Core/Src/main.c ****     HAL_Delay(1000);
 249              		.loc 1 122 5 view .LVU61
 250 001e 0121     		movs	r1, #1
 251 0020 0348     		ldr	r0, .L16
 252 0022 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 253              	.LVL16:
 123:Core/Src/main.c ****   }
 254              		.loc 1 123 5 discriminator 1 view .LVU62
 255 0026 4FF47A70 		mov	r0, #1000
 256 002a FFF7FEFF 		bl	HAL_Delay
 257              	.LVL17:
 116:Core/Src/main.c ****   {
 258              		.loc 1 116 9 view .LVU63
 259 002e F4E7     		b	.L14
 260              	.L17:
 261              		.align	2
 262              	.L16:
 263 0030 000C0140 		.word	1073810432
 264              		.cfi_endproc
 265              	.LFE69:
 267              		.text
 268              	.Letext0:
 269              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 270              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 271              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 272              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 273              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 274              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 275              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 276              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 277              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 278              		.file 12 "BSP/MyUDP.h"
 279              		.file 13 "Core/Inc/spi.h"
 280              		.file 14 "Core/Inc/usart.h"
 281              		.file 15 "Core/Inc/gpio.h"
 282              		.file 16 "<built-in>"
ARM GAS  /tmp/cc4HcMhZ.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc4HcMhZ.s:19     .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
     /tmp/cc4HcMhZ.s:25     .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cc4HcMhZ.s:59     .text.Error_Handler:00000000 $t
     /tmp/cc4HcMhZ.s:65     .text.Error_Handler:00000000 Error_Handler
     /tmp/cc4HcMhZ.s:97     .text.SystemClock_Config:00000000 $t
     /tmp/cc4HcMhZ.s:103    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc4HcMhZ.s:208    .text.main:00000000 $t
     /tmp/cc4HcMhZ.s:214    .text.main:00000000 main
     /tmp/cc4HcMhZ.s:263    .text.main:00000030 $d

UNDEFINED SYMBOLS
HAL_IncTick
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_SPI2_Init
w5500_main
do_udp1
HAL_GPIO_TogglePin
HAL_Delay
