# compile verilog/system verilog design source files
verilog util_vector_logic_v2_0_1  \
"../../../../exp1.srcs/sources_1/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ipshared/ee05/sim/binadd4b.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/sim/BCDAWOC.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_1_0/sim/BCDAWOC_util_vector_logic_1_0.v" \
"../../../../exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_2_0/sim/BCDAWOC_util_vector_logic_2_0.v" \
"../../../../exp1.srcs/sim_1/new/BCDAWOC_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
