--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Frame.twx Frame.ncd -o Frame.twr Frame.pcf -ucf ok.ucf

Design file:              Frame.ncd
Physical constraint file: Frame.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18850 paths analyzed, 1261 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.496ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X53Y50.C5), 269 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.391ns (Levels of Logic = 7)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO14  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y48.A5      net (fanout=2)        0.569   XLXN_122<14>
    SLICE_X49Y48.A       Tilo                  0.043   N92
                                                       U5/Mux1_DispData/Mmux_o61_SW0
    SLICE_X49Y49.D6      net (fanout=1)        0.294   N76
    SLICE_X49Y49.D       Tilo                  0.043   Disp_num<14>
                                                       U5/Mux1_DispData/Mmux_o63
    SLICE_X51Y50.C3      net (fanout=15)       0.415   Disp_num<14>
    SLICE_X51Y50.C       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X53Y50.B5      net (fanout=2)        0.434   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X53Y50.B       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X53Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X53Y50.A       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X53Y50.D5      net (fanout=1)        0.230   U6/XLXN_390<36>
    SLICE_X53Y50.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X53Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X53Y50.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.391ns (2.067ns logic, 2.324ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 7)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO12  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y47.B5      net (fanout=2)        0.377   XLXN_122<12>
    SLICE_X48Y47.B       Tilo                  0.043   N25
                                                       U5/Mux1_DispData/Mmux_o41_SW0
    SLICE_X50Y49.B5      net (fanout=1)        0.340   N25
    SLICE_X50Y49.B       Tilo                  0.043   Disp_num<12>
                                                       U5/Mux1_DispData/Mmux_o43
    SLICE_X51Y50.C6      net (fanout=15)       0.414   Disp_num<12>
    SLICE_X51Y50.C       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X53Y50.B5      net (fanout=2)        0.434   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X53Y50.B       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X53Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X53Y50.A       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X53Y50.D5      net (fanout=1)        0.230   U6/XLXN_390<36>
    SLICE_X53Y50.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X53Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X53Y50.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (2.067ns logic, 2.177ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.242ns (Levels of Logic = 7)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO12  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y48.C6      net (fanout=2)        0.511   XLXN_122<12>
    SLICE_X49Y48.C       Tilo                  0.043   N92
                                                       U5/Mux1_DispData/Mmux_o41_SW1
    SLICE_X50Y49.B6      net (fanout=1)        0.204   N26
    SLICE_X50Y49.B       Tilo                  0.043   Disp_num<12>
                                                       U5/Mux1_DispData/Mmux_o43
    SLICE_X51Y50.C6      net (fanout=15)       0.414   Disp_num<12>
    SLICE_X51Y50.C       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X53Y50.B5      net (fanout=2)        0.434   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X53Y50.B       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X53Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X53Y50.A       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X53Y50.D5      net (fanout=1)        0.230   U6/XLXN_390<36>
    SLICE_X53Y50.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X53Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X53Y50.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.242ns (2.067ns logic, 2.175ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X43Y52.A4), 272 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 7)
  Clock Path Skew:      -0.315ns (0.998 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y49.C6      net (fanout=2)        0.444   XLXN_122<31>
    SLICE_X45Y49.C       Tilo                  0.043   N82
                                                       U5/Mux1_DispData/Mmux_o251_SW1
    SLICE_X45Y50.A4      net (fanout=1)        0.430   N83
    SLICE_X45Y50.A       Tilo                  0.043   Disp_num<30>
                                                       U5/Mux1_DispData/Mmux_o253
    SLICE_X45Y51.D5      net (fanout=15)       0.337   Disp_num<31>
    SLICE_X45Y51.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X42Y51.D5      net (fanout=2)        0.449   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X42Y51.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X42Y51.C5      net (fanout=1)        0.164   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X42Y51.C       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X43Y52.B6      net (fanout=1)        0.184   U6/XLXN_390<4>
    SLICE_X43Y52.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux10811
    SLICE_X43Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X43Y52.CLK     Tas                   0.009   U6/M2/buffer<48>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (2.067ns logic, 2.240ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 7)
  Clock Path Skew:      -0.315ns (0.998 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y51.B6      net (fanout=2)        0.552   XLXN_122<29>
    SLICE_X47Y51.B       Tilo                  0.043   U6/XLXN_390<41>
                                                       U5/Mux1_DispData/Mmux_o221_SW1
    SLICE_X45Y51.A5      net (fanout=1)        0.225   N35
    SLICE_X45Y51.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U5/Mux1_DispData/Mmux_o223
    SLICE_X45Y51.D4      net (fanout=14)       0.351   Disp_num<29>
    SLICE_X45Y51.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X42Y51.D5      net (fanout=2)        0.449   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X42Y51.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X42Y51.C5      net (fanout=1)        0.164   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X42Y51.C       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X43Y52.B6      net (fanout=1)        0.184   U6/XLXN_390<4>
    SLICE_X43Y52.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux10811
    SLICE_X43Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X43Y52.CLK     Tas                   0.009   U6/M2/buffer<48>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (2.067ns logic, 2.157ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 7)
  Clock Path Skew:      -0.315ns (0.998 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y48.A6      net (fanout=2)        0.457   XLXN_122<30>
    SLICE_X47Y48.A       Tilo                  0.043   N95
                                                       U5/Mux1_DispData/Mmux_o241_SW0
    SLICE_X45Y50.D6      net (fanout=1)        0.281   N70
    SLICE_X45Y50.D       Tilo                  0.043   Disp_num<30>
                                                       U5/Mux1_DispData/Mmux_o243
    SLICE_X45Y51.D3      net (fanout=15)       0.381   Disp_num<30>
    SLICE_X45Y51.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X42Y51.D5      net (fanout=2)        0.449   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X42Y51.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X42Y51.C5      net (fanout=1)        0.164   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X42Y51.C       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X43Y52.B6      net (fanout=1)        0.184   U6/XLXN_390<4>
    SLICE_X43Y52.B       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/M2/mux10811
    SLICE_X43Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X43Y52.CLK     Tas                   0.009   U6/M2/buffer<48>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (2.067ns logic, 2.148ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_44 (SLICE_X45Y52.C5), 272 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.227ns (Levels of Logic = 7)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y49.C6      net (fanout=2)        0.372   XLXN_122<9>
    SLICE_X47Y49.C       Tilo                  0.043   N52
                                                       U5/Mux1_DispData/Mmux_o321_SW1
    SLICE_X46Y50.C6      net (fanout=1)        0.471   N53
    SLICE_X46Y50.C       Tilo                  0.043   U6/XLXN_390<45>
                                                       U5/Mux1_DispData/Mmux_o323
    SLICE_X46Y49.C4      net (fanout=14)       0.463   Disp_num<9>
    SLICE_X46Y49.C       Tilo                  0.043   N34
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X47Y50.D6      net (fanout=2)        0.281   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X47Y50.D       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X47Y50.C5      net (fanout=1)        0.150   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X47Y50.C       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X45Y52.D6      net (fanout=1)        0.273   U6/XLXN_390<44>
    SLICE_X45Y52.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X45Y52.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X45Y52.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.227ns (2.067ns logic, 2.160ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 7)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y49.D6      net (fanout=2)        0.375   XLXN_122<9>
    SLICE_X47Y49.D       Tilo                  0.043   N52
                                                       U5/Mux1_DispData/Mmux_o321_SW0
    SLICE_X46Y50.C5      net (fanout=1)        0.441   N52
    SLICE_X46Y50.C       Tilo                  0.043   U6/XLXN_390<45>
                                                       U5/Mux1_DispData/Mmux_o323
    SLICE_X46Y49.C4      net (fanout=14)       0.463   Disp_num<9>
    SLICE_X46Y49.C       Tilo                  0.043   N34
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X47Y50.D6      net (fanout=2)        0.281   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X47Y50.D       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X47Y50.C5      net (fanout=1)        0.150   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X47Y50.C       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X45Y52.D6      net (fanout=1)        0.273   U6/XLXN_390<44>
    SLICE_X45Y52.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X45Y52.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X45Y52.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (2.067ns logic, 2.133ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.165ns (Levels of Logic = 7)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO11  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y49.B6      net (fanout=2)        0.377   XLXN_122<11>
    SLICE_X46Y49.B       Tilo                  0.043   N34
                                                       U5/Mux1_DispData/Mmux_o31_SW1
    SLICE_X47Y50.B4      net (fanout=1)        0.454   N98
    SLICE_X47Y50.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U5/Mux1_DispData/Mmux_o34
    SLICE_X46Y49.C3      net (fanout=15)       0.413   Disp_num<11>
    SLICE_X46Y49.C       Tilo                  0.043   N34
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X47Y50.D6      net (fanout=2)        0.281   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X47Y50.D       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X47Y50.C5      net (fanout=1)        0.150   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X47Y50.C       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X45Y52.D6      net (fanout=1)        0.273   U6/XLXN_390<44>
    SLICE_X45Y52.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X45Y52.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X45Y52.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.165ns (2.067ns logic, 2.098ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U7/P2S_led/EN (SLICE_X18Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/P2S_led/start_0 (FF)
  Destination:          U7/P2S_led/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/P2S_led/start_0 to U7/P2S_led/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y52.AQ      Tcko                  0.100   U7/P2S_led/start<1>
                                                       U7/P2S_led/start_0
    SLICE_X18Y52.B5      net (fanout=4)        0.090   U7/P2S_led/start<0>
    SLICE_X18Y52.CLK     Tah         (-Th)     0.064   U7/P2S_led/state_FSM_FFd2
                                                       U7/P2S_led/EN_rstpot
                                                       U7/P2S_led/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.036ns logic, 0.090ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point U7/P2S_led/state_FSM_FFd2 (SLICE_X18Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/P2S_led/start_0 (FF)
  Destination:          U7/P2S_led/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/P2S_led/start_0 to U7/P2S_led/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y52.AQ      Tcko                  0.100   U7/P2S_led/start<1>
                                                       U7/P2S_led/start_0
    SLICE_X18Y52.B5      net (fanout=4)        0.090   U7/P2S_led/start<0>
    SLICE_X18Y52.CLK     Tah         (-Th)     0.059   U7/P2S_led/state_FSM_FFd2
                                                       U7/P2S_led/state_FSM_FFd2-In1
                                                       U7/P2S_led/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point M4/Ai_11 (SLICE_X37Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_9 (FF)
  Destination:          M4/Ai_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_9 to M4/Ai_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y36.BQ      Tcko                  0.100   Ai<10>
                                                       M4/Ai_9
    SLICE_X37Y36.D6      net (fanout=7)        0.079   Ai<9>
    SLICE_X37Y36.CLK     Tah         (-Th)     0.033   Ai<11>
                                                       M4/Mmux_Ai[31]_Ai[31]_mux_48_OUT3
                                                       M4/Ai_11
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.067ns logic, 0.079ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.891|    4.748|    3.150|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18850 paths, 0 nets, and 3381 connections

Design statistics:
   Minimum period:   9.496ns{1}   (Maximum frequency: 105.307MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 14 14:26:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 778 MB



