/// Auto-generated register definitions for RSA
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::espressif::esp32::esp32::rsa {

// ============================================================================
// RSA - RSA (Rivest Shamir Adleman) Accelerator
// Base Address: 0x3FF02000
// ============================================================================

/// RSA Register Structure
struct RSA_Registers {

    /// Represents M
    /// Offset: 0x0000
    /// Access: read-write
    volatile uint8_t M_MEM[%s];
    uint8_t RESERVED_0001[511]; ///< Reserved

    /// Represents Z
    /// Offset: 0x0200
    /// Access: read-write
    volatile uint8_t Z_MEM[%s];
    uint8_t RESERVED_0201[511]; ///< Reserved

    /// Represents Y
    /// Offset: 0x0400
    /// Access: read-write
    volatile uint8_t Y_MEM[%s];
    uint8_t RESERVED_0401[511]; ///< Reserved

    /// Represents X
    /// Offset: 0x0600
    /// Access: read-write
    volatile uint8_t X_MEM[%s];
    uint8_t RESERVED_0601[511]; ///< Reserved

    /// M_PRIME
    /// Offset: 0x0800
    volatile uint32_t M_PRIME;

    /// MODEXP_MODE
    /// Offset: 0x0804
    volatile uint32_t MODEXP_MODE;

    /// MODEXP_START
    /// Offset: 0x0808
    volatile uint32_t MODEXP_START;

    /// MULT_MODE
    /// Offset: 0x080C
    volatile uint32_t MULT_MODE;

    /// MULT_START
    /// Offset: 0x0810
    volatile uint32_t MULT_START;

    /// INTERRUPT
    /// Offset: 0x0814
    volatile uint32_t INTERRUPT;

    /// CLEAN
    /// Offset: 0x0818
    volatile uint32_t CLEAN;
};

static_assert(sizeof(RSA_Registers) >= 2076, "RSA_Registers size mismatch");

/// RSA peripheral instance
constexpr RSA_Registers* RSA = 
    reinterpret_cast<RSA_Registers*>(0x3FF02000);

}  // namespace alloy::hal::espressif::esp32::esp32::rsa
