<profile>

<section name = "Vitis HLS Report for 'Filter2DKernel'" level="0">
<item name = "Date">Thu Sep  7 16:46:16 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">conv_filter_prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 3.239 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">144, 2083213, 0.480 us, 6.943 ms, 136, 2083212, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Filter2D_U0">Filter2D, 135, 2073751, 0.450 us, 6.912 ms, 135, 2073751, none</column>
<column name="Window2D_U0">Window2D, 6, 2083211, 19.998 ns, 6.943 ms, 6, 2083211, none</column>
<column name="ReadFromMem_U0">ReadFromMem, 131, 131, 0.437 us, 0.437 us, 131, 131, none</column>
<column name="Filter2DKernel_entry4_U0">Filter2DKernel_entry4, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="Filter2DKernel_entry3_U0">Filter2DKernel_entry3, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">216, -, 1038, 644, -</column>
<column name="Instance">42, 365, 69370, 104811, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">14, 14, 12, 38, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Filter2D_U0">Filter2D, 0, 364, 61195, 103787, 0</column>
<column name="Filter2DKernel_entry3_U0">Filter2DKernel_entry3, 0, 0, 3, 47, 0</column>
<column name="Filter2DKernel_entry4_U0">Filter2DKernel_entry4, 0, 0, 3, 92, 0</column>
<column name="ReadFromMem_U0">ReadFromMem, 0, 0, 50, 121, 0</column>
<column name="Window2D_U0">Window2D, 40, 1, 7877, 462, 0</column>
<column name="config_s_axi_U">config_s_axi, 2, 0, 242, 302, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="bias_c1_U">0, 99, 0, -, 2, 16, 32</column>
<column name="bias_c_U">0, 99, 0, -, 3, 16, 48</column>
<column name="coeff_stream_U">0, 99, 0, -, 2, 32, 64</column>
<column name="height_c10_U">0, 99, 0, -, 3, 16, 48</column>
<column name="height_c3_U">0, 99, 0, -, 2, 16, 32</column>
<column name="height_c_U">0, 99, 0, -, 2, 16, 32</column>
<column name="width_c2_U">0, 99, 0, -, 2, 16, 32</column>
<column name="width_c9_U">0, 99, 0, -, 3, 16, 48</column>
<column name="width_c_U">0, 99, 0, -, 2, 16, 32</column>
<column name="window_stream_U">216, 147, 0, -, 3, 3872, 11616</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Filter2DKernel_entry3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ReadFromMem_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Filter2DKernel_entry3_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ReadFromMem_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Filter2DKernel_entry3_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_ReadFromMem_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Filter2DKernel_entry3_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_ReadFromMem_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_config_AWVALID">in, 1, s_axi, config, array</column>
<column name="s_axi_config_AWREADY">out, 1, s_axi, config, array</column>
<column name="s_axi_config_AWADDR">in, 10, s_axi, config, array</column>
<column name="s_axi_config_WVALID">in, 1, s_axi, config, array</column>
<column name="s_axi_config_WREADY">out, 1, s_axi, config, array</column>
<column name="s_axi_config_WDATA">in, 32, s_axi, config, array</column>
<column name="s_axi_config_WSTRB">in, 4, s_axi, config, array</column>
<column name="s_axi_config_ARVALID">in, 1, s_axi, config, array</column>
<column name="s_axi_config_ARREADY">out, 1, s_axi, config, array</column>
<column name="s_axi_config_ARADDR">in, 10, s_axi, config, array</column>
<column name="s_axi_config_RVALID">out, 1, s_axi, config, array</column>
<column name="s_axi_config_RREADY">in, 1, s_axi, config, array</column>
<column name="s_axi_config_RDATA">out, 32, s_axi, config, array</column>
<column name="s_axi_config_RRESP">out, 2, s_axi, config, array</column>
<column name="s_axi_config_BVALID">out, 1, s_axi, config, array</column>
<column name="s_axi_config_BREADY">in, 1, s_axi, config, array</column>
<column name="s_axi_config_BRESP">out, 2, s_axi, config, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Filter2DKernel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Filter2DKernel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Filter2DKernel, return value</column>
<column name="input_stream_V_TDATA">in, 32, axis, input_stream_V, pointer</column>
<column name="input_stream_V_TVALID">in, 1, axis, input_stream_V, pointer</column>
<column name="input_stream_V_TREADY">out, 1, axis, input_stream_V, pointer</column>
<column name="output_stream_TDATA">out, 32, axis, output_stream_V_data_V, pointer</column>
<column name="output_stream_TKEEP">out, 4, axis, output_stream_V_keep_V, pointer</column>
<column name="output_stream_TSTRB">out, 4, axis, output_stream_V_strb_V, pointer</column>
<column name="output_stream_TLAST">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TVALID">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TREADY">in, 1, axis, output_stream_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
