V 51
K 271629802300 D690K
Y 0
D 0 0 1700 1100
Z 1
i 174
I 111 COVER 1 0 0 0 1 '
T 695 40 10 0 3 K-Status
Q 12 0 0
T 515 40 10 0 3 WordCount
Q 12 0 0
T 450 40 10 0 3 EOE
Q 12 0 0
T 405 25 20 0 3 TR: 0x/A/?/WW.WWWW/RRRR/UUMK
Q 13 0 0
T 155 40 10 0 3 Ostat
Q 12 0 0
T 285 40 10 0 3 DMBcnt
Q 12 0 0
T 590 40 10 0 3 CRCword
Q 12 0 0
T 645 40 10 0 3 EOEstat
Q 12 0 0
T 90 90 10 0 3 BOE1
Q 12 0 0
T 225 90 10 0 3 BXN
Q 12 0 0
T 260 90 10 0 3 ID
Q 12 0 0
T 305 90 10 0 3 K-Status
Q 12 0 0
T 280 90 10 0 3 FOV
Q 12 0 0
T 120 90 10 0 3 type
Q 12 0 0
T 150 90 10 0 3 L1A _Number
Q 12 0 0
T 55 75 20 0 3 H1: 0x/5T/NN.NNNN/XXX/I.II/VK
Q 13 0 0
T 180 40 10 0 3 DMB-DAV(15)
Q 12 0 0
T 245 40 10 0 3 BOEstat
Q 12 0 0
T 55 25 20 0 3 H3: 0x/LLLL/oooo/ZZZZ/GGMY
Q 13 0 0
T 95 40 10 0 3 LiveDMB(15)
Q 12 0 0
T 55 50 20 0 3 H2: 0x/8000/0001/8000/HHHH
Q 13 0 0
T 115 65 10 0 3 49-bit ~unique constant
Q 12 0 0
T 235 65 10 0 3 DMBfull(15)
Q 12 0 0
T 405 75 20 0 3 T-2: 0x/8000/FFFF/8000/8000
Q 13 0 0
T 465 90 10 0 3 64-bit unique constant
Q 12 0 0
T 405 50 20 0 3 T-1: 0x/SSSS.SSSS/QQQQ/PPPP
Q 13 0 0
T 545 65 10 0 3 DMBerr
Q 12 0 0
T 605 65 10 0 3 DMBwarn(15)
Q 12 0 0
T 470 65 10 0 3 DDU EOE Status
Q 12 0 0
T 35 100 20 0 3 DDU Format Since DDUctrl v15:
Q 12 0 0
T 1380 120 20 0 9 DDU WordCount (64-bit words) for "No Data" event: 0x006.
Q 13 0 0
T 1380 105 20 0 9 DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 168
+ 0 Bytes
Q 13 0 0
T 1380 90 20 0 9 DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 328
+ 0 Bytes
Q 13 0 0
T 1380 75 20 0 9 DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes
+ 
Q 13 0 0
T 1380 60 20 0 9 DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes
+ 
Q 13 0 0
T 1380 40 20 0 9 DDU_WordCount = (6 + 25*Nts*nCFEB + 4*nDMB) < 30070; 240560 Byt
+ es
Q 13 0 0
T 1065 1020 35 0 3 (file 0dductrl)
Q 11 3 0
T 610 410 30 0 2 FPGAid:  2124A093h
Q 12 3 0
T 610 440 30 0 2 PromID:  05026093h
Q 12 3 0
T 145 515 24 0 2 DDU5ctrl\DDU5ctrl\ddu5ctrl
Q 11 3 0
T 1495 25 20 0 9 ^^Ignores TMB Data^^    GBE_ByteCount = 8*DDU_WordCount      _8
+  TS assumed_
Q 13 0 0
T 890 570 30 0 3 1: Mode Bit 0
Q 12 0 0
T 890 540 30 0 3 2: Mode Bit 1
Q 12 0 0
T 890 510 30 0 3 3: Mode Bit 2
Q 12 0 0
T 890 480 30 0 3 4: Mode Bit 3
Q 12 0 0
T 890 450 30 0 3 5: Mode Bit 4;  High for GBE debug, Low otherwise
Q 12 0 0
T 890 360 30 0 3 8: FPGA version on LEDs
Q 12 0 0
T 35 625 40 0 3 Set All I/O to 3.3V
Q 14 0 0
T 50 380 30 0 2 PROGRAM takes < 55 ms (31ms this FPGA)
Q 12 3 0
T 890 390 30 0 3 7: Set L1A Fake mode, Kill TTC L1A/BXR/ECR if SW8 is off
Q 12 0 0
T 805 1015 50 0 6 DDU5CTRL
Q 11 3 0
T 890 420 30 0 3 6: GbE test, send counter on GBE link
Q 12 0 0
T 1085 525 30 0 3 LED0 on top, pins on away-side from LEDs
Q 12 0 0
T 1085 495 30 0 3 RST_1=Asynchronus Reset for FPGA1 and ALL FIFOs
Q 12 0 0
T 185 495 24 0 2 C051DD99
Q 11 3 0
T 185 475 24 0 2 C151DD99
Q 11 3 0
T 820 970 35 0 6 CMS CSC DDU5, Central Control FPGA
Q 11 3 0
T 1665 940 30 0 9 v45: tune TrigTrailProb, CfebCntErr logic, add CSC RepeatErr l
+ ogic to LsumErr reg & take it to JTAG F35
Q 12 0 0
T 1665 915 30 0 9 r2: remove DMBwarn from FMMwarn logic.  r3: add vote3 for DDUC
+ RC  r4: remove CRC voting, delay S-Link clock by 3.2ns
Q 12 0 0
T 1665 865 30 0 9 stage2 before DDUCRC   v48: GbE skips Empty Events for Global 
+ runs
Q 12 0 0
T 1665 840 30 0 9 v49: add SYSTEM_RDY diagnostics on LA0 mode 11; r2: add ChBond
+  code for DCC
Q 12 0 0
T 1665 815 30 0 9 r7: ChBond fix; v50: hold back Resync until Empty for TFDDU
Q 12 0 0
T 1665 765 30 0 9 r3: add special Idle sequence for DCC; r4: change special Idle
+ 
Q 12 0 0
T 1665 715 30 0 9 r2: replace all EvtCntRst functions with RST; r3: edit RstStop
+  logic, remove ~DoDat; fix DDU_IS_EMPTY startup logic
Q 12 0 0
T 1665 690 30 0 9 r4: tune DDU_IS_EMPTY wait for EOE logic
Q 12 0 0
T 1665 740 30 0 9 v52: prevent backpressure response during DoFW phase, may allo
+ w 7 words to DCC
Q 12 0 0
T 1670 665 30 0 9 v53: change LinkRdy->DCCwait logic, store both for EOE status 
+ register
Q 12 0 0
T 1665 790 30 0 9 v51: new ChBond method;  r2: ChBnd runs free sync RST
Q 12 0 0
U 35 570 40 0 3 1 PART=XC2VP7-6-FF672
U 35 530 40 0 3 1 PROM=2*XC18V04-VQ44 (PARALLEL)
U 1650 1035 40 0 9 3 @DATETIME=3-25-2012_17:59
I 135 DDUCNTRL 1 711 452 0 1 '
T 1655 980 35 0 9 CF054A02    Version 54
Q 13 3 0
T 1665 890 30 0 9 v46: tests ck156, SLink clk from DCM --> SLink.  r2: shift OWC
+ LK by +3.2ns  v47: move ROD pipe reg. into
Q 12 0 0
T 1665 640 30 0 9 v54: add DCC Preamble (default) plus ForceIdle logic states
Q 12 0 0
T 1665 615 30 0 9 r2: fix WantRen logic, tune DoIdle & OSTAT fields
Q 12 0 0
E
