git clone --depth 1 --no-tags https://github.com/rivercut404/ARM_microarchitectures_design101.git f:/verilog_sva_gh_scraper/data/full_repos/645634882
git clone --depth 1 --no-tags https://github.com/JeyKeyWrma/Y86-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/648715305
git clone --depth 1 --no-tags https://github.com/nittvlsi/-verilog-12-20-files.git f:/verilog_sva_gh_scraper/data/full_repos/648976142
git clone --depth 1 --no-tags https://github.com/sumeetkvd/PINE.git f:/verilog_sva_gh_scraper/data/full_repos/649022013
git clone --depth 1 --no-tags https://github.com/TristanV1/TristanV1-FPGA-RISCV32I-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/649296059
git clone --depth 1 --no-tags https://github.com/muratbayindir/ee446_project.git f:/verilog_sva_gh_scraper/data/full_repos/649297856
git clone --depth 1 --no-tags https://github.com/ScribblerCoder/ComputerArch2_proj.git f:/verilog_sva_gh_scraper/data/full_repos/646278821
git clone --depth 1 --no-tags https://github.com/tallenintegsys/parameterizedGlitchGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/646477774
git clone --depth 1 --no-tags https://github.com/shalan/ip_test.git f:/verilog_sva_gh_scraper/data/full_repos/649411683
git clone --depth 1 --no-tags https://github.com/Baskar-46/ethernet_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/642408826
git clone --depth 1 --no-tags https://github.com/MadurHiremath/013-ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642484080
git clone --depth 1 --no-tags https://github.com/EBB-Imperial/EBB-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/643949371
git clone --depth 1 --no-tags https://github.com/OmarMiniesy/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/643108601
git clone --depth 1 --no-tags https://github.com/fmasar/nvdla_zcu104.git f:/verilog_sva_gh_scraper/data/full_repos/648182941
git clone --depth 1 --no-tags https://github.com/Bharathreddy02/apb_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/649395005
git clone --depth 1 --no-tags https://github.com/developedby/sods-lp-contest.git f:/verilog_sva_gh_scraper/data/full_repos/647621001
git clone --depth 1 --no-tags https://github.com/RickyLiao5083/CVSD_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/645886301
git clone --depth 1 --no-tags https://github.com/nada-mohamed-abdelhamid/Arithmetic-and-Logical-Unit-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/644953560
git clone --depth 1 --no-tags https://github.com/damanidevansh/ECE385-Digital-Systems-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/645199010
git clone --depth 1 --no-tags https://github.com/fyazici/max1k-barebone-eth.git f:/verilog_sva_gh_scraper/data/full_repos/645947731
git clone --depth 1 --no-tags https://github.com/harish2238/32bit-Low_Power_Multipler_Accumulate_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/644794716
git clone --depth 1 --no-tags https://github.com/caoziying/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/644886572
git clone --depth 1 --no-tags https://github.com/nicedayd/caravel_user_projecttest.git f:/verilog_sva_gh_scraper/data/full_repos/646487792
git clone --depth 1 --no-tags https://github.com/TheYash27/n_bit_bcd_op_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/646359090
git clone --depth 1 --no-tags https://github.com/chanhuirobot/github_learning.git f:/verilog_sva_gh_scraper/data/full_repos/646689665
git clone --depth 1 --no-tags https://github.com/furkanklvz/encryptionSystem.git f:/verilog_sva_gh_scraper/data/full_repos/646714300
git clone --depth 1 --no-tags https://github.com/GokayHELVACI/MorsKodDonusturucu.git f:/verilog_sva_gh_scraper/data/full_repos/646787494
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/646513672
git clone --depth 1 --no-tags https://github.com/KiranHanamagoudar/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642423496
git clone --depth 1 --no-tags https://github.com/johnsaber1/RTL-to-GDSII-implementation-of-low-power-configurable-multi-clock-system.git f:/verilog_sva_gh_scraper/data/full_repos/642533376
git clone --depth 1 --no-tags https://github.com/SakshiHalbhavi/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642757753
git clone --depth 1 --no-tags https://github.com/johnsaber1/MIPS_single_cycle_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/642720947
git clone --depth 1 --no-tags https://github.com/tereza78/HW_lessons.git f:/verilog_sva_gh_scraper/data/full_repos/642788573
git clone --depth 1 --no-tags https://github.com/GSXAM/HDMI.git f:/verilog_sva_gh_scraper/data/full_repos/644253177
git clone --depth 1 --no-tags https://github.com/3ab3at/aes_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/644559080
git clone --depth 1 --no-tags https://github.com/goel-vanshika/UE20CS201_DDCO_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/645290788
git clone --depth 1 --no-tags https://github.com/paras1009/tapeoutANN.git f:/verilog_sva_gh_scraper/data/full_repos/645450330
git clone --depth 1 --no-tags https://github.com/AkshayD13/Motion-Estimation.git f:/verilog_sva_gh_scraper/data/full_repos/645616794
git clone --depth 1 --no-tags https://github.com/Xun-Xun-NTU/RISCV-with-Compressed-Instructions.git f:/verilog_sva_gh_scraper/data/full_repos/643260119
git clone --depth 1 --no-tags https://github.com/alvi-codes/MazeMaster.git f:/verilog_sva_gh_scraper/data/full_repos/643882108
git clone --depth 1 --no-tags https://github.com/tars3017/Logic-Design-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/649077708
git clone --depth 1 --no-tags https://github.com/shanmukh2607/gna_makesim.git f:/verilog_sva_gh_scraper/data/full_repos/648047385
git clone --depth 1 --no-tags https://github.com/zy-Vanessa/computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/648046128
git clone --depth 1 --no-tags https://github.com/tugceozz/Gomulu_Sistemler_Proje.git f:/verilog_sva_gh_scraper/data/full_repos/647887525
git clone --depth 1 --no-tags https://github.com/smhh22/predictor.git f:/verilog_sva_gh_scraper/data/full_repos/648072249
git clone --depth 1 --no-tags https://github.com/amirmm03/ver.git f:/verilog_sva_gh_scraper/data/full_repos/648070958
git clone --depth 1 --no-tags https://github.com/isaac-ahlgren/riscv-processor.git f:/verilog_sva_gh_scraper/data/full_repos/647969659
git clone --depth 1 --no-tags https://github.com/TahaMemari/BranchPrediction2.git f:/verilog_sva_gh_scraper/data/full_repos/648096952
git clone --depth 1 --no-tags https://github.com/JainPromudShreyansh/Pattern_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/643150272
git clone --depth 1 --no-tags https://github.com/AbdelazizZakareya/Caravel_Example.git f:/verilog_sva_gh_scraper/data/full_repos/643152673
git clone --depth 1 --no-tags https://github.com/SteveT10/16bit-verilog-processor.git f:/verilog_sva_gh_scraper/data/full_repos/642563660
git clone --depth 1 --no-tags https://github.com/nadabadawi/aes_caravel_project.git f:/verilog_sva_gh_scraper/data/full_repos/642261862
git clone --depth 1 --no-tags https://github.com/Morning1139Angel/simpleALU.git f:/verilog_sva_gh_scraper/data/full_repos/648962743
git clone --depth 1 --no-tags https://github.com/rgchuan13/METEO_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/648917012
git clone --depth 1 --no-tags https://github.com/mukhaledd/Advanced-Encryption-system.git f:/verilog_sva_gh_scraper/data/full_repos/648823891
git clone --depth 1 --no-tags https://github.com/Adi-SRAM25/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/648791008
git clone --depth 1 --no-tags https://github.com/Readon/SpinalI2C.git f:/verilog_sva_gh_scraper/data/full_repos/648500567
git clone --depth 1 --no-tags https://github.com/Sh4peshifting/SDUST_EDA_test.git f:/verilog_sva_gh_scraper/data/full_repos/645108220
git clone --depth 1 --no-tags https://github.com/urish/tt03p5-simon-game.git f:/verilog_sva_gh_scraper/data/full_repos/644328161
git clone --depth 1 --no-tags https://github.com/03-khalid/Advance-digital-logics-design.git f:/verilog_sva_gh_scraper/data/full_repos/642371384
git clone --depth 1 --no-tags https://github.com/mohamedmorsi22/Asynchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/645307042
git clone --depth 1 --no-tags https://github.com/Mariam-Taher409/Pattern-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/644062221
git clone --depth 1 --no-tags https://github.com/Sahana1540/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642863933
git clone --depth 1 --no-tags https://github.com/ROSHAN0120/esim-general.git f:/verilog_sva_gh_scraper/data/full_repos/643282796
git clone --depth 1 --no-tags https://github.com/EngMohamedGamal/serial_adder_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/643099257
git clone --depth 1 --no-tags https://github.com/kersorus/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/644962345
git clone --depth 1 --no-tags https://github.com/Minasjan/design.git f:/verilog_sva_gh_scraper/data/full_repos/644324925
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/Synthesizable-Verilog-Source-Codes-DUT-Test-bench-and-Simulation-Results.-.git f:/verilog_sva_gh_scraper/data/full_repos/645107638
git clone --depth 1 --no-tags https://github.com/anujmore23/demo5.git f:/verilog_sva_gh_scraper/data/full_repos/645075104
git clone --depth 1 --no-tags https://github.com/kbmorris/ZP_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/646220619
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Clock-Divider-Day-048-.git f:/verilog_sva_gh_scraper/data/full_repos/646218100
git clone --depth 1 --no-tags https://github.com/barawn/rack-jtag.git f:/verilog_sva_gh_scraper/data/full_repos/645384857
git clone --depth 1 --no-tags https://github.com/Pawankestwal/Xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/646484980
git clone --depth 1 --no-tags https://github.com/blueberrymuffin3/tiny16.git f:/verilog_sva_gh_scraper/data/full_repos/646234410
git clone --depth 1 --no-tags https://github.com/slvno/1bitsum.git f:/verilog_sva_gh_scraper/data/full_repos/646987169
git clone --depth 1 --no-tags https://github.com/NishaniKasineshan/CO224-Computer-Architecture-Building-a-Simple-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/644482733
git clone --depth 1 --no-tags https://github.com/XianPearl/CA.git f:/verilog_sva_gh_scraper/data/full_repos/644532773
git clone --depth 1 --no-tags https://github.com/Strawberry-Banana/Verilog_Lib.git f:/verilog_sva_gh_scraper/data/full_repos/644840551
git clone --depth 1 --no-tags https://github.com/Royshivam18/CNN_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/644734650
git clone --depth 1 --no-tags https://github.com/JayadityaVLSI/Programmable_clk.git f:/verilog_sva_gh_scraper/data/full_repos/647378335
git clone --depth 1 --no-tags https://github.com/sonnyshiau/System-level-DNN-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/647600291
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/c2s2-tape-out-23.git f:/verilog_sva_gh_scraper/data/full_repos/648760788
git clone --depth 1 --no-tags https://github.com/Doom1016/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/648963279
git clone --depth 1 --no-tags https://github.com/Arashziyaei/HardWar231.2023.git f:/verilog_sva_gh_scraper/data/full_repos/648074562
git clone --depth 1 --no-tags https://github.com/Rishbit/General-UART.git f:/verilog_sva_gh_scraper/data/full_repos/648714749
git clone --depth 1 --no-tags https://github.com/sam10486/DTFAG_FFTC_my_env.git f:/verilog_sva_gh_scraper/data/full_repos/649264076
git clone --depth 1 --no-tags https://github.com/MarivaldoFraga/gerador_sinal_pwm.git f:/verilog_sva_gh_scraper/data/full_repos/649142829
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tt03p5-power-test.git f:/verilog_sva_gh_scraper/data/full_repos/648205034
git clone --depth 1 --no-tags https://github.com/anudeepnrao/radar_wv_gen.git f:/verilog_sva_gh_scraper/data/full_repos/649316335
git clone --depth 1 --no-tags https://github.com/GetulioVictor/ELTD12A.git f:/verilog_sva_gh_scraper/data/full_repos/649175965
git clone --depth 1 --no-tags https://github.com/triode-zyl/A-Pipelined-CPU-Supporting-50-MIPS-Instructions-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/642414421
git clone --depth 1 --no-tags https://github.com/Aneeshsingh08/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642448102
git clone --depth 1 --no-tags https://github.com/megalloid/I2C-Master-Read-Write-EEPROM-on-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/648309173
git clone --depth 1 --no-tags https://github.com/htfab/totp.git f:/verilog_sva_gh_scraper/data/full_repos/648302581
git clone --depth 1 --no-tags https://github.com/lnmthu1505/uart_ip.git f:/verilog_sva_gh_scraper/data/full_repos/646761145
git clone --depth 1 --no-tags https://github.com/Ironsuper1/ChippyChip.git f:/verilog_sva_gh_scraper/data/full_repos/642208989
git clone --depth 1 --no-tags https://github.com/algofoogle/tt03p5-solo-squash.git f:/verilog_sva_gh_scraper/data/full_repos/648172545
git clone --depth 1 --no-tags https://github.com/TrustworthyComputing/hdl-benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/644973649
git clone --depth 1 --no-tags https://github.com/AliHashempour/smart-parking-system.git f:/verilog_sva_gh_scraper/data/full_repos/645389716
git clone --depth 1 --no-tags https://github.com/Izil/matMulAccel.git f:/verilog_sva_gh_scraper/data/full_repos/644915985
