// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 24.1 (Release Build #115.1)
// 
// Legal Notice: Copyright 2022 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from i_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0
// Created for function/kernel myproject
// SystemVerilog created on Sun Feb 22 01:30:20 2026


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0 (
    input wire [4095:0] in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going48_myproject2_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going48_myproject2_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_address,
    output wire [0:0] out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_enable,
    output wire [0:0] out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_read,
    output wire [0:0] out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_write,
    output wire [4095:0] out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_writedata,
    output wire [511:0] out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_burstcount,
    input wire [15:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_readdata,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_writeack,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_waitrequest,
    input wire [0:0] in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_readdatavalid,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_burstcount,
    output wire [31:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_address,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_enable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_read,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_write,
    output wire [15:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_writedata,
    output wire [1:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_byteenable,
    output wire [0:0] out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_burstcount,
    output wire [0:0] out_c0_exi35_0_tpl,
    output wire [0:0] out_c0_exi35_1_tpl,
    output wire [40:0] out_c0_exi35_2_tpl,
    output wire [40:0] out_c0_exi35_3_tpl,
    output wire [40:0] out_c0_exi35_4_tpl,
    output wire [40:0] out_c0_exi35_5_tpl,
    output wire [40:0] out_c0_exi35_6_tpl,
    output wire [40:0] out_c0_exi35_7_tpl,
    output wire [40:0] out_c0_exi35_8_tpl,
    output wire [40:0] out_c0_exi35_9_tpl,
    output wire [40:0] out_c0_exi35_10_tpl,
    output wire [40:0] out_c0_exi35_11_tpl,
    output wire [40:0] out_c0_exi35_12_tpl,
    output wire [40:0] out_c0_exi35_13_tpl,
    output wire [40:0] out_c0_exi35_14_tpl,
    output wire [40:0] out_c0_exi35_15_tpl,
    output wire [40:0] out_c0_exi35_16_tpl,
    output wire [40:0] out_c0_exi35_17_tpl,
    output wire [40:0] out_c0_exi35_18_tpl,
    output wire [40:0] out_c0_exi35_19_tpl,
    output wire [40:0] out_c0_exi35_20_tpl,
    output wire [40:0] out_c0_exi35_21_tpl,
    output wire [40:0] out_c0_exi35_22_tpl,
    output wire [40:0] out_c0_exi35_23_tpl,
    output wire [40:0] out_c0_exi35_24_tpl,
    output wire [40:0] out_c0_exi35_25_tpl,
    output wire [40:0] out_c0_exi35_26_tpl,
    output wire [40:0] out_c0_exi35_27_tpl,
    output wire [40:0] out_c0_exi35_28_tpl,
    output wire [40:0] out_c0_exi35_29_tpl,
    output wire [40:0] out_c0_exi35_30_tpl,
    output wire [40:0] out_c0_exi35_31_tpl,
    output wire [40:0] out_c0_exi35_32_tpl,
    output wire [40:0] out_c0_exi35_33_tpl,
    output wire [0:0] out_c0_exi35_34_tpl,
    output wire [0:0] out_c0_exi35_35_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_myproject0,
    input wire [0:0] in_c0_eni1242_0_tpl,
    input wire [0:0] in_c0_eni1242_1_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_0537_q;
    wire [31:0] c_i32_1024542_q;
    wire [31:0] c_i32_1280543_q;
    wire [31:0] c_i32_1536544_q;
    wire [31:0] c_i32_1604_q;
    wire [31:0] c_i32_1792545_q;
    wire [31:0] c_i32_2048546_q;
    wire [31:0] c_i32_2304547_q;
    wire [31:0] c_i32_2560548_q;
    wire [31:0] c_i32_256539_q;
    wire [31:0] c_i32_2816549_q;
    wire [31:0] c_i32_3072550_q;
    wire [31:0] c_i32_3328551_q;
    wire [31:0] c_i32_3584552_q;
    wire [31:0] c_i32_3840553_q;
    wire [31:0] c_i32_4096554_q;
    wire [31:0] c_i32_4352555_q;
    wire [31:0] c_i32_4608556_q;
    wire [31:0] c_i32_4864557_q;
    wire [31:0] c_i32_5120558_q;
    wire [31:0] c_i32_512540_q;
    wire [31:0] c_i32_5376559_q;
    wire [31:0] c_i32_5632560_q;
    wire [31:0] c_i32_5888561_q;
    wire [31:0] c_i32_6144562_q;
    wire [31:0] c_i32_6400563_q;
    wire [31:0] c_i32_6656564_q;
    wire [31:0] c_i32_6912565_q;
    wire [31:0] c_i32_7168566_q;
    wire [31:0] c_i32_7424567_q;
    wire [31:0] c_i32_7680568_q;
    wire [31:0] c_i32_768541_q;
    wire [31:0] c_i32_7936569_q;
    wire [63:0] c_i64_11264590_q;
    wire [63:0] c_i64_12032592_q;
    wire [63:0] c_i64_1280580_q;
    wire [63:0] c_i64_14592570_q;
    wire [63:0] c_i64_18688594_q;
    wire [63:0] c_i64_2048600_q;
    wire [63:0] c_i64_2199023218944587_q;
    wire [63:0] c_i64_2199023231232601_q;
    wire [63:0] c_i64_2199023233536589_q;
    wire [63:0] c_i64_2199023236864577_q;
    wire [63:0] c_i64_2199023237376588_q;
    wire [63:0] c_i64_2199023239168596_q;
    wire [63:0] c_i64_2199023240704576_q;
    wire [63:0] c_i64_2199023245056603_q;
    wire [63:0] c_i64_2199023246336602_q;
    wire [63:0] c_i64_2199023248128595_q;
    wire [63:0] c_i64_2199023249152591_q;
    wire [63:0] c_i64_2199023251200593_q;
    wire [63:0] c_i64_2199023255040579_q;
    wire [63:0] c_i64_22528581_q;
    wire [63:0] c_i64_26368585_q;
    wire [63:0] c_i64_2816578_q;
    wire [63:0] c_i64_31744582_q;
    wire [63:0] c_i64_34304586_q;
    wire [63:0] c_i64_4352575_q;
    wire [63:0] c_i64_4629700416936869888538_q;
    wire [63:0] c_i64_4864584_q;
    wire [63:0] c_i64_5376597_q;
    wire [63:0] c_i64_6144599_q;
    wire [63:0] c_i64_7936583_q;
    wire [63:0] c_i64_9984598_q;
    wire [7:0] c_i8_2141_q;
    wire [8:0] c_i9_1607_q;
    wire [8:0] c_i9_194605_q;
    wire [63:0] c_myproject_inputs_addr_0_pmem_q;
    wire [32:0] i_add_i_i89_10_myproject46_a;
    wire [32:0] i_add_i_i89_10_myproject46_b;
    logic [32:0] i_add_i_i89_10_myproject46_o;
    wire [32:0] i_add_i_i89_10_myproject46_q;
    wire [32:0] i_add_i_i89_11_myproject50_a;
    wire [32:0] i_add_i_i89_11_myproject50_b;
    logic [32:0] i_add_i_i89_11_myproject50_o;
    wire [32:0] i_add_i_i89_11_myproject50_q;
    wire [32:0] i_add_i_i89_12_myproject54_a;
    wire [32:0] i_add_i_i89_12_myproject54_b;
    logic [32:0] i_add_i_i89_12_myproject54_o;
    wire [32:0] i_add_i_i89_12_myproject54_q;
    wire [32:0] i_add_i_i89_13_myproject58_a;
    wire [32:0] i_add_i_i89_13_myproject58_b;
    logic [32:0] i_add_i_i89_13_myproject58_o;
    wire [32:0] i_add_i_i89_13_myproject58_q;
    wire [32:0] i_add_i_i89_14_myproject62_a;
    wire [32:0] i_add_i_i89_14_myproject62_b;
    logic [32:0] i_add_i_i89_14_myproject62_o;
    wire [32:0] i_add_i_i89_14_myproject62_q;
    wire [32:0] i_add_i_i89_15_myproject66_a;
    wire [32:0] i_add_i_i89_15_myproject66_b;
    logic [32:0] i_add_i_i89_15_myproject66_o;
    wire [32:0] i_add_i_i89_15_myproject66_q;
    wire [32:0] i_add_i_i89_16_myproject70_a;
    wire [32:0] i_add_i_i89_16_myproject70_b;
    logic [32:0] i_add_i_i89_16_myproject70_o;
    wire [32:0] i_add_i_i89_16_myproject70_q;
    wire [32:0] i_add_i_i89_17_myproject74_a;
    wire [32:0] i_add_i_i89_17_myproject74_b;
    logic [32:0] i_add_i_i89_17_myproject74_o;
    wire [32:0] i_add_i_i89_17_myproject74_q;
    wire [32:0] i_add_i_i89_18_myproject78_a;
    wire [32:0] i_add_i_i89_18_myproject78_b;
    logic [32:0] i_add_i_i89_18_myproject78_o;
    wire [32:0] i_add_i_i89_18_myproject78_q;
    wire [32:0] i_add_i_i89_19_myproject82_a;
    wire [32:0] i_add_i_i89_19_myproject82_b;
    logic [32:0] i_add_i_i89_19_myproject82_o;
    wire [32:0] i_add_i_i89_19_myproject82_q;
    wire [32:0] i_add_i_i89_1_myproject10_a;
    wire [32:0] i_add_i_i89_1_myproject10_b;
    logic [32:0] i_add_i_i89_1_myproject10_o;
    wire [32:0] i_add_i_i89_1_myproject10_q;
    wire [32:0] i_add_i_i89_20_myproject86_a;
    wire [32:0] i_add_i_i89_20_myproject86_b;
    logic [32:0] i_add_i_i89_20_myproject86_o;
    wire [32:0] i_add_i_i89_20_myproject86_q;
    wire [32:0] i_add_i_i89_21_myproject90_a;
    wire [32:0] i_add_i_i89_21_myproject90_b;
    logic [32:0] i_add_i_i89_21_myproject90_o;
    wire [32:0] i_add_i_i89_21_myproject90_q;
    wire [32:0] i_add_i_i89_22_myproject94_a;
    wire [32:0] i_add_i_i89_22_myproject94_b;
    logic [32:0] i_add_i_i89_22_myproject94_o;
    wire [32:0] i_add_i_i89_22_myproject94_q;
    wire [32:0] i_add_i_i89_23_myproject98_a;
    wire [32:0] i_add_i_i89_23_myproject98_b;
    logic [32:0] i_add_i_i89_23_myproject98_o;
    wire [32:0] i_add_i_i89_23_myproject98_q;
    wire [32:0] i_add_i_i89_24_myproject102_a;
    wire [32:0] i_add_i_i89_24_myproject102_b;
    logic [32:0] i_add_i_i89_24_myproject102_o;
    wire [32:0] i_add_i_i89_24_myproject102_q;
    wire [32:0] i_add_i_i89_25_myproject106_a;
    wire [32:0] i_add_i_i89_25_myproject106_b;
    logic [32:0] i_add_i_i89_25_myproject106_o;
    wire [32:0] i_add_i_i89_25_myproject106_q;
    wire [32:0] i_add_i_i89_26_myproject110_a;
    wire [32:0] i_add_i_i89_26_myproject110_b;
    logic [32:0] i_add_i_i89_26_myproject110_o;
    wire [32:0] i_add_i_i89_26_myproject110_q;
    wire [32:0] i_add_i_i89_27_myproject114_a;
    wire [32:0] i_add_i_i89_27_myproject114_b;
    logic [32:0] i_add_i_i89_27_myproject114_o;
    wire [32:0] i_add_i_i89_27_myproject114_q;
    wire [32:0] i_add_i_i89_28_myproject118_a;
    wire [32:0] i_add_i_i89_28_myproject118_b;
    logic [32:0] i_add_i_i89_28_myproject118_o;
    wire [32:0] i_add_i_i89_28_myproject118_q;
    wire [32:0] i_add_i_i89_29_myproject122_a;
    wire [32:0] i_add_i_i89_29_myproject122_b;
    logic [32:0] i_add_i_i89_29_myproject122_o;
    wire [32:0] i_add_i_i89_29_myproject122_q;
    wire [32:0] i_add_i_i89_2_myproject14_a;
    wire [32:0] i_add_i_i89_2_myproject14_b;
    logic [32:0] i_add_i_i89_2_myproject14_o;
    wire [32:0] i_add_i_i89_2_myproject14_q;
    wire [32:0] i_add_i_i89_30_myproject126_a;
    wire [32:0] i_add_i_i89_30_myproject126_b;
    logic [32:0] i_add_i_i89_30_myproject126_o;
    wire [32:0] i_add_i_i89_30_myproject126_q;
    wire [32:0] i_add_i_i89_31_myproject130_a;
    wire [32:0] i_add_i_i89_31_myproject130_b;
    logic [32:0] i_add_i_i89_31_myproject130_o;
    wire [32:0] i_add_i_i89_31_myproject130_q;
    wire [32:0] i_add_i_i89_3_myproject18_a;
    wire [32:0] i_add_i_i89_3_myproject18_b;
    logic [32:0] i_add_i_i89_3_myproject18_o;
    wire [32:0] i_add_i_i89_3_myproject18_q;
    wire [32:0] i_add_i_i89_4_myproject22_a;
    wire [32:0] i_add_i_i89_4_myproject22_b;
    logic [32:0] i_add_i_i89_4_myproject22_o;
    wire [32:0] i_add_i_i89_4_myproject22_q;
    wire [32:0] i_add_i_i89_5_myproject26_a;
    wire [32:0] i_add_i_i89_5_myproject26_b;
    logic [32:0] i_add_i_i89_5_myproject26_o;
    wire [32:0] i_add_i_i89_5_myproject26_q;
    wire [32:0] i_add_i_i89_6_myproject30_a;
    wire [32:0] i_add_i_i89_6_myproject30_b;
    logic [32:0] i_add_i_i89_6_myproject30_o;
    wire [32:0] i_add_i_i89_6_myproject30_q;
    wire [32:0] i_add_i_i89_7_myproject34_a;
    wire [32:0] i_add_i_i89_7_myproject34_b;
    logic [32:0] i_add_i_i89_7_myproject34_o;
    wire [32:0] i_add_i_i89_7_myproject34_q;
    wire [32:0] i_add_i_i89_8_myproject38_a;
    wire [32:0] i_add_i_i89_8_myproject38_b;
    logic [32:0] i_add_i_i89_8_myproject38_o;
    wire [32:0] i_add_i_i89_8_myproject38_q;
    wire [32:0] i_add_i_i89_9_myproject42_a;
    wire [32:0] i_add_i_i89_9_myproject42_b;
    logic [32:0] i_add_i_i89_9_myproject42_o;
    wire [32:0] i_add_i_i89_9_myproject42_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject48_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject48_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject52_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject52_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject56_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject56_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject60_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject60_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject64_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject64_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject68_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject68_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject72_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject72_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject76_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject76_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject80_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject80_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject84_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject84_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject12_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject12_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject88_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject88_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject92_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject92_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject96_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject96_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject100_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject100_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject104_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject104_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject108_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject108_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject112_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject112_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject116_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject116_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject120_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject120_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject124_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject124_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject16_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject16_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject128_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject128_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject132_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject132_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject20_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject20_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject24_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject24_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject28_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject28_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject32_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject32_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject36_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject36_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject40_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject40_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject44_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject44_vt_select_63_b;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject8_vt_join_q;
    wire [62:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject8_vt_select_63_b;
    wire [63:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject5_vt_join_q;
    wire [62:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject5_vt_select_63_b;
    wire [63:0] i_conv_i_i64_i_i_10_myproject47_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_10_myproject47_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_11_myproject51_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_11_myproject51_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_12_myproject55_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_12_myproject55_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_13_myproject59_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_13_myproject59_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_14_myproject63_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_14_myproject63_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_15_myproject67_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_15_myproject67_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_16_myproject71_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_16_myproject71_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_17_myproject75_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_17_myproject75_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_18_myproject79_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_18_myproject79_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_19_myproject83_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_19_myproject83_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_1_myproject11_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_1_myproject11_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_20_myproject87_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_20_myproject87_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_21_myproject91_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_21_myproject91_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_22_myproject95_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_22_myproject95_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_23_myproject99_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_23_myproject99_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_24_myproject103_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_24_myproject103_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_25_myproject107_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_25_myproject107_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_26_myproject111_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_26_myproject111_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_27_myproject115_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_27_myproject115_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_28_myproject119_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_28_myproject119_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_29_myproject123_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_29_myproject123_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_2_myproject15_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_2_myproject15_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_30_myproject127_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_30_myproject127_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_31_myproject131_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_31_myproject131_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_3_myproject19_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_3_myproject19_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_4_myproject23_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_4_myproject23_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_5_myproject27_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_5_myproject27_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_6_myproject31_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_6_myproject31_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_7_myproject35_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_7_myproject35_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_8_myproject39_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_8_myproject39_vt_select_31_b;
    wire [63:0] i_conv_i_i64_i_i_9_myproject43_vt_join_q;
    wire [31:0] i_conv_i_i64_i_i_9_myproject43_vt_select_31_b;
    wire [41:0] i_dot_prod_add101_myproject220_a;
    wire [41:0] i_dot_prod_add101_myproject220_b;
    logic [41:0] i_dot_prod_add101_myproject220_o;
    wire [41:0] i_dot_prod_add101_myproject220_q;
    wire [41:0] i_dot_prod_add105_myproject228_a;
    wire [41:0] i_dot_prod_add105_myproject228_b;
    logic [41:0] i_dot_prod_add105_myproject228_o;
    wire [41:0] i_dot_prod_add105_myproject228_q;
    wire [41:0] i_dot_prod_add109_myproject236_a;
    wire [41:0] i_dot_prod_add109_myproject236_b;
    logic [41:0] i_dot_prod_add109_myproject236_o;
    wire [41:0] i_dot_prod_add109_myproject236_q;
    wire [41:0] i_dot_prod_add113_myproject244_a;
    wire [41:0] i_dot_prod_add113_myproject244_b;
    logic [41:0] i_dot_prod_add113_myproject244_o;
    wire [41:0] i_dot_prod_add113_myproject244_q;
    wire [41:0] i_dot_prod_add117_myproject252_a;
    wire [41:0] i_dot_prod_add117_myproject252_b;
    logic [41:0] i_dot_prod_add117_myproject252_o;
    wire [41:0] i_dot_prod_add117_myproject252_q;
    wire [41:0] i_dot_prod_add121_myproject260_a;
    wire [41:0] i_dot_prod_add121_myproject260_b;
    logic [41:0] i_dot_prod_add121_myproject260_o;
    wire [41:0] i_dot_prod_add121_myproject260_q;
    wire [41:0] i_dot_prod_add125_myproject268_a;
    wire [41:0] i_dot_prod_add125_myproject268_b;
    logic [41:0] i_dot_prod_add125_myproject268_o;
    wire [41:0] i_dot_prod_add125_myproject268_q;
    wire [41:0] i_dot_prod_add129_myproject276_a;
    wire [41:0] i_dot_prod_add129_myproject276_b;
    logic [41:0] i_dot_prod_add129_myproject276_o;
    wire [41:0] i_dot_prod_add129_myproject276_q;
    wire [41:0] i_dot_prod_add133_myproject284_a;
    wire [41:0] i_dot_prod_add133_myproject284_b;
    logic [41:0] i_dot_prod_add133_myproject284_o;
    wire [41:0] i_dot_prod_add133_myproject284_q;
    wire [41:0] i_dot_prod_add137_myproject292_a;
    wire [41:0] i_dot_prod_add137_myproject292_b;
    logic [41:0] i_dot_prod_add137_myproject292_o;
    wire [41:0] i_dot_prod_add137_myproject292_q;
    wire [41:0] i_dot_prod_add141_myproject300_a;
    wire [41:0] i_dot_prod_add141_myproject300_b;
    logic [41:0] i_dot_prod_add141_myproject300_o;
    wire [41:0] i_dot_prod_add141_myproject300_q;
    wire [41:0] i_dot_prod_add145_myproject308_a;
    wire [41:0] i_dot_prod_add145_myproject308_b;
    logic [41:0] i_dot_prod_add145_myproject308_o;
    wire [41:0] i_dot_prod_add145_myproject308_q;
    wire [41:0] i_dot_prod_add149_myproject316_a;
    wire [41:0] i_dot_prod_add149_myproject316_b;
    logic [41:0] i_dot_prod_add149_myproject316_o;
    wire [41:0] i_dot_prod_add149_myproject316_q;
    wire [41:0] i_dot_prod_add153_myproject324_a;
    wire [41:0] i_dot_prod_add153_myproject324_b;
    logic [41:0] i_dot_prod_add153_myproject324_o;
    wire [41:0] i_dot_prod_add153_myproject324_q;
    wire [41:0] i_dot_prod_add157_myproject332_a;
    wire [41:0] i_dot_prod_add157_myproject332_b;
    logic [41:0] i_dot_prod_add157_myproject332_o;
    wire [41:0] i_dot_prod_add157_myproject332_q;
    wire [41:0] i_dot_prod_add161_myproject340_a;
    wire [41:0] i_dot_prod_add161_myproject340_b;
    logic [41:0] i_dot_prod_add161_myproject340_o;
    wire [41:0] i_dot_prod_add161_myproject340_q;
    wire [41:0] i_dot_prod_add165_myproject348_a;
    wire [41:0] i_dot_prod_add165_myproject348_b;
    logic [41:0] i_dot_prod_add165_myproject348_o;
    wire [41:0] i_dot_prod_add165_myproject348_q;
    wire [41:0] i_dot_prod_add169_myproject356_a;
    wire [41:0] i_dot_prod_add169_myproject356_b;
    logic [41:0] i_dot_prod_add169_myproject356_o;
    wire [41:0] i_dot_prod_add169_myproject356_q;
    wire [41:0] i_dot_prod_add173_myproject364_a;
    wire [41:0] i_dot_prod_add173_myproject364_b;
    logic [41:0] i_dot_prod_add173_myproject364_o;
    wire [41:0] i_dot_prod_add173_myproject364_q;
    wire [41:0] i_dot_prod_add177_myproject372_a;
    wire [41:0] i_dot_prod_add177_myproject372_b;
    logic [41:0] i_dot_prod_add177_myproject372_o;
    wire [41:0] i_dot_prod_add177_myproject372_q;
    wire [41:0] i_dot_prod_add181_myproject380_a;
    wire [41:0] i_dot_prod_add181_myproject380_b;
    logic [41:0] i_dot_prod_add181_myproject380_o;
    wire [41:0] i_dot_prod_add181_myproject380_q;
    wire [41:0] i_dot_prod_add185_myproject388_a;
    wire [41:0] i_dot_prod_add185_myproject388_b;
    logic [41:0] i_dot_prod_add185_myproject388_o;
    wire [41:0] i_dot_prod_add185_myproject388_q;
    wire [41:0] i_dot_prod_add65_myproject148_a;
    wire [41:0] i_dot_prod_add65_myproject148_b;
    logic [41:0] i_dot_prod_add65_myproject148_o;
    wire [41:0] i_dot_prod_add65_myproject148_q;
    wire [41:0] i_dot_prod_add69_myproject156_a;
    wire [41:0] i_dot_prod_add69_myproject156_b;
    logic [41:0] i_dot_prod_add69_myproject156_o;
    wire [41:0] i_dot_prod_add69_myproject156_q;
    wire [41:0] i_dot_prod_add73_myproject164_a;
    wire [41:0] i_dot_prod_add73_myproject164_b;
    logic [41:0] i_dot_prod_add73_myproject164_o;
    wire [41:0] i_dot_prod_add73_myproject164_q;
    wire [41:0] i_dot_prod_add77_myproject172_a;
    wire [41:0] i_dot_prod_add77_myproject172_b;
    logic [41:0] i_dot_prod_add77_myproject172_o;
    wire [41:0] i_dot_prod_add77_myproject172_q;
    wire [41:0] i_dot_prod_add81_myproject180_a;
    wire [41:0] i_dot_prod_add81_myproject180_b;
    logic [41:0] i_dot_prod_add81_myproject180_o;
    wire [41:0] i_dot_prod_add81_myproject180_q;
    wire [41:0] i_dot_prod_add85_myproject188_a;
    wire [41:0] i_dot_prod_add85_myproject188_b;
    logic [41:0] i_dot_prod_add85_myproject188_o;
    wire [41:0] i_dot_prod_add85_myproject188_q;
    wire [41:0] i_dot_prod_add89_myproject196_a;
    wire [41:0] i_dot_prod_add89_myproject196_b;
    logic [41:0] i_dot_prod_add89_myproject196_o;
    wire [41:0] i_dot_prod_add89_myproject196_q;
    wire [41:0] i_dot_prod_add93_myproject204_a;
    wire [41:0] i_dot_prod_add93_myproject204_b;
    logic [41:0] i_dot_prod_add93_myproject204_o;
    wire [41:0] i_dot_prod_add93_myproject204_q;
    wire [41:0] i_dot_prod_add97_myproject212_a;
    wire [41:0] i_dot_prod_add97_myproject212_b;
    logic [41:0] i_dot_prod_add97_myproject212_o;
    wire [41:0] i_dot_prod_add97_myproject212_q;
    wire [41:0] i_dot_prod_add_myproject139_a;
    wire [41:0] i_dot_prod_add_myproject139_b;
    logic [41:0] i_dot_prod_add_myproject139_o;
    wire [41:0] i_dot_prod_add_myproject139_q;
    wire [9:0] i_fpga_indvars_iv_next_myproject430_a;
    wire [9:0] i_fpga_indvars_iv_next_myproject430_b;
    logic [9:0] i_fpga_indvars_iv_next_myproject430_o;
    wire [9:0] i_fpga_indvars_iv_next_myproject430_q;
    wire [63:0] i_idxprom25_i_i94_myproject4_vt_join_q;
    wire [31:0] i_idxprom25_i_i94_myproject4_vt_select_31_b;
    wire [32:0] i_inc63_i_i120_myproject391_a;
    wire [32:0] i_inc63_i_i120_myproject391_b;
    logic [32:0] i_inc63_i_i120_myproject391_o;
    wire [32:0] i_inc63_i_i120_myproject391_q;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_burstcount;
    wire [1:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_write;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_address;
    wire [0:0] i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_burstcount;
    wire [511:0] i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_enable;
    wire [0:0] i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_read;
    wire [0:0] i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_write;
    wire [4095:0] i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_writedata;
    wire [15:0] i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
    wire [0:0] i_llvm_fpga_pipeline_keep_going48_myproject2_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going48_myproject2_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going48_myproject2_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going48_myproject2_out_pipeline_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_feedback_stall_out_41;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_feedback_stall_out_38;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_feedback_stall_out_13;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_feedback_stall_out_12;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_feedback_stall_out_11;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_feedback_stall_out_10;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_feedback_stall_out_9;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_feedback_stall_out_36;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_feedback_stall_out_39;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_feedback_stall_out_40;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_feedback_stall_out_35;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_feedback_stall_out_34;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_feedback_stall_out_33;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_feedback_stall_out_32;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_feedback_stall_out_31;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_feedback_stall_out_30;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_feedback_stall_out_29;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_feedback_stall_out_28;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_feedback_stall_out_27;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_feedback_stall_out_26;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_feedback_stall_out_25;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_feedback_stall_out_24;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_feedback_stall_out_23;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_feedback_stall_out_22;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_feedback_stall_out_21;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_feedback_stall_out_20;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_feedback_stall_out_19;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_feedback_stall_out_37;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_feedback_stall_out_18;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_feedback_stall_out_17;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_feedback_stall_out_16;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_feedback_stall_out_15;
    wire [63:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_feedback_stall_out_14;
    wire [8:0] i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392_out_feedback_stall_out_8;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond49_myproject429_out_feedback_out_4;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond49_myproject429_out_feedback_valid_out_4;
    wire [31:0] i_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395_out_feedback_out_41;
    wire [0:0] i_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395_out_feedback_valid_out_41;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398_out_feedback_out_38;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398_out_feedback_valid_out_38;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423_out_feedback_out_13;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423_out_feedback_valid_out_13;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424_out_feedback_out_12;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424_out_feedback_valid_out_12;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425_out_feedback_out_11;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425_out_feedback_valid_out_11;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426_out_feedback_out_10;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426_out_feedback_valid_out_10;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427_out_feedback_out_9;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427_out_feedback_valid_out_9;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400_out_feedback_out_36;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400_out_feedback_valid_out_36;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397_out_feedback_out_39;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397_out_feedback_valid_out_39;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396_out_feedback_out_40;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396_out_feedback_valid_out_40;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401_out_feedback_out_35;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401_out_feedback_valid_out_35;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402_out_feedback_out_34;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402_out_feedback_valid_out_34;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403_out_feedback_out_33;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403_out_feedback_valid_out_33;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404_out_feedback_out_32;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404_out_feedback_valid_out_32;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405_out_feedback_out_31;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405_out_feedback_valid_out_31;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406_out_feedback_out_30;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406_out_feedback_valid_out_30;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407_out_feedback_out_29;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407_out_feedback_valid_out_29;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408_out_feedback_out_28;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408_out_feedback_valid_out_28;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409_out_feedback_out_27;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409_out_feedback_valid_out_27;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410_out_feedback_out_26;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410_out_feedback_valid_out_26;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411_out_feedback_out_25;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411_out_feedback_valid_out_25;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412_out_feedback_out_24;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412_out_feedback_valid_out_24;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413_out_feedback_out_23;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413_out_feedback_valid_out_23;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414_out_feedback_out_22;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414_out_feedback_valid_out_22;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415_out_feedback_out_21;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415_out_feedback_valid_out_21;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416_out_feedback_out_20;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416_out_feedback_valid_out_20;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417_out_feedback_out_19;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417_out_feedback_valid_out_19;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399_out_feedback_out_37;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399_out_feedback_valid_out_37;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418_out_feedback_out_18;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418_out_feedback_valid_out_18;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419_out_feedback_out_17;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419_out_feedback_valid_out_17;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420_out_feedback_out_16;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420_out_feedback_valid_out_16;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421_out_feedback_out_15;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421_out_feedback_valid_out_15;
    wire [63:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422_out_feedback_out_14;
    wire [0:0] i_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422_out_feedback_valid_out_14;
    wire [15:0] i_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431_out_feedback_out_8;
    wire [0:0] i_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431_out_feedback_valid_out_8;
    wire [0:0] i_notcmp46_myproject428_q;
    wire [31:0] bgTrunc_i_add_i_i89_10_myproject46_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_11_myproject50_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_12_myproject54_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_13_myproject58_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_14_myproject62_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_15_myproject66_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_16_myproject70_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_17_myproject74_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_18_myproject78_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_19_myproject82_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_1_myproject10_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_20_myproject86_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_21_myproject90_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_22_myproject94_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_23_myproject98_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_24_myproject102_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_25_myproject106_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_26_myproject110_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_27_myproject114_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_28_myproject118_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_29_myproject122_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_2_myproject14_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_30_myproject126_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_31_myproject130_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_3_myproject18_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_4_myproject22_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_5_myproject26_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_6_myproject30_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_7_myproject34_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_8_myproject38_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i89_9_myproject42_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add101_myproject220_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add105_myproject228_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add109_myproject236_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add113_myproject244_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add117_myproject252_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add121_myproject260_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add125_myproject268_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add129_myproject276_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add133_myproject284_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add137_myproject292_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add141_myproject300_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add145_myproject308_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add149_myproject316_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add153_myproject324_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add157_myproject332_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add161_myproject340_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add165_myproject348_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add169_myproject356_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add173_myproject364_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add177_myproject372_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add181_myproject380_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add185_myproject388_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add65_myproject148_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add69_myproject156_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add73_myproject164_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add77_myproject172_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add81_myproject180_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add85_myproject188_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add89_myproject196_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add93_myproject204_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add97_myproject212_sel_x_b;
    wire [40:0] bgTrunc_i_dot_prod_add_myproject139_sel_x_b;
    wire [8:0] bgTrunc_i_fpga_indvars_iv_next_myproject430_sel_x_b;
    wire [31:0] bgTrunc_i_inc63_i_i120_myproject391_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_0_acc_i_i43_sroa_0_0_pml_t_myproject135_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_0_acc_i_i43_sroa_103_200_pml_t_myproject336_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_0_acc_i_i43_sroa_107_208_pml_t_myproject344_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_0_acc_i_i43_sroa_111_216_pml_t_myproject352_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_0_acc_i_i43_sroa_115_224_pml_t_myproject360_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_0_acc_i_i43_sroa_119_232_pml_t_myproject368_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_0_acc_i_i43_sroa_11_16_pml_t_myproject152_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_0_acc_i_i43_sroa_123_240_pml_t_myproject376_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_0_acc_i_i43_sroa_127_248_pml_t_myproject384_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_0_acc_i_i43_sroa_15_24_pml_t_myproject160_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_0_acc_i_i43_sroa_19_32_pml_t_myproject168_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_0_acc_i_i43_sroa_23_40_pml_t_myproject176_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_0_acc_i_i43_sroa_27_48_pml_t_myproject184_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_0_acc_i_i43_sroa_31_56_pml_t_myproject192_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_0_acc_i_i43_sroa_35_64_pml_t_myproject200_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_0_acc_i_i43_sroa_39_72_pml_t_myproject208_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_0_acc_i_i43_sroa_43_80_pml_t_myproject216_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_0_acc_i_i43_sroa_47_88_pml_t_myproject224_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_0_acc_i_i43_sroa_51_96_pml_t_myproject232_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_0_acc_i_i43_sroa_55_104_pml_t_myproject240_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_0_acc_i_i43_sroa_59_112_pml_t_myproject248_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_0_acc_i_i43_sroa_63_120_pml_t_myproject256_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_0_acc_i_i43_sroa_67_128_pml_t_myproject264_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_0_acc_i_i43_sroa_71_136_pml_t_myproject272_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_0_acc_i_i43_sroa_75_144_pml_t_myproject280_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_0_acc_i_i43_sroa_79_152_pml_t_myproject288_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_0_acc_i_i43_sroa_7_8_pml_t_myproject144_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_0_acc_i_i43_sroa_83_160_pml_t_myproject296_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_0_acc_i_i43_sroa_87_168_pml_t_myproject304_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_0_acc_i_i43_sroa_91_176_pml_t_myproject312_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_0_acc_i_i43_sroa_95_184_pml_t_myproject320_sel_x_b;
    wire [40:0] i_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_0_acc_i_i43_sroa_99_192_pml_t_myproject328_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_a;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_b;
    logic [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_o;
    wire [14:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_q;
    wire [63:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_append_upper_bits_x_q;
    wire [12:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_narrow_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_shift_join_x_q;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_dupName_2_trunc_sel_x_b;
    wire [0:0] i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b;
    wire [9:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_a;
    wire [9:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_b;
    logic [9:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_o;
    wire [9:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_q;
    wire [63:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_append_upper_bits_x_q;
    wire [7:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_narrow_x_b;
    wire [8:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_shift_join_x_q;
    wire [8:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_dupName_0_trunc_sel_x_b;
    wire [8:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_dupName_2_trunc_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_10_myproject47_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_11_myproject51_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_12_myproject55_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_13_myproject59_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_14_myproject63_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_15_myproject67_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_16_myproject71_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_17_myproject75_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_18_myproject79_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_19_myproject83_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_1_myproject11_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_20_myproject87_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_21_myproject91_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_22_myproject95_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_23_myproject99_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_24_myproject103_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_25_myproject107_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_26_myproject111_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_27_myproject115_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_28_myproject119_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_29_myproject123_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_2_myproject15_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_30_myproject127_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_31_myproject131_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_3_myproject19_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_4_myproject23_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_5_myproject27_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_6_myproject31_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_7_myproject35_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_8_myproject39_sel_x_b;
    wire [63:0] i_conv_i_i64_i_i_9_myproject43_sel_x_b;
    wire [63:0] i_idxprom25_i_i94_myproject4_sel_x_b;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [22:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q;
    wire [135:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [63:0] i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_uint_out_extendPad_sel_x_b;
    wire [40:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_uint_out_extendPad_sel_x_b;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg2_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg3_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg4_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg5_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg6_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg7_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg8_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg9_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg10_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg11_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg12_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg13_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg14_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg15_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg16_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg17_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg18_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg19_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg20_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg21_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg22_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg23_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg24_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg25_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg26_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg27_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg28_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg29_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg30_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg31_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg32_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg33_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg34_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg35_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg36_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg37_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg38_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg39_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg40_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg41_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg42_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg43_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg44_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg45_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg46_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg47_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg48_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg49_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg50_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg51_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg52_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg53_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg54_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg55_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg56_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg57_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg58_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg59_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg60_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg61_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg62_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg63_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg64_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg65_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg66_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg67_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg68_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg69_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg70_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg71_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg72_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg73_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg74_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg75_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg76_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg77_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg78_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg79_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg80_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg81_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg82_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg83_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg84_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg85_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg86_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg87_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg88_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg89_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg90_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg91_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg92_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg93_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg94_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg95_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg96_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg97_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg98_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg99_q;
    wire [0:0] i_exitcond_myproject393_cmp_nsign_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset;
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 [0:0];
    (* preserve *) reg signed [15:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_p [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_u [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_w [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_x [0:0];
    wire signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_y [0:0];
    reg signed [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_s [0:0];
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq;
    wire [31:0] i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_q;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    wire i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1;
    wire [49:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b;
    wire [13:0] i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c;
    wire [54:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_upper_bits_x_merged_bit_select_b;
    wire [8:0] i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_upper_bits_x_merged_bit_select_c;
    reg [31:0] redist0_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist1_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist2_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist3_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist4_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist5_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist6_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist7_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist8_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist9_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist10_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist11_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist12_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist13_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist14_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist15_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist16_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist17_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist18_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist19_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist20_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist21_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist22_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist23_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist24_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist25_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist26_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist27_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist28_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist29_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist30_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [31:0] redist31_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q;
    reg [0:0] redist32_i_exitcond_myproject393_cmp_nsign_q_1_q;
    reg [0:0] redist33_i_exitcond_myproject393_cmp_nsign_q_9_q;
    reg [0:0] redist34_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_1_q;
    reg [0:0] redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q;
    reg [0:0] redist36_sync_together682_aunroll_x_in_i_valid_1_q;
    reg [0:0] redist37_sync_together682_aunroll_x_in_i_valid_2_q;
    reg [0:0] redist38_sync_together682_aunroll_x_in_i_valid_8_q;
    reg [0:0] redist39_sync_together682_aunroll_x_in_i_valid_9_q;
    reg [7:0] redist40_i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_narrow_x_b_1_q;
    reg [0:0] redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_q;
    reg [0:0] redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_delay_0;
    reg [0:0] redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_delay_1;
    reg [12:0] redist42_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_narrow_x_b_1_q;
    reg [12:0] redist43_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_narrow_x_b_1_q;
    reg [12:0] redist44_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_narrow_x_b_1_q;
    reg [12:0] redist45_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_narrow_x_b_1_q;
    reg [12:0] redist46_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_narrow_x_b_1_q;
    reg [12:0] redist47_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_narrow_x_b_1_q;
    reg [12:0] redist48_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_narrow_x_b_1_q;
    reg [12:0] redist49_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_narrow_x_b_1_q;
    reg [12:0] redist50_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_narrow_x_b_1_q;
    reg [12:0] redist51_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_narrow_x_b_1_q;
    reg [12:0] redist52_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_narrow_x_b_1_q;
    reg [12:0] redist53_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_narrow_x_b_1_q;
    reg [12:0] redist54_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_narrow_x_b_1_q;
    reg [12:0] redist55_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_narrow_x_b_1_q;
    reg [12:0] redist56_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_narrow_x_b_1_q;
    reg [12:0] redist57_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_narrow_x_b_1_q;
    reg [12:0] redist58_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_narrow_x_b_1_q;
    reg [12:0] redist59_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_narrow_x_b_1_q;
    reg [12:0] redist60_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_narrow_x_b_1_q;
    reg [12:0] redist61_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_narrow_x_b_1_q;
    reg [12:0] redist62_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_narrow_x_b_1_q;
    reg [12:0] redist63_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_narrow_x_b_1_q;
    reg [12:0] redist64_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_narrow_x_b_1_q;
    reg [12:0] redist65_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_narrow_x_b_1_q;
    reg [12:0] redist66_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_narrow_x_b_1_q;
    reg [12:0] redist67_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_narrow_x_b_1_q;
    reg [12:0] redist68_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_narrow_x_b_1_q;
    reg [12:0] redist69_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_narrow_x_b_1_q;
    reg [12:0] redist70_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_narrow_x_b_1_q;
    reg [12:0] redist71_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_narrow_x_b_1_q;
    reg [12:0] redist72_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_narrow_x_b_1_q;
    reg [12:0] redist73_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_narrow_x_b_1_q;
    reg [63:0] redist74_i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_data_out_1_q;
    reg [63:0] redist75_i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_data_out_1_q;
    reg [63:0] redist76_i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_data_out_1_q;
    reg [63:0] redist77_i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_data_out_1_q;
    reg [63:0] redist78_i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_data_out_1_q;
    reg [63:0] redist79_i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_data_out_1_q;
    reg [63:0] redist80_i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_data_out_1_q;
    reg [63:0] redist81_i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_data_out_1_q;
    reg [63:0] redist82_i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_data_out_1_q;
    reg [63:0] redist83_i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_data_out_1_q;
    reg [63:0] redist84_i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_data_out_1_q;
    reg [63:0] redist85_i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_data_out_1_q;
    reg [63:0] redist86_i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_data_out_1_q;
    reg [63:0] redist87_i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_data_out_1_q;
    reg [63:0] redist88_i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_data_out_1_q;
    reg [63:0] redist89_i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_data_out_1_q;
    reg [63:0] redist90_i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_data_out_1_q;
    reg [63:0] redist91_i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_data_out_1_q;
    reg [63:0] redist92_i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_data_out_1_q;
    reg [63:0] redist93_i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_data_out_1_q;
    reg [63:0] redist94_i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_data_out_1_q;
    reg [63:0] redist95_i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_data_out_1_q;
    reg [63:0] redist96_i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_data_out_1_q;
    reg [63:0] redist97_i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_data_out_1_q;
    reg [63:0] redist98_i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_data_out_1_q;
    reg [63:0] redist99_i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_data_out_1_q;
    reg [63:0] redist100_i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_data_out_1_q;
    reg [63:0] redist101_i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_data_out_1_q;
    reg [63:0] redist102_i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_data_out_1_q;
    reg [63:0] redist103_i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_data_out_1_q;
    reg [63:0] redist104_i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_data_out_1_q;
    reg [63:0] redist105_i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_data_out_1_q;
    reg [31:0] redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q;


    // redist36_sync_together682_aunroll_x_in_i_valid_1(DELAY,1990)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together682_aunroll_x_in_i_valid_1_q <= '0;
        end
        else
        begin
            redist36_sync_together682_aunroll_x_in_i_valid_1_q <= $unsigned(in_i_valid);
        end
    end

    // c_i9_1607(CONSTANT,238)
    assign c_i9_1607_q = $unsigned(9'b111111111);

    // i_fpga_indvars_iv_next_myproject430(ADD,563)@2
    assign i_fpga_indvars_iv_next_myproject430_a = {1'b0, i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392_out_data_out};
    assign i_fpga_indvars_iv_next_myproject430_b = {1'b0, c_i9_1607_q};
    assign i_fpga_indvars_iv_next_myproject430_o = $unsigned(i_fpga_indvars_iv_next_myproject430_a) + $unsigned(i_fpga_indvars_iv_next_myproject430_b);
    assign i_fpga_indvars_iv_next_myproject430_q = i_fpga_indvars_iv_next_myproject430_o[9:0];

    // bgTrunc_i_fpga_indvars_iv_next_myproject430_sel_x(BITSELECT,741)@2
    assign bgTrunc_i_fpga_indvars_iv_next_myproject430_sel_x_b = i_fpga_indvars_iv_next_myproject430_q[8:0];

    // i_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431(BLACKBOX,671)@2
    // out out_feedback_out_8@20000000
    // out out_feedback_valid_out_8@20000000
    myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0 thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431 (
        .in_data_in(bgTrunc_i_fpga_indvars_iv_next_myproject430_sel_x_b),
        .in_exitcond(i_exitcond_myproject393_cmp_nsign_q),
        .in_feedback_stall_in_8(i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392_out_feedback_stall_out_8),
        .in_stall_in(GND_q),
        .in_valid_in(redist36_sync_together682_aunroll_x_in_i_valid_1_q),
        .out_data_out(),
        .out_feedback_out_8(i_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431_out_feedback_out_8),
        .out_feedback_valid_out_8(i_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431_out_feedback_valid_out_8),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist34_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_1(DELAY,1988)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_1_q <= '0;
        end
        else
        begin
            redist34_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_1_q <= $unsigned(in_c0_eni1242_1_tpl);
        end
    end

    // c_i9_194605(CONSTANT,239)
    assign c_i9_194605_q = $unsigned(9'b011000010);

    // i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392(BLACKBOX,636)@2
    // out out_feedback_stall_out_8@20000000
    myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0 thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392 (
        .in_data_in(c_i9_194605_q),
        .in_dir(redist34_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_1_q),
        .in_feedback_in_8(i_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431_out_feedback_out_8),
        .in_feedback_valid_in_8(i_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431_out_feedback_valid_out_8),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist36_sync_together682_aunroll_x_in_i_valid_1_q),
        .out_data_out(i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392_out_data_out),
        .out_feedback_stall_out_8(i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392_out_feedback_stall_out_8),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_exitcond_myproject393_cmp_nsign(LOGICAL,1919)@2
    assign i_exitcond_myproject393_cmp_nsign_q = $unsigned(~ (i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392_out_data_out[8:8]));

    // i_llvm_fpga_push_i1_notexitcond49_myproject429(BLACKBOX,637)@2
    // out out_feedback_out_4@20000000
    // out out_feedback_valid_out_4@20000000
    myproject_i_llvm_fpga_push_i1_notexitcond49_0 thei_llvm_fpga_push_i1_notexitcond49_myproject429 (
        .in_data_in(i_exitcond_myproject393_cmp_nsign_q),
        .in_feedback_stall_in_4(i_llvm_fpga_pipeline_keep_going48_myproject2_out_not_exitcond_stall_out),
        .in_stall_in(GND_q),
        .in_valid_in(redist36_sync_together682_aunroll_x_in_i_valid_1_q),
        .out_data_out(),
        .out_feedback_out_4(i_llvm_fpga_push_i1_notexitcond49_myproject429_out_feedback_out_4),
        .out_feedback_valid_out_4(i_llvm_fpga_push_i1_notexitcond49_myproject429_out_feedback_valid_out_4),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // i_llvm_fpga_pipeline_keep_going48_myproject2(BLACKBOX,602)@2
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    myproject_i_llvm_fpga_pipeline_keep_going48_0 thei_llvm_fpga_pipeline_keep_going48_myproject2 (
        .in_data_in(VCC_q),
        .in_initeration_in(GND_q),
        .in_initeration_valid_in(GND_q),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond49_myproject429_out_feedback_out_4),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond49_myproject429_out_feedback_valid_out_4),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(GND_q),
        .in_valid_in(redist36_sync_together682_aunroll_x_in_i_valid_1_q),
        .out_data_out(),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going48_myproject2_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going48_myproject2_out_exiting_valid_out),
        .out_initeration_stall_out(),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going48_myproject2_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going48_myproject2_out_pipeline_valid_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,242)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going48_myproject2_exiting_valid_out = i_llvm_fpga_pipeline_keep_going48_myproject2_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going48_myproject2_exiting_stall_out = i_llvm_fpga_pipeline_keep_going48_myproject2_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,675)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going48_myproject2_out_pipeline_valid_out;

    // redist37_sync_together682_aunroll_x_in_i_valid_2(DELAY,1991)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together682_aunroll_x_in_i_valid_2_q <= '0;
        end
        else
        begin
            redist37_sync_together682_aunroll_x_in_i_valid_2_q <= $unsigned(redist36_sync_together682_aunroll_x_in_i_valid_1_q);
        end
    end

    // valid_fanout_reg2(REG,1658)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg2_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_myproject_inputs_addr_0_pmem(CONSTANT,240)
    assign c_myproject_inputs_addr_0_pmem_q = $unsigned(64'b0100000001000010000000000000000000000000000000000000000000000000);

    // i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_upper_bits_x_merged_bit_select(BITSELECT,1953)@4
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_upper_bits_x_merged_bit_select_b = c_myproject_inputs_addr_0_pmem_q[63:9];
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_upper_bits_x_merged_bit_select_c = c_myproject_inputs_addr_0_pmem_q[8:0];

    // c_i32_0537(CONSTANT,173)
    assign c_i32_0537_q = $unsigned(32'b00000000000000000000000000000000);

    // valid_fanout_reg1(REG,1657)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg67(REG,1723)@2 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg67_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg67_q <= $unsigned(redist36_sync_together682_aunroll_x_in_i_valid_1_q);
        end
    end

    // redist32_i_exitcond_myproject393_cmp_nsign_q_1(DELAY,1986)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_exitcond_myproject393_cmp_nsign_q_1_q <= '0;
        end
        else
        begin
            redist32_i_exitcond_myproject393_cmp_nsign_q_1_q <= $unsigned(i_exitcond_myproject393_cmp_nsign_q);
        end
    end

    // c_i32_1604(CONSTANT,177)
    assign c_i32_1604_q = $unsigned(32'b00000000000000000000000000000001);

    // i_inc63_i_i120_myproject391(ADD,568)@3
    assign i_inc63_i_i120_myproject391_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_inc63_i_i120_myproject391_b = {1'b0, c_i32_1604_q};
    assign i_inc63_i_i120_myproject391_o = $unsigned(i_inc63_i_i120_myproject391_a) + $unsigned(i_inc63_i_i120_myproject391_b);
    assign i_inc63_i_i120_myproject391_q = i_inc63_i_i120_myproject391_o[32:0];

    // bgTrunc_i_inc63_i_i120_myproject391_sel_x(BITSELECT,742)@3
    assign bgTrunc_i_inc63_i_i120_myproject391_sel_x_b = i_inc63_i_i120_myproject391_q[31:0];

    // i_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395(BLACKBOX,638)@3
    // out out_feedback_out_41@20000000
    // out out_feedback_valid_out_41@20000000
    myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0 thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395 (
        .in_data_in(bgTrunc_i_inc63_i_i120_myproject391_sel_x_b),
        .in_exitcond(redist32_i_exitcond_myproject393_cmp_nsign_q_1_q),
        .in_feedback_stall_in_41(i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_feedback_stall_out_41),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg67_q),
        .out_data_out(),
        .out_feedback_out_41(i_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395_out_feedback_out_41),
        .out_feedback_valid_out_41(i_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395_out_feedback_valid_out_41),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3(BLACKBOX,603)@2
    // out out_feedback_stall_out_41@20000000
    myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0 thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3 (
        .in_data_in(c_i32_0537_q),
        .in_dir(redist34_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_1_q),
        .in_feedback_in_41(i_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395_out_feedback_out_41),
        .in_feedback_valid_in_41(i_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395_out_feedback_valid_out_41),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .out_data_out(i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out),
        .out_feedback_stall_out_41(i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_feedback_stall_out_41),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1(DELAY,2060)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q <= '0;
        end
        else
        begin
            redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out);
        end
    end

    // i_idxprom25_i_i94_myproject4_sel_x(BITSELECT,1269)@3
    assign i_idxprom25_i_i94_myproject4_sel_x_b = {32'b00000000000000000000000000000000, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q[31:0]};

    // i_idxprom25_i_i94_myproject4_vt_select_31(BITSELECT,567)@3
    assign i_idxprom25_i_i94_myproject4_vt_select_31_b = i_idxprom25_i_i94_myproject4_sel_x_b[31:0];

    // i_idxprom25_i_i94_myproject4_vt_join(BITJOIN,566)@3
    assign i_idxprom25_i_i94_myproject4_vt_join_q = {c_i32_0537_q, i_idxprom25_i_i94_myproject4_vt_select_31_b};

    // i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_dupName_0_trunc_sel_x(BITSELECT,1236)@3
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_dupName_0_trunc_sel_x_b = i_idxprom25_i_i94_myproject4_vt_join_q[8:0];

    // i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_narrow_x(BITSELECT,1229)@3
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_narrow_x_b = i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_dupName_0_trunc_sel_x_b[7:0];

    // redist40_i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_narrow_x_b_1(DELAY,1994)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist40_i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_shift_join_x(BITJOIN,1230)@4
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_shift_join_x_q = {redist40_i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x(ADD,1226)@4
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_a = {1'b0, i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_b = {1'b0, i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_shift_join_x_q};
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_o = $unsigned(i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_a) + $unsigned(i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_b);
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_q = i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_o[9:0];

    // i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_dupName_2_trunc_sel_x(BITSELECT,1237)@4
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_add_x_q[8:0];

    // i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_append_upper_bits_x(BITJOIN,1227)@4
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_append_upper_bits_x_q = {i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject5_vt_select_63(BITSELECT,405)@4
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject5_vt_select_63_b = i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject5_vt_join(BITJOIN,404)@4
    assign i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject5_vt_join_q = {i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject5_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6(BLACKBOX,601)@4
    // in in_i_stall@20000000
    // out out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_address@20000000
    // out out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_burstcount@20000000
    // out out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_byteenable@20000000
    // out out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_enable@20000000
    // out out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_read@20000000
    // out out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_write@20000000
    // out out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0 thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6 (
        .in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_readdata(in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_readdata),
        .in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_readdatavalid(in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_readdatavalid),
        .in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_waitrequest(in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_waitrequest),
        .in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_writeack(in_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp_i_i49_sroa_0_0_sroa_idx1_myproject5_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg2_q),
        .out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_address(i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_address),
        .out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_burstcount),
        .out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_byteenable),
        .out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_enable),
        .out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_read(i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_read),
        .out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_write(i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_write),
        .out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_0_ext_sig_sync_out_x(GPOUT,745)
    assign out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_address = i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_address;
    assign out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_enable;
    assign out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_read = i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_read;
    assign out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_write = i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_write;
    assign out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_writedata;
    assign out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_byteenable;
    assign out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_agg_tmp_i_i49_sroa_0_0_copyload42_myproject_avm_burstcount;

    // valid_fanout_reg3(REG,1659)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg3_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i64_4629700416936869888538(CONSTANT,231)
    assign c_i64_4629700416936869888538_q = $unsigned(64'b0100000001000000000000000000000000000000000000000000000000000000);

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select(BITSELECT,1952)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b = c_i64_4629700416936869888538_q[63:14];
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c = c_i64_4629700416936869888538_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_dupName_0_trunc_sel_x(BITSELECT,1223)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_dupName_0_trunc_sel_x_b = i_idxprom25_i_i94_myproject4_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_narrow_x(BITSELECT,1216)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist42_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_narrow_x_b_1(DELAY,1996)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist42_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_shift_join_x(BITJOIN,1217)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_shift_join_x_q = {redist42_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x(ADD,1213)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_dupName_2_trunc_sel_x(BITSELECT,1224)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_append_upper_bits_x(BITJOIN,1214)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject8_vt_select_63(BITSELECT,401)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject8_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject8_vt_join(BITJOIN,400)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject8_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject8_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9(BLACKBOX,569)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_myproject8_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg3_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_1_ext_sig_sync_out_x(GPOUT,747)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject_avm_burstcount;

    // valid_fanout_reg4(REG,1660)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg4_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_256539(CONSTANT,182)
    assign c_i32_256539_q = $unsigned(32'b00000000000000000000000100000000);

    // i_add_i_i89_1_myproject10(ADD,285)@3
    assign i_add_i_i89_1_myproject10_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_1_myproject10_b = {1'b0, c_i32_256539_q};
    assign i_add_i_i89_1_myproject10_o = $unsigned(i_add_i_i89_1_myproject10_a) + $unsigned(i_add_i_i89_1_myproject10_b);
    assign i_add_i_i89_1_myproject10_q = i_add_i_i89_1_myproject10_o[32:0];

    // bgTrunc_i_add_i_i89_1_myproject10_sel_x(BITSELECT,688)@3
    assign bgTrunc_i_add_i_i89_1_myproject10_sel_x_b = i_add_i_i89_1_myproject10_q[31:0];

    // i_conv_i_i64_i_i_1_myproject11_sel_x(BITSELECT,1248)@3
    assign i_conv_i_i64_i_i_1_myproject11_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_1_myproject10_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_1_myproject11_vt_select_31(BITSELECT,449)@3
    assign i_conv_i_i64_i_i_1_myproject11_vt_select_31_b = i_conv_i_i64_i_i_1_myproject11_sel_x_b[31:0];

    // i_conv_i_i64_i_i_1_myproject11_vt_join(BITJOIN,448)@3
    assign i_conv_i_i64_i_i_1_myproject11_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_1_myproject11_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_dupName_0_trunc_sel_x(BITSELECT,971)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_1_myproject11_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_narrow_x(BITSELECT,964)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist63_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_narrow_x_b_1(DELAY,2017)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist63_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_shift_join_x(BITJOIN,965)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_shift_join_x_q = {redist63_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x(ADD,961)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_dupName_2_trunc_sel_x(BITSELECT,972)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_append_upper_bits_x(BITJOIN,962)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject12_vt_select_63(BITSELECT,338)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject12_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject12_vt_join(BITJOIN,337)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject12_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject12_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13(BLACKBOX,571)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_1_myproject12_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg4_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_2_ext_sig_sync_out_x(GPOUT,749)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject_avm_burstcount;

    // valid_fanout_reg5(REG,1661)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg5_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg5_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_512540(CONSTANT,193)
    assign c_i32_512540_q = $unsigned(32'b00000000000000000000001000000000);

    // i_add_i_i89_2_myproject14(ADD,296)@3
    assign i_add_i_i89_2_myproject14_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_2_myproject14_b = {1'b0, c_i32_512540_q};
    assign i_add_i_i89_2_myproject14_o = $unsigned(i_add_i_i89_2_myproject14_a) + $unsigned(i_add_i_i89_2_myproject14_b);
    assign i_add_i_i89_2_myproject14_q = i_add_i_i89_2_myproject14_o[32:0];

    // bgTrunc_i_add_i_i89_2_myproject14_sel_x(BITSELECT,699)@3
    assign bgTrunc_i_add_i_i89_2_myproject14_sel_x_b = i_add_i_i89_2_myproject14_q[31:0];

    // i_conv_i_i64_i_i_2_myproject15_sel_x(BITSELECT,1259)@3
    assign i_conv_i_i64_i_i_2_myproject15_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_2_myproject14_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_2_myproject15_vt_select_31(BITSELECT,493)@3
    assign i_conv_i_i64_i_i_2_myproject15_vt_select_31_b = i_conv_i_i64_i_i_2_myproject15_sel_x_b[31:0];

    // i_conv_i_i64_i_i_2_myproject15_vt_join(BITJOIN,492)@3
    assign i_conv_i_i64_i_i_2_myproject15_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_2_myproject15_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_dupName_0_trunc_sel_x(BITSELECT,1103)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_2_myproject15_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_narrow_x(BITSELECT,1096)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist52_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_narrow_x_b_1(DELAY,2006)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist52_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_shift_join_x(BITJOIN,1097)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_shift_join_x_q = {redist52_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x(ADD,1093)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_dupName_2_trunc_sel_x(BITSELECT,1104)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_append_upper_bits_x(BITJOIN,1094)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject16_vt_select_63(BITSELECT,371)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject16_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject16_vt_join(BITJOIN,370)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject16_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject16_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17(BLACKBOX,582)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_2_myproject16_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg5_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_3_ext_sig_sync_out_x(GPOUT,751)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject_avm_burstcount;

    // valid_fanout_reg6(REG,1662)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg6_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg6_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_768541(CONSTANT,204)
    assign c_i32_768541_q = $unsigned(32'b00000000000000000000001100000000);

    // i_add_i_i89_3_myproject18(ADD,299)@3
    assign i_add_i_i89_3_myproject18_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_3_myproject18_b = {1'b0, c_i32_768541_q};
    assign i_add_i_i89_3_myproject18_o = $unsigned(i_add_i_i89_3_myproject18_a) + $unsigned(i_add_i_i89_3_myproject18_b);
    assign i_add_i_i89_3_myproject18_q = i_add_i_i89_3_myproject18_o[32:0];

    // bgTrunc_i_add_i_i89_3_myproject18_sel_x(BITSELECT,702)@3
    assign bgTrunc_i_add_i_i89_3_myproject18_sel_x_b = i_add_i_i89_3_myproject18_q[31:0];

    // i_conv_i_i64_i_i_3_myproject19_sel_x(BITSELECT,1262)@3
    assign i_conv_i_i64_i_i_3_myproject19_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_3_myproject18_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_3_myproject19_vt_select_31(BITSELECT,505)@3
    assign i_conv_i_i64_i_i_3_myproject19_vt_select_31_b = i_conv_i_i64_i_i_3_myproject19_sel_x_b[31:0];

    // i_conv_i_i64_i_i_3_myproject19_vt_join(BITJOIN,504)@3
    assign i_conv_i_i64_i_i_3_myproject19_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_3_myproject19_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_dupName_0_trunc_sel_x(BITSELECT,1139)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_3_myproject19_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_narrow_x(BITSELECT,1132)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist49_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_narrow_x_b_1(DELAY,2003)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist49_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_shift_join_x(BITJOIN,1133)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_shift_join_x_q = {redist49_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x(ADD,1129)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_dupName_2_trunc_sel_x(BITSELECT,1140)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_append_upper_bits_x(BITJOIN,1130)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject20_vt_select_63(BITSELECT,380)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject20_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject20_vt_join(BITJOIN,379)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject20_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject20_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21(BLACKBOX,593)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_3_myproject20_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg6_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_4_ext_sig_sync_out_x(GPOUT,753)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject_avm_burstcount;

    // valid_fanout_reg7(REG,1663)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg7_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg7_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_1024542(CONSTANT,174)
    assign c_i32_1024542_q = $unsigned(32'b00000000000000000000010000000000);

    // i_add_i_i89_4_myproject22(ADD,300)@3
    assign i_add_i_i89_4_myproject22_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_4_myproject22_b = {1'b0, c_i32_1024542_q};
    assign i_add_i_i89_4_myproject22_o = $unsigned(i_add_i_i89_4_myproject22_a) + $unsigned(i_add_i_i89_4_myproject22_b);
    assign i_add_i_i89_4_myproject22_q = i_add_i_i89_4_myproject22_o[32:0];

    // bgTrunc_i_add_i_i89_4_myproject22_sel_x(BITSELECT,703)@3
    assign bgTrunc_i_add_i_i89_4_myproject22_sel_x_b = i_add_i_i89_4_myproject22_q[31:0];

    // i_conv_i_i64_i_i_4_myproject23_sel_x(BITSELECT,1263)@3
    assign i_conv_i_i64_i_i_4_myproject23_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_4_myproject22_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_4_myproject23_vt_select_31(BITSELECT,509)@3
    assign i_conv_i_i64_i_i_4_myproject23_vt_select_31_b = i_conv_i_i64_i_i_4_myproject23_sel_x_b[31:0];

    // i_conv_i_i64_i_i_4_myproject23_vt_join(BITJOIN,508)@3
    assign i_conv_i_i64_i_i_4_myproject23_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_4_myproject23_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_dupName_0_trunc_sel_x(BITSELECT,1151)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_4_myproject23_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_narrow_x(BITSELECT,1144)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist48_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_narrow_x_b_1(DELAY,2002)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist48_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_shift_join_x(BITJOIN,1145)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_shift_join_x_q = {redist48_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x(ADD,1141)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_dupName_2_trunc_sel_x(BITSELECT,1152)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_append_upper_bits_x(BITJOIN,1142)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject24_vt_select_63(BITSELECT,383)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject24_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject24_vt_join(BITJOIN,382)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject24_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject24_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25(BLACKBOX,595)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_4_myproject24_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg7_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_5_ext_sig_sync_out_x(GPOUT,755)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject_avm_burstcount;

    // valid_fanout_reg8(REG,1664)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg8_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg8_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_1280543(CONSTANT,175)
    assign c_i32_1280543_q = $unsigned(32'b00000000000000000000010100000000);

    // i_add_i_i89_5_myproject26(ADD,301)@3
    assign i_add_i_i89_5_myproject26_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_5_myproject26_b = {1'b0, c_i32_1280543_q};
    assign i_add_i_i89_5_myproject26_o = $unsigned(i_add_i_i89_5_myproject26_a) + $unsigned(i_add_i_i89_5_myproject26_b);
    assign i_add_i_i89_5_myproject26_q = i_add_i_i89_5_myproject26_o[32:0];

    // bgTrunc_i_add_i_i89_5_myproject26_sel_x(BITSELECT,704)@3
    assign bgTrunc_i_add_i_i89_5_myproject26_sel_x_b = i_add_i_i89_5_myproject26_q[31:0];

    // i_conv_i_i64_i_i_5_myproject27_sel_x(BITSELECT,1264)@3
    assign i_conv_i_i64_i_i_5_myproject27_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_5_myproject26_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_5_myproject27_vt_select_31(BITSELECT,513)@3
    assign i_conv_i_i64_i_i_5_myproject27_vt_select_31_b = i_conv_i_i64_i_i_5_myproject27_sel_x_b[31:0];

    // i_conv_i_i64_i_i_5_myproject27_vt_join(BITJOIN,512)@3
    assign i_conv_i_i64_i_i_5_myproject27_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_5_myproject27_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_dupName_0_trunc_sel_x(BITSELECT,1163)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_5_myproject27_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_narrow_x(BITSELECT,1156)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist47_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_narrow_x_b_1(DELAY,2001)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist47_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_shift_join_x(BITJOIN,1157)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_shift_join_x_q = {redist47_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x(ADD,1153)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_dupName_2_trunc_sel_x(BITSELECT,1164)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_append_upper_bits_x(BITJOIN,1154)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject28_vt_select_63(BITSELECT,386)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject28_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject28_vt_join(BITJOIN,385)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject28_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject28_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29(BLACKBOX,596)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_5_myproject28_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg8_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_6_ext_sig_sync_out_x(GPOUT,757)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject_avm_burstcount;

    // valid_fanout_reg9(REG,1665)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg9_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg9_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_1536544(CONSTANT,176)
    assign c_i32_1536544_q = $unsigned(32'b00000000000000000000011000000000);

    // i_add_i_i89_6_myproject30(ADD,302)@3
    assign i_add_i_i89_6_myproject30_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_6_myproject30_b = {1'b0, c_i32_1536544_q};
    assign i_add_i_i89_6_myproject30_o = $unsigned(i_add_i_i89_6_myproject30_a) + $unsigned(i_add_i_i89_6_myproject30_b);
    assign i_add_i_i89_6_myproject30_q = i_add_i_i89_6_myproject30_o[32:0];

    // bgTrunc_i_add_i_i89_6_myproject30_sel_x(BITSELECT,705)@3
    assign bgTrunc_i_add_i_i89_6_myproject30_sel_x_b = i_add_i_i89_6_myproject30_q[31:0];

    // i_conv_i_i64_i_i_6_myproject31_sel_x(BITSELECT,1265)@3
    assign i_conv_i_i64_i_i_6_myproject31_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_6_myproject30_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_6_myproject31_vt_select_31(BITSELECT,517)@3
    assign i_conv_i_i64_i_i_6_myproject31_vt_select_31_b = i_conv_i_i64_i_i_6_myproject31_sel_x_b[31:0];

    // i_conv_i_i64_i_i_6_myproject31_vt_join(BITJOIN,516)@3
    assign i_conv_i_i64_i_i_6_myproject31_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_6_myproject31_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_dupName_0_trunc_sel_x(BITSELECT,1175)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_6_myproject31_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_narrow_x(BITSELECT,1168)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist46_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_narrow_x_b_1(DELAY,2000)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist46_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_shift_join_x(BITJOIN,1169)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_shift_join_x_q = {redist46_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x(ADD,1165)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_dupName_2_trunc_sel_x(BITSELECT,1176)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_append_upper_bits_x(BITJOIN,1166)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject32_vt_select_63(BITSELECT,389)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject32_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject32_vt_join(BITJOIN,388)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject32_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject32_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33(BLACKBOX,597)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_6_myproject32_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg9_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_7_ext_sig_sync_out_x(GPOUT,759)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject_avm_burstcount;

    // valid_fanout_reg10(REG,1666)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg10_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg10_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_1792545(CONSTANT,178)
    assign c_i32_1792545_q = $unsigned(32'b00000000000000000000011100000000);

    // i_add_i_i89_7_myproject34(ADD,303)@3
    assign i_add_i_i89_7_myproject34_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_7_myproject34_b = {1'b0, c_i32_1792545_q};
    assign i_add_i_i89_7_myproject34_o = $unsigned(i_add_i_i89_7_myproject34_a) + $unsigned(i_add_i_i89_7_myproject34_b);
    assign i_add_i_i89_7_myproject34_q = i_add_i_i89_7_myproject34_o[32:0];

    // bgTrunc_i_add_i_i89_7_myproject34_sel_x(BITSELECT,706)@3
    assign bgTrunc_i_add_i_i89_7_myproject34_sel_x_b = i_add_i_i89_7_myproject34_q[31:0];

    // i_conv_i_i64_i_i_7_myproject35_sel_x(BITSELECT,1266)@3
    assign i_conv_i_i64_i_i_7_myproject35_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_7_myproject34_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_7_myproject35_vt_select_31(BITSELECT,521)@3
    assign i_conv_i_i64_i_i_7_myproject35_vt_select_31_b = i_conv_i_i64_i_i_7_myproject35_sel_x_b[31:0];

    // i_conv_i_i64_i_i_7_myproject35_vt_join(BITJOIN,520)@3
    assign i_conv_i_i64_i_i_7_myproject35_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_7_myproject35_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_dupName_0_trunc_sel_x(BITSELECT,1187)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_7_myproject35_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_narrow_x(BITSELECT,1180)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist45_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_narrow_x_b_1(DELAY,1999)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist45_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_shift_join_x(BITJOIN,1181)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_shift_join_x_q = {redist45_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x(ADD,1177)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_dupName_2_trunc_sel_x(BITSELECT,1188)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_append_upper_bits_x(BITJOIN,1178)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject36_vt_select_63(BITSELECT,392)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject36_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject36_vt_join(BITJOIN,391)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject36_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject36_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37(BLACKBOX,598)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_7_myproject36_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg10_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_8_ext_sig_sync_out_x(GPOUT,761)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject_avm_burstcount;

    // valid_fanout_reg11(REG,1667)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg11_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg11_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_2048546(CONSTANT,179)
    assign c_i32_2048546_q = $unsigned(32'b00000000000000000000100000000000);

    // i_add_i_i89_8_myproject38(ADD,304)@3
    assign i_add_i_i89_8_myproject38_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_8_myproject38_b = {1'b0, c_i32_2048546_q};
    assign i_add_i_i89_8_myproject38_o = $unsigned(i_add_i_i89_8_myproject38_a) + $unsigned(i_add_i_i89_8_myproject38_b);
    assign i_add_i_i89_8_myproject38_q = i_add_i_i89_8_myproject38_o[32:0];

    // bgTrunc_i_add_i_i89_8_myproject38_sel_x(BITSELECT,707)@3
    assign bgTrunc_i_add_i_i89_8_myproject38_sel_x_b = i_add_i_i89_8_myproject38_q[31:0];

    // i_conv_i_i64_i_i_8_myproject39_sel_x(BITSELECT,1267)@3
    assign i_conv_i_i64_i_i_8_myproject39_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_8_myproject38_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_8_myproject39_vt_select_31(BITSELECT,525)@3
    assign i_conv_i_i64_i_i_8_myproject39_vt_select_31_b = i_conv_i_i64_i_i_8_myproject39_sel_x_b[31:0];

    // i_conv_i_i64_i_i_8_myproject39_vt_join(BITJOIN,524)@3
    assign i_conv_i_i64_i_i_8_myproject39_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_8_myproject39_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_dupName_0_trunc_sel_x(BITSELECT,1199)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_8_myproject39_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_narrow_x(BITSELECT,1192)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist44_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_narrow_x_b_1(DELAY,1998)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist44_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_shift_join_x(BITJOIN,1193)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_shift_join_x_q = {redist44_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x(ADD,1189)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_dupName_2_trunc_sel_x(BITSELECT,1200)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_append_upper_bits_x(BITJOIN,1190)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject40_vt_select_63(BITSELECT,395)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject40_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject40_vt_join(BITJOIN,394)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject40_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject40_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41(BLACKBOX,599)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_8_myproject40_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg11_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_9_ext_sig_sync_out_x(GPOUT,763)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject_avm_burstcount;

    // valid_fanout_reg12(REG,1668)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg12_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg12_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_2304547(CONSTANT,180)
    assign c_i32_2304547_q = $unsigned(32'b00000000000000000000100100000000);

    // i_add_i_i89_9_myproject42(ADD,305)@3
    assign i_add_i_i89_9_myproject42_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_9_myproject42_b = {1'b0, c_i32_2304547_q};
    assign i_add_i_i89_9_myproject42_o = $unsigned(i_add_i_i89_9_myproject42_a) + $unsigned(i_add_i_i89_9_myproject42_b);
    assign i_add_i_i89_9_myproject42_q = i_add_i_i89_9_myproject42_o[32:0];

    // bgTrunc_i_add_i_i89_9_myproject42_sel_x(BITSELECT,708)@3
    assign bgTrunc_i_add_i_i89_9_myproject42_sel_x_b = i_add_i_i89_9_myproject42_q[31:0];

    // i_conv_i_i64_i_i_9_myproject43_sel_x(BITSELECT,1268)@3
    assign i_conv_i_i64_i_i_9_myproject43_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_9_myproject42_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_9_myproject43_vt_select_31(BITSELECT,529)@3
    assign i_conv_i_i64_i_i_9_myproject43_vt_select_31_b = i_conv_i_i64_i_i_9_myproject43_sel_x_b[31:0];

    // i_conv_i_i64_i_i_9_myproject43_vt_join(BITJOIN,528)@3
    assign i_conv_i_i64_i_i_9_myproject43_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_9_myproject43_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_dupName_0_trunc_sel_x(BITSELECT,1211)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_9_myproject43_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_narrow_x(BITSELECT,1204)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist43_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_narrow_x_b_1(DELAY,1997)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist43_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_shift_join_x(BITJOIN,1205)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_shift_join_x_q = {redist43_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x(ADD,1201)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_dupName_2_trunc_sel_x(BITSELECT,1212)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_append_upper_bits_x(BITJOIN,1202)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject44_vt_select_63(BITSELECT,398)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject44_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject44_vt_join(BITJOIN,397)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject44_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject44_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45(BLACKBOX,600)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_9_myproject44_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg12_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_10_ext_sig_sync_out_x(GPOUT,765)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject_avm_burstcount;

    // valid_fanout_reg13(REG,1669)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg13_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg13_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_2560548(CONSTANT,181)
    assign c_i32_2560548_q = $unsigned(32'b00000000000000000000101000000000);

    // i_add_i_i89_10_myproject46(ADD,275)@3
    assign i_add_i_i89_10_myproject46_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_10_myproject46_b = {1'b0, c_i32_2560548_q};
    assign i_add_i_i89_10_myproject46_o = $unsigned(i_add_i_i89_10_myproject46_a) + $unsigned(i_add_i_i89_10_myproject46_b);
    assign i_add_i_i89_10_myproject46_q = i_add_i_i89_10_myproject46_o[32:0];

    // bgTrunc_i_add_i_i89_10_myproject46_sel_x(BITSELECT,678)@3
    assign bgTrunc_i_add_i_i89_10_myproject46_sel_x_b = i_add_i_i89_10_myproject46_q[31:0];

    // i_conv_i_i64_i_i_10_myproject47_sel_x(BITSELECT,1238)@3
    assign i_conv_i_i64_i_i_10_myproject47_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_10_myproject46_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_10_myproject47_vt_select_31(BITSELECT,409)@3
    assign i_conv_i_i64_i_i_10_myproject47_vt_select_31_b = i_conv_i_i64_i_i_10_myproject47_sel_x_b[31:0];

    // i_conv_i_i64_i_i_10_myproject47_vt_join(BITJOIN,408)@3
    assign i_conv_i_i64_i_i_10_myproject47_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_10_myproject47_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_dupName_0_trunc_sel_x(BITSELECT,851)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_10_myproject47_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_narrow_x(BITSELECT,844)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist73_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_narrow_x_b_1(DELAY,2027)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist73_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_shift_join_x(BITJOIN,845)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_shift_join_x_q = {redist73_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x(ADD,841)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_dupName_2_trunc_sel_x(BITSELECT,852)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_append_upper_bits_x(BITJOIN,842)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject48_vt_select_63(BITSELECT,308)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject48_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject48_vt_join(BITJOIN,307)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject48_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject48_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49(BLACKBOX,570)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject48_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg13_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_11_ext_sig_sync_out_x(GPOUT,767)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject_avm_burstcount;

    // valid_fanout_reg14(REG,1670)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg14_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg14_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_2816549(CONSTANT,183)
    assign c_i32_2816549_q = $unsigned(32'b00000000000000000000101100000000);

    // i_add_i_i89_11_myproject50(ADD,276)@3
    assign i_add_i_i89_11_myproject50_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_11_myproject50_b = {1'b0, c_i32_2816549_q};
    assign i_add_i_i89_11_myproject50_o = $unsigned(i_add_i_i89_11_myproject50_a) + $unsigned(i_add_i_i89_11_myproject50_b);
    assign i_add_i_i89_11_myproject50_q = i_add_i_i89_11_myproject50_o[32:0];

    // bgTrunc_i_add_i_i89_11_myproject50_sel_x(BITSELECT,679)@3
    assign bgTrunc_i_add_i_i89_11_myproject50_sel_x_b = i_add_i_i89_11_myproject50_q[31:0];

    // i_conv_i_i64_i_i_11_myproject51_sel_x(BITSELECT,1239)@3
    assign i_conv_i_i64_i_i_11_myproject51_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_11_myproject50_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_11_myproject51_vt_select_31(BITSELECT,413)@3
    assign i_conv_i_i64_i_i_11_myproject51_vt_select_31_b = i_conv_i_i64_i_i_11_myproject51_sel_x_b[31:0];

    // i_conv_i_i64_i_i_11_myproject51_vt_join(BITJOIN,412)@3
    assign i_conv_i_i64_i_i_11_myproject51_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_11_myproject51_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_dupName_0_trunc_sel_x(BITSELECT,863)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_11_myproject51_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_narrow_x(BITSELECT,856)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist72_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_narrow_x_b_1(DELAY,2026)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist72_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_shift_join_x(BITJOIN,857)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_shift_join_x_q = {redist72_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x(ADD,853)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_dupName_2_trunc_sel_x(BITSELECT,864)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_append_upper_bits_x(BITJOIN,854)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject52_vt_select_63(BITSELECT,311)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject52_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject52_vt_join(BITJOIN,310)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject52_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject52_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53(BLACKBOX,572)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_11_myproject52_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg14_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_12_ext_sig_sync_out_x(GPOUT,769)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject_avm_burstcount;

    // valid_fanout_reg15(REG,1671)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg15_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg15_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_3072550(CONSTANT,184)
    assign c_i32_3072550_q = $unsigned(32'b00000000000000000000110000000000);

    // i_add_i_i89_12_myproject54(ADD,277)@3
    assign i_add_i_i89_12_myproject54_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_12_myproject54_b = {1'b0, c_i32_3072550_q};
    assign i_add_i_i89_12_myproject54_o = $unsigned(i_add_i_i89_12_myproject54_a) + $unsigned(i_add_i_i89_12_myproject54_b);
    assign i_add_i_i89_12_myproject54_q = i_add_i_i89_12_myproject54_o[32:0];

    // bgTrunc_i_add_i_i89_12_myproject54_sel_x(BITSELECT,680)@3
    assign bgTrunc_i_add_i_i89_12_myproject54_sel_x_b = i_add_i_i89_12_myproject54_q[31:0];

    // i_conv_i_i64_i_i_12_myproject55_sel_x(BITSELECT,1240)@3
    assign i_conv_i_i64_i_i_12_myproject55_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_12_myproject54_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_12_myproject55_vt_select_31(BITSELECT,417)@3
    assign i_conv_i_i64_i_i_12_myproject55_vt_select_31_b = i_conv_i_i64_i_i_12_myproject55_sel_x_b[31:0];

    // i_conv_i_i64_i_i_12_myproject55_vt_join(BITJOIN,416)@3
    assign i_conv_i_i64_i_i_12_myproject55_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_12_myproject55_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_dupName_0_trunc_sel_x(BITSELECT,875)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_12_myproject55_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_narrow_x(BITSELECT,868)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist71_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_narrow_x_b_1(DELAY,2025)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist71_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_shift_join_x(BITJOIN,869)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_shift_join_x_q = {redist71_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x(ADD,865)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_dupName_2_trunc_sel_x(BITSELECT,876)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_append_upper_bits_x(BITJOIN,866)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject56_vt_select_63(BITSELECT,314)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject56_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject56_vt_join(BITJOIN,313)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject56_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject56_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57(BLACKBOX,573)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_12_myproject56_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg15_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_13_ext_sig_sync_out_x(GPOUT,771)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject_avm_burstcount;

    // valid_fanout_reg16(REG,1672)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg16_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg16_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_3328551(CONSTANT,185)
    assign c_i32_3328551_q = $unsigned(32'b00000000000000000000110100000000);

    // i_add_i_i89_13_myproject58(ADD,278)@3
    assign i_add_i_i89_13_myproject58_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_13_myproject58_b = {1'b0, c_i32_3328551_q};
    assign i_add_i_i89_13_myproject58_o = $unsigned(i_add_i_i89_13_myproject58_a) + $unsigned(i_add_i_i89_13_myproject58_b);
    assign i_add_i_i89_13_myproject58_q = i_add_i_i89_13_myproject58_o[32:0];

    // bgTrunc_i_add_i_i89_13_myproject58_sel_x(BITSELECT,681)@3
    assign bgTrunc_i_add_i_i89_13_myproject58_sel_x_b = i_add_i_i89_13_myproject58_q[31:0];

    // i_conv_i_i64_i_i_13_myproject59_sel_x(BITSELECT,1241)@3
    assign i_conv_i_i64_i_i_13_myproject59_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_13_myproject58_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_13_myproject59_vt_select_31(BITSELECT,421)@3
    assign i_conv_i_i64_i_i_13_myproject59_vt_select_31_b = i_conv_i_i64_i_i_13_myproject59_sel_x_b[31:0];

    // i_conv_i_i64_i_i_13_myproject59_vt_join(BITJOIN,420)@3
    assign i_conv_i_i64_i_i_13_myproject59_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_13_myproject59_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_dupName_0_trunc_sel_x(BITSELECT,887)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_13_myproject59_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_narrow_x(BITSELECT,880)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist70_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_narrow_x_b_1(DELAY,2024)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist70_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_shift_join_x(BITJOIN,881)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_shift_join_x_q = {redist70_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x(ADD,877)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_dupName_2_trunc_sel_x(BITSELECT,888)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_append_upper_bits_x(BITJOIN,878)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject60_vt_select_63(BITSELECT,317)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject60_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject60_vt_join(BITJOIN,316)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject60_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject60_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61(BLACKBOX,574)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_13_myproject60_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg16_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_14_ext_sig_sync_out_x(GPOUT,773)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject_avm_burstcount;

    // valid_fanout_reg17(REG,1673)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg17_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg17_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_3584552(CONSTANT,186)
    assign c_i32_3584552_q = $unsigned(32'b00000000000000000000111000000000);

    // i_add_i_i89_14_myproject62(ADD,279)@3
    assign i_add_i_i89_14_myproject62_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_14_myproject62_b = {1'b0, c_i32_3584552_q};
    assign i_add_i_i89_14_myproject62_o = $unsigned(i_add_i_i89_14_myproject62_a) + $unsigned(i_add_i_i89_14_myproject62_b);
    assign i_add_i_i89_14_myproject62_q = i_add_i_i89_14_myproject62_o[32:0];

    // bgTrunc_i_add_i_i89_14_myproject62_sel_x(BITSELECT,682)@3
    assign bgTrunc_i_add_i_i89_14_myproject62_sel_x_b = i_add_i_i89_14_myproject62_q[31:0];

    // i_conv_i_i64_i_i_14_myproject63_sel_x(BITSELECT,1242)@3
    assign i_conv_i_i64_i_i_14_myproject63_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_14_myproject62_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_14_myproject63_vt_select_31(BITSELECT,425)@3
    assign i_conv_i_i64_i_i_14_myproject63_vt_select_31_b = i_conv_i_i64_i_i_14_myproject63_sel_x_b[31:0];

    // i_conv_i_i64_i_i_14_myproject63_vt_join(BITJOIN,424)@3
    assign i_conv_i_i64_i_i_14_myproject63_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_14_myproject63_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_dupName_0_trunc_sel_x(BITSELECT,899)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_14_myproject63_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_narrow_x(BITSELECT,892)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist69_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_narrow_x_b_1(DELAY,2023)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist69_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_shift_join_x(BITJOIN,893)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_shift_join_x_q = {redist69_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x(ADD,889)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_dupName_2_trunc_sel_x(BITSELECT,900)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_append_upper_bits_x(BITJOIN,890)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject64_vt_select_63(BITSELECT,320)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject64_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject64_vt_join(BITJOIN,319)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject64_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject64_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65(BLACKBOX,575)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_14_myproject64_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg17_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_15_ext_sig_sync_out_x(GPOUT,775)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject_avm_burstcount;

    // valid_fanout_reg18(REG,1674)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg18_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg18_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_3840553(CONSTANT,187)
    assign c_i32_3840553_q = $unsigned(32'b00000000000000000000111100000000);

    // i_add_i_i89_15_myproject66(ADD,280)@3
    assign i_add_i_i89_15_myproject66_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_15_myproject66_b = {1'b0, c_i32_3840553_q};
    assign i_add_i_i89_15_myproject66_o = $unsigned(i_add_i_i89_15_myproject66_a) + $unsigned(i_add_i_i89_15_myproject66_b);
    assign i_add_i_i89_15_myproject66_q = i_add_i_i89_15_myproject66_o[32:0];

    // bgTrunc_i_add_i_i89_15_myproject66_sel_x(BITSELECT,683)@3
    assign bgTrunc_i_add_i_i89_15_myproject66_sel_x_b = i_add_i_i89_15_myproject66_q[31:0];

    // i_conv_i_i64_i_i_15_myproject67_sel_x(BITSELECT,1243)@3
    assign i_conv_i_i64_i_i_15_myproject67_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_15_myproject66_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_15_myproject67_vt_select_31(BITSELECT,429)@3
    assign i_conv_i_i64_i_i_15_myproject67_vt_select_31_b = i_conv_i_i64_i_i_15_myproject67_sel_x_b[31:0];

    // i_conv_i_i64_i_i_15_myproject67_vt_join(BITJOIN,428)@3
    assign i_conv_i_i64_i_i_15_myproject67_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_15_myproject67_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_dupName_0_trunc_sel_x(BITSELECT,911)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_15_myproject67_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_narrow_x(BITSELECT,904)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist68_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_narrow_x_b_1(DELAY,2022)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist68_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_shift_join_x(BITJOIN,905)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_shift_join_x_q = {redist68_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x(ADD,901)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_dupName_2_trunc_sel_x(BITSELECT,912)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_append_upper_bits_x(BITJOIN,902)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject68_vt_select_63(BITSELECT,323)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject68_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject68_vt_join(BITJOIN,322)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject68_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject68_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69(BLACKBOX,576)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_15_myproject68_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg18_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_16_ext_sig_sync_out_x(GPOUT,777)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject_avm_burstcount;

    // valid_fanout_reg19(REG,1675)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg19_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg19_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_4096554(CONSTANT,188)
    assign c_i32_4096554_q = $unsigned(32'b00000000000000000001000000000000);

    // i_add_i_i89_16_myproject70(ADD,281)@3
    assign i_add_i_i89_16_myproject70_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_16_myproject70_b = {1'b0, c_i32_4096554_q};
    assign i_add_i_i89_16_myproject70_o = $unsigned(i_add_i_i89_16_myproject70_a) + $unsigned(i_add_i_i89_16_myproject70_b);
    assign i_add_i_i89_16_myproject70_q = i_add_i_i89_16_myproject70_o[32:0];

    // bgTrunc_i_add_i_i89_16_myproject70_sel_x(BITSELECT,684)@3
    assign bgTrunc_i_add_i_i89_16_myproject70_sel_x_b = i_add_i_i89_16_myproject70_q[31:0];

    // i_conv_i_i64_i_i_16_myproject71_sel_x(BITSELECT,1244)@3
    assign i_conv_i_i64_i_i_16_myproject71_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_16_myproject70_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_16_myproject71_vt_select_31(BITSELECT,433)@3
    assign i_conv_i_i64_i_i_16_myproject71_vt_select_31_b = i_conv_i_i64_i_i_16_myproject71_sel_x_b[31:0];

    // i_conv_i_i64_i_i_16_myproject71_vt_join(BITJOIN,432)@3
    assign i_conv_i_i64_i_i_16_myproject71_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_16_myproject71_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_dupName_0_trunc_sel_x(BITSELECT,923)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_16_myproject71_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_narrow_x(BITSELECT,916)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist67_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_narrow_x_b_1(DELAY,2021)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist67_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_shift_join_x(BITJOIN,917)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_shift_join_x_q = {redist67_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x(ADD,913)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_dupName_2_trunc_sel_x(BITSELECT,924)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_append_upper_bits_x(BITJOIN,914)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject72_vt_select_63(BITSELECT,326)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject72_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject72_vt_join(BITJOIN,325)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject72_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject72_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73(BLACKBOX,577)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_16_myproject72_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg19_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_17_ext_sig_sync_out_x(GPOUT,779)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject_avm_burstcount;

    // valid_fanout_reg20(REG,1676)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg20_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg20_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_4352555(CONSTANT,189)
    assign c_i32_4352555_q = $unsigned(32'b00000000000000000001000100000000);

    // i_add_i_i89_17_myproject74(ADD,282)@3
    assign i_add_i_i89_17_myproject74_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_17_myproject74_b = {1'b0, c_i32_4352555_q};
    assign i_add_i_i89_17_myproject74_o = $unsigned(i_add_i_i89_17_myproject74_a) + $unsigned(i_add_i_i89_17_myproject74_b);
    assign i_add_i_i89_17_myproject74_q = i_add_i_i89_17_myproject74_o[32:0];

    // bgTrunc_i_add_i_i89_17_myproject74_sel_x(BITSELECT,685)@3
    assign bgTrunc_i_add_i_i89_17_myproject74_sel_x_b = i_add_i_i89_17_myproject74_q[31:0];

    // i_conv_i_i64_i_i_17_myproject75_sel_x(BITSELECT,1245)@3
    assign i_conv_i_i64_i_i_17_myproject75_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_17_myproject74_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_17_myproject75_vt_select_31(BITSELECT,437)@3
    assign i_conv_i_i64_i_i_17_myproject75_vt_select_31_b = i_conv_i_i64_i_i_17_myproject75_sel_x_b[31:0];

    // i_conv_i_i64_i_i_17_myproject75_vt_join(BITJOIN,436)@3
    assign i_conv_i_i64_i_i_17_myproject75_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_17_myproject75_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_dupName_0_trunc_sel_x(BITSELECT,935)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_17_myproject75_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_narrow_x(BITSELECT,928)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist66_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_narrow_x_b_1(DELAY,2020)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist66_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_shift_join_x(BITJOIN,929)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_shift_join_x_q = {redist66_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x(ADD,925)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_dupName_2_trunc_sel_x(BITSELECT,936)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_append_upper_bits_x(BITJOIN,926)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject76_vt_select_63(BITSELECT,329)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject76_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject76_vt_join(BITJOIN,328)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject76_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject76_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77(BLACKBOX,578)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_17_myproject76_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg20_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_18_ext_sig_sync_out_x(GPOUT,781)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject_avm_burstcount;

    // valid_fanout_reg21(REG,1677)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg21_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg21_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_4608556(CONSTANT,190)
    assign c_i32_4608556_q = $unsigned(32'b00000000000000000001001000000000);

    // i_add_i_i89_18_myproject78(ADD,283)@3
    assign i_add_i_i89_18_myproject78_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_18_myproject78_b = {1'b0, c_i32_4608556_q};
    assign i_add_i_i89_18_myproject78_o = $unsigned(i_add_i_i89_18_myproject78_a) + $unsigned(i_add_i_i89_18_myproject78_b);
    assign i_add_i_i89_18_myproject78_q = i_add_i_i89_18_myproject78_o[32:0];

    // bgTrunc_i_add_i_i89_18_myproject78_sel_x(BITSELECT,686)@3
    assign bgTrunc_i_add_i_i89_18_myproject78_sel_x_b = i_add_i_i89_18_myproject78_q[31:0];

    // i_conv_i_i64_i_i_18_myproject79_sel_x(BITSELECT,1246)@3
    assign i_conv_i_i64_i_i_18_myproject79_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_18_myproject78_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_18_myproject79_vt_select_31(BITSELECT,441)@3
    assign i_conv_i_i64_i_i_18_myproject79_vt_select_31_b = i_conv_i_i64_i_i_18_myproject79_sel_x_b[31:0];

    // i_conv_i_i64_i_i_18_myproject79_vt_join(BITJOIN,440)@3
    assign i_conv_i_i64_i_i_18_myproject79_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_18_myproject79_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_dupName_0_trunc_sel_x(BITSELECT,947)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_18_myproject79_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_narrow_x(BITSELECT,940)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist65_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_narrow_x_b_1(DELAY,2019)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist65_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_shift_join_x(BITJOIN,941)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_shift_join_x_q = {redist65_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x(ADD,937)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_dupName_2_trunc_sel_x(BITSELECT,948)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_append_upper_bits_x(BITJOIN,938)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject80_vt_select_63(BITSELECT,332)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject80_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject80_vt_join(BITJOIN,331)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject80_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject80_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81(BLACKBOX,579)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_18_myproject80_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg21_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_19_ext_sig_sync_out_x(GPOUT,783)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject_avm_burstcount;

    // valid_fanout_reg22(REG,1678)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg22_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg22_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_4864557(CONSTANT,191)
    assign c_i32_4864557_q = $unsigned(32'b00000000000000000001001100000000);

    // i_add_i_i89_19_myproject82(ADD,284)@3
    assign i_add_i_i89_19_myproject82_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_19_myproject82_b = {1'b0, c_i32_4864557_q};
    assign i_add_i_i89_19_myproject82_o = $unsigned(i_add_i_i89_19_myproject82_a) + $unsigned(i_add_i_i89_19_myproject82_b);
    assign i_add_i_i89_19_myproject82_q = i_add_i_i89_19_myproject82_o[32:0];

    // bgTrunc_i_add_i_i89_19_myproject82_sel_x(BITSELECT,687)@3
    assign bgTrunc_i_add_i_i89_19_myproject82_sel_x_b = i_add_i_i89_19_myproject82_q[31:0];

    // i_conv_i_i64_i_i_19_myproject83_sel_x(BITSELECT,1247)@3
    assign i_conv_i_i64_i_i_19_myproject83_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_19_myproject82_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_19_myproject83_vt_select_31(BITSELECT,445)@3
    assign i_conv_i_i64_i_i_19_myproject83_vt_select_31_b = i_conv_i_i64_i_i_19_myproject83_sel_x_b[31:0];

    // i_conv_i_i64_i_i_19_myproject83_vt_join(BITJOIN,444)@3
    assign i_conv_i_i64_i_i_19_myproject83_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_19_myproject83_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_dupName_0_trunc_sel_x(BITSELECT,959)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_19_myproject83_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_narrow_x(BITSELECT,952)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist64_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_narrow_x_b_1(DELAY,2018)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist64_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_shift_join_x(BITJOIN,953)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_shift_join_x_q = {redist64_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x(ADD,949)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_dupName_2_trunc_sel_x(BITSELECT,960)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_append_upper_bits_x(BITJOIN,950)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject84_vt_select_63(BITSELECT,335)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject84_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject84_vt_join(BITJOIN,334)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject84_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject84_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85(BLACKBOX,580)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_19_myproject84_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg22_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_20_ext_sig_sync_out_x(GPOUT,785)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject_avm_burstcount;

    // valid_fanout_reg23(REG,1679)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg23_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg23_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_5120558(CONSTANT,192)
    assign c_i32_5120558_q = $unsigned(32'b00000000000000000001010000000000);

    // i_add_i_i89_20_myproject86(ADD,286)@3
    assign i_add_i_i89_20_myproject86_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_20_myproject86_b = {1'b0, c_i32_5120558_q};
    assign i_add_i_i89_20_myproject86_o = $unsigned(i_add_i_i89_20_myproject86_a) + $unsigned(i_add_i_i89_20_myproject86_b);
    assign i_add_i_i89_20_myproject86_q = i_add_i_i89_20_myproject86_o[32:0];

    // bgTrunc_i_add_i_i89_20_myproject86_sel_x(BITSELECT,689)@3
    assign bgTrunc_i_add_i_i89_20_myproject86_sel_x_b = i_add_i_i89_20_myproject86_q[31:0];

    // i_conv_i_i64_i_i_20_myproject87_sel_x(BITSELECT,1249)@3
    assign i_conv_i_i64_i_i_20_myproject87_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_20_myproject86_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_20_myproject87_vt_select_31(BITSELECT,453)@3
    assign i_conv_i_i64_i_i_20_myproject87_vt_select_31_b = i_conv_i_i64_i_i_20_myproject87_sel_x_b[31:0];

    // i_conv_i_i64_i_i_20_myproject87_vt_join(BITJOIN,452)@3
    assign i_conv_i_i64_i_i_20_myproject87_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_20_myproject87_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_dupName_0_trunc_sel_x(BITSELECT,983)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_20_myproject87_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_narrow_x(BITSELECT,976)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist62_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_narrow_x_b_1(DELAY,2016)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist62_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_shift_join_x(BITJOIN,977)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_shift_join_x_q = {redist62_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x(ADD,973)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_dupName_2_trunc_sel_x(BITSELECT,984)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_append_upper_bits_x(BITJOIN,974)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject88_vt_select_63(BITSELECT,341)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject88_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject88_vt_join(BITJOIN,340)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject88_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject88_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89(BLACKBOX,581)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_20_myproject88_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg23_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_21_ext_sig_sync_out_x(GPOUT,787)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject_avm_burstcount;

    // valid_fanout_reg24(REG,1680)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg24_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg24_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_5376559(CONSTANT,194)
    assign c_i32_5376559_q = $unsigned(32'b00000000000000000001010100000000);

    // i_add_i_i89_21_myproject90(ADD,287)@3
    assign i_add_i_i89_21_myproject90_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_21_myproject90_b = {1'b0, c_i32_5376559_q};
    assign i_add_i_i89_21_myproject90_o = $unsigned(i_add_i_i89_21_myproject90_a) + $unsigned(i_add_i_i89_21_myproject90_b);
    assign i_add_i_i89_21_myproject90_q = i_add_i_i89_21_myproject90_o[32:0];

    // bgTrunc_i_add_i_i89_21_myproject90_sel_x(BITSELECT,690)@3
    assign bgTrunc_i_add_i_i89_21_myproject90_sel_x_b = i_add_i_i89_21_myproject90_q[31:0];

    // i_conv_i_i64_i_i_21_myproject91_sel_x(BITSELECT,1250)@3
    assign i_conv_i_i64_i_i_21_myproject91_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_21_myproject90_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_21_myproject91_vt_select_31(BITSELECT,457)@3
    assign i_conv_i_i64_i_i_21_myproject91_vt_select_31_b = i_conv_i_i64_i_i_21_myproject91_sel_x_b[31:0];

    // i_conv_i_i64_i_i_21_myproject91_vt_join(BITJOIN,456)@3
    assign i_conv_i_i64_i_i_21_myproject91_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_21_myproject91_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_dupName_0_trunc_sel_x(BITSELECT,995)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_21_myproject91_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_narrow_x(BITSELECT,988)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist61_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_narrow_x_b_1(DELAY,2015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist61_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_shift_join_x(BITJOIN,989)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_shift_join_x_q = {redist61_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x(ADD,985)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_dupName_2_trunc_sel_x(BITSELECT,996)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_append_upper_bits_x(BITJOIN,986)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject92_vt_select_63(BITSELECT,344)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject92_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject92_vt_join(BITJOIN,343)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject92_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject92_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93(BLACKBOX,583)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_21_myproject92_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg24_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_22_ext_sig_sync_out_x(GPOUT,789)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject_avm_burstcount;

    // valid_fanout_reg25(REG,1681)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg25_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg25_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_5632560(CONSTANT,195)
    assign c_i32_5632560_q = $unsigned(32'b00000000000000000001011000000000);

    // i_add_i_i89_22_myproject94(ADD,288)@3
    assign i_add_i_i89_22_myproject94_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_22_myproject94_b = {1'b0, c_i32_5632560_q};
    assign i_add_i_i89_22_myproject94_o = $unsigned(i_add_i_i89_22_myproject94_a) + $unsigned(i_add_i_i89_22_myproject94_b);
    assign i_add_i_i89_22_myproject94_q = i_add_i_i89_22_myproject94_o[32:0];

    // bgTrunc_i_add_i_i89_22_myproject94_sel_x(BITSELECT,691)@3
    assign bgTrunc_i_add_i_i89_22_myproject94_sel_x_b = i_add_i_i89_22_myproject94_q[31:0];

    // i_conv_i_i64_i_i_22_myproject95_sel_x(BITSELECT,1251)@3
    assign i_conv_i_i64_i_i_22_myproject95_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_22_myproject94_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_22_myproject95_vt_select_31(BITSELECT,461)@3
    assign i_conv_i_i64_i_i_22_myproject95_vt_select_31_b = i_conv_i_i64_i_i_22_myproject95_sel_x_b[31:0];

    // i_conv_i_i64_i_i_22_myproject95_vt_join(BITJOIN,460)@3
    assign i_conv_i_i64_i_i_22_myproject95_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_22_myproject95_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_dupName_0_trunc_sel_x(BITSELECT,1007)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_22_myproject95_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_narrow_x(BITSELECT,1000)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist60_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_narrow_x_b_1(DELAY,2014)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist60_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_shift_join_x(BITJOIN,1001)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_shift_join_x_q = {redist60_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x(ADD,997)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_dupName_2_trunc_sel_x(BITSELECT,1008)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_append_upper_bits_x(BITJOIN,998)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject96_vt_select_63(BITSELECT,347)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject96_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject96_vt_join(BITJOIN,346)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject96_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject96_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97(BLACKBOX,584)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_22_myproject96_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg25_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_23_ext_sig_sync_out_x(GPOUT,791)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject_avm_burstcount;

    // valid_fanout_reg26(REG,1682)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg26_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg26_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_5888561(CONSTANT,196)
    assign c_i32_5888561_q = $unsigned(32'b00000000000000000001011100000000);

    // i_add_i_i89_23_myproject98(ADD,289)@3
    assign i_add_i_i89_23_myproject98_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_23_myproject98_b = {1'b0, c_i32_5888561_q};
    assign i_add_i_i89_23_myproject98_o = $unsigned(i_add_i_i89_23_myproject98_a) + $unsigned(i_add_i_i89_23_myproject98_b);
    assign i_add_i_i89_23_myproject98_q = i_add_i_i89_23_myproject98_o[32:0];

    // bgTrunc_i_add_i_i89_23_myproject98_sel_x(BITSELECT,692)@3
    assign bgTrunc_i_add_i_i89_23_myproject98_sel_x_b = i_add_i_i89_23_myproject98_q[31:0];

    // i_conv_i_i64_i_i_23_myproject99_sel_x(BITSELECT,1252)@3
    assign i_conv_i_i64_i_i_23_myproject99_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_23_myproject98_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_23_myproject99_vt_select_31(BITSELECT,465)@3
    assign i_conv_i_i64_i_i_23_myproject99_vt_select_31_b = i_conv_i_i64_i_i_23_myproject99_sel_x_b[31:0];

    // i_conv_i_i64_i_i_23_myproject99_vt_join(BITJOIN,464)@3
    assign i_conv_i_i64_i_i_23_myproject99_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_23_myproject99_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_dupName_0_trunc_sel_x(BITSELECT,1019)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_23_myproject99_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_narrow_x(BITSELECT,1012)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist59_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_narrow_x_b_1(DELAY,2013)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist59_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_shift_join_x(BITJOIN,1013)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_shift_join_x_q = {redist59_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x(ADD,1009)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_dupName_2_trunc_sel_x(BITSELECT,1020)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_append_upper_bits_x(BITJOIN,1010)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject100_vt_select_63(BITSELECT,350)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject100_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject100_vt_join(BITJOIN,349)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject100_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject100_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101(BLACKBOX,585)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_23_myproject100_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg26_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_24_ext_sig_sync_out_x(GPOUT,793)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject_avm_burstcount;

    // valid_fanout_reg27(REG,1683)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg27_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg27_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_6144562(CONSTANT,197)
    assign c_i32_6144562_q = $unsigned(32'b00000000000000000001100000000000);

    // i_add_i_i89_24_myproject102(ADD,290)@3
    assign i_add_i_i89_24_myproject102_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_24_myproject102_b = {1'b0, c_i32_6144562_q};
    assign i_add_i_i89_24_myproject102_o = $unsigned(i_add_i_i89_24_myproject102_a) + $unsigned(i_add_i_i89_24_myproject102_b);
    assign i_add_i_i89_24_myproject102_q = i_add_i_i89_24_myproject102_o[32:0];

    // bgTrunc_i_add_i_i89_24_myproject102_sel_x(BITSELECT,693)@3
    assign bgTrunc_i_add_i_i89_24_myproject102_sel_x_b = i_add_i_i89_24_myproject102_q[31:0];

    // i_conv_i_i64_i_i_24_myproject103_sel_x(BITSELECT,1253)@3
    assign i_conv_i_i64_i_i_24_myproject103_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_24_myproject102_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_24_myproject103_vt_select_31(BITSELECT,469)@3
    assign i_conv_i_i64_i_i_24_myproject103_vt_select_31_b = i_conv_i_i64_i_i_24_myproject103_sel_x_b[31:0];

    // i_conv_i_i64_i_i_24_myproject103_vt_join(BITJOIN,468)@3
    assign i_conv_i_i64_i_i_24_myproject103_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_24_myproject103_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_dupName_0_trunc_sel_x(BITSELECT,1031)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_24_myproject103_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_narrow_x(BITSELECT,1024)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist58_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_narrow_x_b_1(DELAY,2012)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist58_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_shift_join_x(BITJOIN,1025)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_shift_join_x_q = {redist58_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x(ADD,1021)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_dupName_2_trunc_sel_x(BITSELECT,1032)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_append_upper_bits_x(BITJOIN,1022)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject104_vt_select_63(BITSELECT,353)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject104_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject104_vt_join(BITJOIN,352)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject104_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject104_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105(BLACKBOX,586)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_24_myproject104_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg27_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_25_ext_sig_sync_out_x(GPOUT,795)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject_avm_burstcount;

    // valid_fanout_reg28(REG,1684)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg28_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg28_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_6400563(CONSTANT,198)
    assign c_i32_6400563_q = $unsigned(32'b00000000000000000001100100000000);

    // i_add_i_i89_25_myproject106(ADD,291)@3
    assign i_add_i_i89_25_myproject106_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_25_myproject106_b = {1'b0, c_i32_6400563_q};
    assign i_add_i_i89_25_myproject106_o = $unsigned(i_add_i_i89_25_myproject106_a) + $unsigned(i_add_i_i89_25_myproject106_b);
    assign i_add_i_i89_25_myproject106_q = i_add_i_i89_25_myproject106_o[32:0];

    // bgTrunc_i_add_i_i89_25_myproject106_sel_x(BITSELECT,694)@3
    assign bgTrunc_i_add_i_i89_25_myproject106_sel_x_b = i_add_i_i89_25_myproject106_q[31:0];

    // i_conv_i_i64_i_i_25_myproject107_sel_x(BITSELECT,1254)@3
    assign i_conv_i_i64_i_i_25_myproject107_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_25_myproject106_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_25_myproject107_vt_select_31(BITSELECT,473)@3
    assign i_conv_i_i64_i_i_25_myproject107_vt_select_31_b = i_conv_i_i64_i_i_25_myproject107_sel_x_b[31:0];

    // i_conv_i_i64_i_i_25_myproject107_vt_join(BITJOIN,472)@3
    assign i_conv_i_i64_i_i_25_myproject107_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_25_myproject107_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_dupName_0_trunc_sel_x(BITSELECT,1043)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_25_myproject107_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_narrow_x(BITSELECT,1036)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist57_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_narrow_x_b_1(DELAY,2011)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist57_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_shift_join_x(BITJOIN,1037)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_shift_join_x_q = {redist57_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x(ADD,1033)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_dupName_2_trunc_sel_x(BITSELECT,1044)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_append_upper_bits_x(BITJOIN,1034)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject108_vt_select_63(BITSELECT,356)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject108_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject108_vt_join(BITJOIN,355)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject108_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject108_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109(BLACKBOX,587)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_25_myproject108_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg28_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_26_ext_sig_sync_out_x(GPOUT,797)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject_avm_burstcount;

    // valid_fanout_reg29(REG,1685)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg29_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg29_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_6656564(CONSTANT,199)
    assign c_i32_6656564_q = $unsigned(32'b00000000000000000001101000000000);

    // i_add_i_i89_26_myproject110(ADD,292)@3
    assign i_add_i_i89_26_myproject110_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_26_myproject110_b = {1'b0, c_i32_6656564_q};
    assign i_add_i_i89_26_myproject110_o = $unsigned(i_add_i_i89_26_myproject110_a) + $unsigned(i_add_i_i89_26_myproject110_b);
    assign i_add_i_i89_26_myproject110_q = i_add_i_i89_26_myproject110_o[32:0];

    // bgTrunc_i_add_i_i89_26_myproject110_sel_x(BITSELECT,695)@3
    assign bgTrunc_i_add_i_i89_26_myproject110_sel_x_b = i_add_i_i89_26_myproject110_q[31:0];

    // i_conv_i_i64_i_i_26_myproject111_sel_x(BITSELECT,1255)@3
    assign i_conv_i_i64_i_i_26_myproject111_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_26_myproject110_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_26_myproject111_vt_select_31(BITSELECT,477)@3
    assign i_conv_i_i64_i_i_26_myproject111_vt_select_31_b = i_conv_i_i64_i_i_26_myproject111_sel_x_b[31:0];

    // i_conv_i_i64_i_i_26_myproject111_vt_join(BITJOIN,476)@3
    assign i_conv_i_i64_i_i_26_myproject111_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_26_myproject111_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_dupName_0_trunc_sel_x(BITSELECT,1055)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_26_myproject111_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_narrow_x(BITSELECT,1048)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist56_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_narrow_x_b_1(DELAY,2010)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist56_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_shift_join_x(BITJOIN,1049)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_shift_join_x_q = {redist56_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x(ADD,1045)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_dupName_2_trunc_sel_x(BITSELECT,1056)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_append_upper_bits_x(BITJOIN,1046)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject112_vt_select_63(BITSELECT,359)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject112_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject112_vt_join(BITJOIN,358)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject112_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject112_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113(BLACKBOX,588)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_26_myproject112_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg29_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_27_ext_sig_sync_out_x(GPOUT,799)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject_avm_burstcount;

    // valid_fanout_reg30(REG,1686)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg30_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg30_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_6912565(CONSTANT,200)
    assign c_i32_6912565_q = $unsigned(32'b00000000000000000001101100000000);

    // i_add_i_i89_27_myproject114(ADD,293)@3
    assign i_add_i_i89_27_myproject114_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_27_myproject114_b = {1'b0, c_i32_6912565_q};
    assign i_add_i_i89_27_myproject114_o = $unsigned(i_add_i_i89_27_myproject114_a) + $unsigned(i_add_i_i89_27_myproject114_b);
    assign i_add_i_i89_27_myproject114_q = i_add_i_i89_27_myproject114_o[32:0];

    // bgTrunc_i_add_i_i89_27_myproject114_sel_x(BITSELECT,696)@3
    assign bgTrunc_i_add_i_i89_27_myproject114_sel_x_b = i_add_i_i89_27_myproject114_q[31:0];

    // i_conv_i_i64_i_i_27_myproject115_sel_x(BITSELECT,1256)@3
    assign i_conv_i_i64_i_i_27_myproject115_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_27_myproject114_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_27_myproject115_vt_select_31(BITSELECT,481)@3
    assign i_conv_i_i64_i_i_27_myproject115_vt_select_31_b = i_conv_i_i64_i_i_27_myproject115_sel_x_b[31:0];

    // i_conv_i_i64_i_i_27_myproject115_vt_join(BITJOIN,480)@3
    assign i_conv_i_i64_i_i_27_myproject115_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_27_myproject115_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_dupName_0_trunc_sel_x(BITSELECT,1067)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_27_myproject115_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_narrow_x(BITSELECT,1060)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist55_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_narrow_x_b_1(DELAY,2009)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist55_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_shift_join_x(BITJOIN,1061)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_shift_join_x_q = {redist55_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x(ADD,1057)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_dupName_2_trunc_sel_x(BITSELECT,1068)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_append_upper_bits_x(BITJOIN,1058)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject116_vt_select_63(BITSELECT,362)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject116_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject116_vt_join(BITJOIN,361)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject116_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject116_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117(BLACKBOX,589)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_27_myproject116_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg30_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_28_ext_sig_sync_out_x(GPOUT,801)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject_avm_burstcount;

    // valid_fanout_reg31(REG,1687)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg31_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg31_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_7168566(CONSTANT,201)
    assign c_i32_7168566_q = $unsigned(32'b00000000000000000001110000000000);

    // i_add_i_i89_28_myproject118(ADD,294)@3
    assign i_add_i_i89_28_myproject118_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_28_myproject118_b = {1'b0, c_i32_7168566_q};
    assign i_add_i_i89_28_myproject118_o = $unsigned(i_add_i_i89_28_myproject118_a) + $unsigned(i_add_i_i89_28_myproject118_b);
    assign i_add_i_i89_28_myproject118_q = i_add_i_i89_28_myproject118_o[32:0];

    // bgTrunc_i_add_i_i89_28_myproject118_sel_x(BITSELECT,697)@3
    assign bgTrunc_i_add_i_i89_28_myproject118_sel_x_b = i_add_i_i89_28_myproject118_q[31:0];

    // i_conv_i_i64_i_i_28_myproject119_sel_x(BITSELECT,1257)@3
    assign i_conv_i_i64_i_i_28_myproject119_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_28_myproject118_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_28_myproject119_vt_select_31(BITSELECT,485)@3
    assign i_conv_i_i64_i_i_28_myproject119_vt_select_31_b = i_conv_i_i64_i_i_28_myproject119_sel_x_b[31:0];

    // i_conv_i_i64_i_i_28_myproject119_vt_join(BITJOIN,484)@3
    assign i_conv_i_i64_i_i_28_myproject119_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_28_myproject119_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_dupName_0_trunc_sel_x(BITSELECT,1079)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_28_myproject119_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_narrow_x(BITSELECT,1072)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist54_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_narrow_x_b_1(DELAY,2008)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist54_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_shift_join_x(BITJOIN,1073)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_shift_join_x_q = {redist54_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x(ADD,1069)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_dupName_2_trunc_sel_x(BITSELECT,1080)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_append_upper_bits_x(BITJOIN,1070)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject120_vt_select_63(BITSELECT,365)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject120_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject120_vt_join(BITJOIN,364)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject120_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject120_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121(BLACKBOX,590)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_28_myproject120_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg31_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_29_ext_sig_sync_out_x(GPOUT,803)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject_avm_burstcount;

    // valid_fanout_reg32(REG,1688)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg32_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg32_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_7424567(CONSTANT,202)
    assign c_i32_7424567_q = $unsigned(32'b00000000000000000001110100000000);

    // i_add_i_i89_29_myproject122(ADD,295)@3
    assign i_add_i_i89_29_myproject122_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_29_myproject122_b = {1'b0, c_i32_7424567_q};
    assign i_add_i_i89_29_myproject122_o = $unsigned(i_add_i_i89_29_myproject122_a) + $unsigned(i_add_i_i89_29_myproject122_b);
    assign i_add_i_i89_29_myproject122_q = i_add_i_i89_29_myproject122_o[32:0];

    // bgTrunc_i_add_i_i89_29_myproject122_sel_x(BITSELECT,698)@3
    assign bgTrunc_i_add_i_i89_29_myproject122_sel_x_b = i_add_i_i89_29_myproject122_q[31:0];

    // i_conv_i_i64_i_i_29_myproject123_sel_x(BITSELECT,1258)@3
    assign i_conv_i_i64_i_i_29_myproject123_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_29_myproject122_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_29_myproject123_vt_select_31(BITSELECT,489)@3
    assign i_conv_i_i64_i_i_29_myproject123_vt_select_31_b = i_conv_i_i64_i_i_29_myproject123_sel_x_b[31:0];

    // i_conv_i_i64_i_i_29_myproject123_vt_join(BITJOIN,488)@3
    assign i_conv_i_i64_i_i_29_myproject123_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_29_myproject123_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_dupName_0_trunc_sel_x(BITSELECT,1091)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_29_myproject123_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_narrow_x(BITSELECT,1084)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist53_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_narrow_x_b_1(DELAY,2007)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist53_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_shift_join_x(BITJOIN,1085)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_shift_join_x_q = {redist53_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x(ADD,1081)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_dupName_2_trunc_sel_x(BITSELECT,1092)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_append_upper_bits_x(BITJOIN,1082)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject124_vt_select_63(BITSELECT,368)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject124_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject124_vt_join(BITJOIN,367)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject124_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject124_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125(BLACKBOX,591)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_29_myproject124_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg32_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_30_ext_sig_sync_out_x(GPOUT,805)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject_avm_burstcount;

    // valid_fanout_reg33(REG,1689)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg33_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg33_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_7680568(CONSTANT,203)
    assign c_i32_7680568_q = $unsigned(32'b00000000000000000001111000000000);

    // i_add_i_i89_30_myproject126(ADD,297)@3
    assign i_add_i_i89_30_myproject126_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_30_myproject126_b = {1'b0, c_i32_7680568_q};
    assign i_add_i_i89_30_myproject126_o = $unsigned(i_add_i_i89_30_myproject126_a) + $unsigned(i_add_i_i89_30_myproject126_b);
    assign i_add_i_i89_30_myproject126_q = i_add_i_i89_30_myproject126_o[32:0];

    // bgTrunc_i_add_i_i89_30_myproject126_sel_x(BITSELECT,700)@3
    assign bgTrunc_i_add_i_i89_30_myproject126_sel_x_b = i_add_i_i89_30_myproject126_q[31:0];

    // i_conv_i_i64_i_i_30_myproject127_sel_x(BITSELECT,1260)@3
    assign i_conv_i_i64_i_i_30_myproject127_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_30_myproject126_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_30_myproject127_vt_select_31(BITSELECT,497)@3
    assign i_conv_i_i64_i_i_30_myproject127_vt_select_31_b = i_conv_i_i64_i_i_30_myproject127_sel_x_b[31:0];

    // i_conv_i_i64_i_i_30_myproject127_vt_join(BITJOIN,496)@3
    assign i_conv_i_i64_i_i_30_myproject127_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_30_myproject127_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_dupName_0_trunc_sel_x(BITSELECT,1115)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_30_myproject127_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_narrow_x(BITSELECT,1108)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist51_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_narrow_x_b_1(DELAY,2005)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist51_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_shift_join_x(BITJOIN,1109)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_shift_join_x_q = {redist51_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x(ADD,1105)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_dupName_2_trunc_sel_x(BITSELECT,1116)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_append_upper_bits_x(BITJOIN,1106)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject128_vt_select_63(BITSELECT,374)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject128_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject128_vt_join(BITJOIN,373)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject128_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject128_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129(BLACKBOX,592)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_30_myproject128_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg33_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_31_ext_sig_sync_out_x(GPOUT,807)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject_avm_burstcount;

    // valid_fanout_reg34(REG,1690)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg34_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg34_q <= $unsigned(redist37_sync_together682_aunroll_x_in_i_valid_2_q);
        end
    end

    // c_i32_7936569(CONSTANT,205)
    assign c_i32_7936569_q = $unsigned(32'b00000000000000000001111100000000);

    // i_add_i_i89_31_myproject130(ADD,298)@3
    assign i_add_i_i89_31_myproject130_a = {1'b0, redist106_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3_out_data_out_1_q};
    assign i_add_i_i89_31_myproject130_b = {1'b0, c_i32_7936569_q};
    assign i_add_i_i89_31_myproject130_o = $unsigned(i_add_i_i89_31_myproject130_a) + $unsigned(i_add_i_i89_31_myproject130_b);
    assign i_add_i_i89_31_myproject130_q = i_add_i_i89_31_myproject130_o[32:0];

    // bgTrunc_i_add_i_i89_31_myproject130_sel_x(BITSELECT,701)@3
    assign bgTrunc_i_add_i_i89_31_myproject130_sel_x_b = i_add_i_i89_31_myproject130_q[31:0];

    // i_conv_i_i64_i_i_31_myproject131_sel_x(BITSELECT,1261)@3
    assign i_conv_i_i64_i_i_31_myproject131_sel_x_b = {32'b00000000000000000000000000000000, bgTrunc_i_add_i_i89_31_myproject130_sel_x_b[31:0]};

    // i_conv_i_i64_i_i_31_myproject131_vt_select_31(BITSELECT,501)@3
    assign i_conv_i_i64_i_i_31_myproject131_vt_select_31_b = i_conv_i_i64_i_i_31_myproject131_sel_x_b[31:0];

    // i_conv_i_i64_i_i_31_myproject131_vt_join(BITJOIN,500)@3
    assign i_conv_i_i64_i_i_31_myproject131_vt_join_q = {c_i32_0537_q, i_conv_i_i64_i_i_31_myproject131_vt_select_31_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_dupName_0_trunc_sel_x(BITSELECT,1127)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_dupName_0_trunc_sel_x_b = i_conv_i_i64_i_i_31_myproject131_vt_join_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_narrow_x(BITSELECT,1120)@3
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_narrow_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_dupName_0_trunc_sel_x_b[12:0];

    // redist50_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_narrow_x_b_1(DELAY,2004)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist50_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_narrow_x_b_1_q <= $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_narrow_x_b);
        end
    end

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_shift_join_x(BITJOIN,1121)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_shift_join_x_q = {redist50_i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_narrow_x_b_1_q, GND_q};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x(ADD,1117)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_a = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_c};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_b = {1'b0, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_shift_join_x_q};
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_o = $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_a) + $unsigned(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_b);
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_q = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_o[14:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_dupName_2_trunc_sel_x(BITSELECT,1128)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_dupName_2_trunc_sel_x_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_add_x_q[13:0];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_append_upper_bits_x(BITJOIN,1118)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_append_upper_bits_x_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_10_myproject0_upper_bits_x_merged_bit_select_b, i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_dupName_2_trunc_sel_x_b};

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject132_vt_select_63(BITSELECT,377)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject132_vt_select_63_b = i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject0_append_upper_bits_x_q[63:1];

    // i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject132_vt_join(BITJOIN,376)@4
    assign i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject132_vt_join_q = {i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject132_vt_select_63_b, GND_q};

    // i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133(BLACKBOX,594)@4
    // in in_i_stall@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_address@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_burstcount@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_byteenable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_enable@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_read@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_write@20000000
    // out out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_writedata@20000000
    // out out_o_readdata@8
    // out out_o_stall@7
    // out out_o_valid@8
    myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0 thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133 (
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_readdata(in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_readdata),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_readdatavalid(in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_readdatavalid),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_waitrequest(in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_waitrequest),
        .in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_writeack(in_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_writeack),
        .in_flush(in_flush),
        .in_i_address(i_agg_tmp27_i_i50_sroa_0_0_sroa_idx_31_myproject132_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg34_q),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_address(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_address),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_burstcount(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_burstcount),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_byteenable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_byteenable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_enable(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_enable),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_read(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_read),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_write(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_write),
        .out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_writedata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_32_ext_sig_sync_out_x(GPOUT,808)
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_address = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_address;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_enable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_enable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_read = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_read;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_write = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_write;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_writedata = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_writedata;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_byteenable = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_byteenable;
    assign out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_burstcount = i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject_avm_burstcount;

    // redist38_sync_together682_aunroll_x_in_i_valid_8(DELAY,1992)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist38_sync_together682_aunroll_x_in_i_valid_8 ( .xin(redist37_sync_together682_aunroll_x_in_i_valid_2_q), .xout(redist38_sync_together682_aunroll_x_in_i_valid_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist39_sync_together682_aunroll_x_in_i_valid_9(DELAY,1993)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together682_aunroll_x_in_i_valid_9_q <= '0;
        end
        else
        begin
            redist39_sync_together682_aunroll_x_in_i_valid_9_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg0(REG,1656)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_notcmp46_myproject428(LOGICAL,672)@11
    assign i_notcmp46_myproject428_q = redist33_i_exitcond_myproject393_cmp_nsign_q_9_q ^ VCC_q;

    // redist33_i_exitcond_myproject393_cmp_nsign_q_9(DELAY,1987)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist33_i_exitcond_myproject393_cmp_nsign_q_9 ( .xin(redist32_i_exitcond_myproject393_cmp_nsign_q_1_q), .xout(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg66(REG,1722)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg66_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg66_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg68(REG,1724)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg68_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg68_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // c_i8_2141(CONSTANT,237)
    assign c_i8_2141_q = $unsigned(8'b00000010);

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x(CONSTANT,1271)
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q = $unsigned(23'b00000000000000000000000);

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1393)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add185_myproject388_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1392)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist97_i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1390)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396(BLACKBOX,647)@11
    // out out_feedback_out_40@20000000
    // out out_feedback_valid_out_40@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_312597_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_40(i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_feedback_stall_out_40),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg68_q),
        .out_data_out(),
        .out_feedback_out_40(i_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396_out_feedback_out_40),
        .out_feedback_valid_out_40(i_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396_out_feedback_valid_out_40),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9(DELAY,1989)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9 ( .xin(redist34_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_1_q), .xout(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // c_i64_22528581(CONSTANT,225)
    assign c_i64_22528581_q = $unsigned(64'b0000000000000000000000000000000000000000000000000101100000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383(BLACKBOX,612)@10
    // out out_feedback_stall_out_40@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383 (
        .in_data_in(c_i64_22528581_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_40(i_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396_out_feedback_out_40),
        .in_feedback_valid_in_40(i_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396_out_feedback_valid_out_40),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg66_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_data_out),
        .out_feedback_stall_out_40(i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_feedback_stall_out_40),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist97_i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_data_out_1(DELAY,2051)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_data_out_1_q <= '0;
        end
        else
        begin
            redist97_i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_0_acc_i_i43_sroa_127_248_pml_t_myproject384_sel_x(BITSELECT,817)@11
    assign i_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_0_acc_i_i43_sroa_127_248_pml_t_myproject384_sel_x_b = redist97_i_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1941)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist10_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1964)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist10_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_uint_out_extendPad_sel_x(BITSELECT,1582)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist10_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist10_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add185_myproject388(ADD,551)@11
    assign i_dot_prod_add185_myproject388_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add185_myproject388_b = {1'b0, i_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_sroa_0_0_acc_i_i43_sroa_127_sroa_0_0_acc_i_i43_sroa_127_248_pml_t_myproject384_sel_x_b};
    assign i_dot_prod_add185_myproject388_o = $unsigned(i_dot_prod_add185_myproject388_a) + $unsigned(i_dot_prod_add185_myproject388_b);
    assign i_dot_prod_add185_myproject388_q = i_dot_prod_add185_myproject388_o[41:0];

    // bgTrunc_i_dot_prod_add185_myproject388_sel_x(BITSELECT,730)@11
    assign bgTrunc_i_dot_prod_add185_myproject388_sel_x_b = i_dot_prod_add185_myproject388_q[40:0];

    // valid_fanout_reg65(REG,1721)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg65_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg65_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg69(REG,1725)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg69_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg69_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1388)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add181_myproject380_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1387)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist98_i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1385)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397(BLACKBOX,646)@11
    // out out_feedback_out_39@20000000
    // out out_feedback_valid_out_39@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_302596_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_39(i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_feedback_stall_out_39),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg69_q),
        .out_data_out(),
        .out_feedback_out_39(i_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397_out_feedback_out_39),
        .out_feedback_valid_out_39(i_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397_out_feedback_valid_out_39),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023245056603(CONSTANT,219)
    assign c_i64_2199023245056603_q = $unsigned(64'b0000000000000000000000011111111111111111111111111101011100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375(BLACKBOX,611)@10
    // out out_feedback_stall_out_39@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375 (
        .in_data_in(c_i64_2199023245056603_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_39(i_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397_out_feedback_out_39),
        .in_feedback_valid_in_39(i_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397_out_feedback_valid_out_39),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg65_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_data_out),
        .out_feedback_stall_out_39(i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_feedback_stall_out_39),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist98_i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_data_out_1(DELAY,2052)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_data_out_1_q <= '0;
        end
        else
        begin
            redist98_i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_0_acc_i_i43_sroa_123_240_pml_t_myproject376_sel_x(BITSELECT,816)@11
    assign i_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_0_acc_i_i43_sroa_123_240_pml_t_myproject376_sel_x_b = redist98_i_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1940)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist11_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1965)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist11_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_uint_out_extendPad_sel_x(BITSELECT,1575)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist11_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist11_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add181_myproject380(ADD,550)@11
    assign i_dot_prod_add181_myproject380_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add181_myproject380_b = {1'b0, i_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_sroa_0_0_acc_i_i43_sroa_123_sroa_0_0_acc_i_i43_sroa_123_240_pml_t_myproject376_sel_x_b};
    assign i_dot_prod_add181_myproject380_o = $unsigned(i_dot_prod_add181_myproject380_a) + $unsigned(i_dot_prod_add181_myproject380_b);
    assign i_dot_prod_add181_myproject380_q = i_dot_prod_add181_myproject380_o[41:0];

    // bgTrunc_i_dot_prod_add181_myproject380_sel_x(BITSELECT,729)@11
    assign bgTrunc_i_dot_prod_add181_myproject380_sel_x_b = i_dot_prod_add181_myproject380_q[40:0];

    // valid_fanout_reg64(REG,1720)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg64_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg64_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg99(REG,1755)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg99_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg99_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1383)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add177_myproject372_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1382)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist100_i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1380)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427(BLACKBOX,644)@11
    // out out_feedback_out_9@20000000
    // out out_feedback_valid_out_9@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_292595_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_9(i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_feedback_stall_out_9),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg99_q),
        .out_data_out(),
        .out_feedback_out_9(i_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427_out_feedback_out_9),
        .out_feedback_valid_out_9(i_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427_out_feedback_valid_out_9),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023246336602(CONSTANT,220)
    assign c_i64_2199023246336602_q = $unsigned(64'b0000000000000000000000011111111111111111111111111101110000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367(BLACKBOX,609)@10
    // out out_feedback_stall_out_9@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367 (
        .in_data_in(c_i64_2199023246336602_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_9(i_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427_out_feedback_out_9),
        .in_feedback_valid_in_9(i_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427_out_feedback_valid_out_9),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg64_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_data_out),
        .out_feedback_stall_out_9(i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_feedback_stall_out_9),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist100_i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_data_out_1(DELAY,2054)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_data_out_1_q <= '0;
        end
        else
        begin
            redist100_i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_0_acc_i_i43_sroa_119_232_pml_t_myproject368_sel_x(BITSELECT,814)@11
    assign i_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_0_acc_i_i43_sroa_119_232_pml_t_myproject368_sel_x_b = redist100_i_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1939)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist12_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1966)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist12_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_uint_out_extendPad_sel_x(BITSELECT,1568)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist12_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist12_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add177_myproject372(ADD,549)@11
    assign i_dot_prod_add177_myproject372_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add177_myproject372_b = {1'b0, i_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_sroa_0_0_acc_i_i43_sroa_119_sroa_0_0_acc_i_i43_sroa_119_232_pml_t_myproject368_sel_x_b};
    assign i_dot_prod_add177_myproject372_o = $unsigned(i_dot_prod_add177_myproject372_a) + $unsigned(i_dot_prod_add177_myproject372_b);
    assign i_dot_prod_add177_myproject372_q = i_dot_prod_add177_myproject372_o[41:0];

    // bgTrunc_i_dot_prod_add177_myproject372_sel_x(BITSELECT,728)@11
    assign bgTrunc_i_dot_prod_add177_myproject372_sel_x_b = i_dot_prod_add177_myproject372_q[40:0];

    // valid_fanout_reg63(REG,1719)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg63_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg63_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg98(REG,1754)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg98_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg98_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1378)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add173_myproject364_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1377)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist101_i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1375)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426(BLACKBOX,643)@11
    // out out_feedback_out_10@20000000
    // out out_feedback_valid_out_10@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_282594_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_10(i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_feedback_stall_out_10),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg98_q),
        .out_data_out(),
        .out_feedback_out_10(i_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426_out_feedback_out_10),
        .out_feedback_valid_out_10(i_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426_out_feedback_valid_out_10),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023231232601(CONSTANT,213)
    assign c_i64_2199023231232601_q = $unsigned(64'b0000000000000000000000011111111111111111111111111010000100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359(BLACKBOX,608)@10
    // out out_feedback_stall_out_10@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359 (
        .in_data_in(c_i64_2199023231232601_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_10(i_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426_out_feedback_out_10),
        .in_feedback_valid_in_10(i_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426_out_feedback_valid_out_10),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg63_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_data_out),
        .out_feedback_stall_out_10(i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_feedback_stall_out_10),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist101_i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_data_out_1(DELAY,2055)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_data_out_1_q <= '0;
        end
        else
        begin
            redist101_i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_0_acc_i_i43_sroa_115_224_pml_t_myproject360_sel_x(BITSELECT,813)@11
    assign i_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_0_acc_i_i43_sroa_115_224_pml_t_myproject360_sel_x_b = redist101_i_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1938)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist13_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1967)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist13_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_uint_out_extendPad_sel_x(BITSELECT,1561)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist13_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist13_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add173_myproject364(ADD,548)@11
    assign i_dot_prod_add173_myproject364_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add173_myproject364_b = {1'b0, i_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_sroa_0_0_acc_i_i43_sroa_115_sroa_0_0_acc_i_i43_sroa_115_224_pml_t_myproject360_sel_x_b};
    assign i_dot_prod_add173_myproject364_o = $unsigned(i_dot_prod_add173_myproject364_a) + $unsigned(i_dot_prod_add173_myproject364_b);
    assign i_dot_prod_add173_myproject364_q = i_dot_prod_add173_myproject364_o[41:0];

    // bgTrunc_i_dot_prod_add173_myproject364_sel_x(BITSELECT,727)@11
    assign bgTrunc_i_dot_prod_add173_myproject364_sel_x_b = i_dot_prod_add173_myproject364_q[40:0];

    // valid_fanout_reg62(REG,1718)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg62_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg62_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg97(REG,1753)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg97_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg97_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1373)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add169_myproject356_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1372)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist102_i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1370)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425(BLACKBOX,642)@11
    // out out_feedback_out_11@20000000
    // out out_feedback_valid_out_11@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_272593_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_11(i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_feedback_stall_out_11),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg97_q),
        .out_data_out(),
        .out_feedback_out_11(i_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425_out_feedback_out_11),
        .out_feedback_valid_out_11(i_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425_out_feedback_valid_out_11),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2048600(CONSTANT,211)
    assign c_i64_2048600_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000100000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351(BLACKBOX,607)@10
    // out out_feedback_stall_out_11@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351 (
        .in_data_in(c_i64_2048600_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_11(i_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425_out_feedback_out_11),
        .in_feedback_valid_in_11(i_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425_out_feedback_valid_out_11),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg62_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_data_out),
        .out_feedback_stall_out_11(i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_feedback_stall_out_11),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist102_i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_data_out_1(DELAY,2056)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_data_out_1_q <= '0;
        end
        else
        begin
            redist102_i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_0_acc_i_i43_sroa_111_216_pml_t_myproject352_sel_x(BITSELECT,812)@11
    assign i_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_0_acc_i_i43_sroa_111_216_pml_t_myproject352_sel_x_b = redist102_i_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1937)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist14_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1968)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist14_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_uint_out_extendPad_sel_x(BITSELECT,1554)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist14_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist14_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add169_myproject356(ADD,547)@11
    assign i_dot_prod_add169_myproject356_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add169_myproject356_b = {1'b0, i_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_sroa_0_0_acc_i_i43_sroa_111_sroa_0_0_acc_i_i43_sroa_111_216_pml_t_myproject352_sel_x_b};
    assign i_dot_prod_add169_myproject356_o = $unsigned(i_dot_prod_add169_myproject356_a) + $unsigned(i_dot_prod_add169_myproject356_b);
    assign i_dot_prod_add169_myproject356_q = i_dot_prod_add169_myproject356_o[41:0];

    // bgTrunc_i_dot_prod_add169_myproject356_sel_x(BITSELECT,726)@11
    assign bgTrunc_i_dot_prod_add169_myproject356_sel_x_b = i_dot_prod_add169_myproject356_q[40:0];

    // valid_fanout_reg61(REG,1717)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg61_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg61_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg96(REG,1752)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg96_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg96_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1368)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add165_myproject348_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1367)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist103_i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1365)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424(BLACKBOX,641)@11
    // out out_feedback_out_12@20000000
    // out out_feedback_valid_out_12@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_262592_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_12(i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_feedback_stall_out_12),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg96_q),
        .out_data_out(),
        .out_feedback_out_12(i_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424_out_feedback_out_12),
        .out_feedback_valid_out_12(i_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424_out_feedback_valid_out_12),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_6144599(CONSTANT,234)
    assign c_i64_6144599_q = $unsigned(64'b0000000000000000000000000000000000000000000000000001100000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343(BLACKBOX,606)@10
    // out out_feedback_stall_out_12@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343 (
        .in_data_in(c_i64_6144599_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_12(i_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424_out_feedback_out_12),
        .in_feedback_valid_in_12(i_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424_out_feedback_valid_out_12),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg61_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_data_out),
        .out_feedback_stall_out_12(i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_feedback_stall_out_12),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist103_i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_data_out_1(DELAY,2057)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_data_out_1_q <= '0;
        end
        else
        begin
            redist103_i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_0_acc_i_i43_sroa_107_208_pml_t_myproject344_sel_x(BITSELECT,811)@11
    assign i_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_0_acc_i_i43_sroa_107_208_pml_t_myproject344_sel_x_b = redist103_i_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1936)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist15_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1969)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist15_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_uint_out_extendPad_sel_x(BITSELECT,1547)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist15_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist15_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add165_myproject348(ADD,546)@11
    assign i_dot_prod_add165_myproject348_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add165_myproject348_b = {1'b0, i_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_sroa_0_0_acc_i_i43_sroa_107_sroa_0_0_acc_i_i43_sroa_107_208_pml_t_myproject344_sel_x_b};
    assign i_dot_prod_add165_myproject348_o = $unsigned(i_dot_prod_add165_myproject348_a) + $unsigned(i_dot_prod_add165_myproject348_b);
    assign i_dot_prod_add165_myproject348_q = i_dot_prod_add165_myproject348_o[41:0];

    // bgTrunc_i_dot_prod_add165_myproject348_sel_x(BITSELECT,725)@11
    assign bgTrunc_i_dot_prod_add165_myproject348_sel_x_b = i_dot_prod_add165_myproject348_q[40:0];

    // valid_fanout_reg60(REG,1716)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg60_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg60_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg95(REG,1751)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg95_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg95_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1363)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add161_myproject340_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1362)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist104_i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1360)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423(BLACKBOX,640)@11
    // out out_feedback_out_13@20000000
    // out out_feedback_valid_out_13@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_252591_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_13(i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_feedback_stall_out_13),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg95_q),
        .out_data_out(),
        .out_feedback_out_13(i_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423_out_feedback_out_13),
        .out_feedback_valid_out_13(i_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423_out_feedback_valid_out_13),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_9984598(CONSTANT,236)
    assign c_i64_9984598_q = $unsigned(64'b0000000000000000000000000000000000000000000000000010011100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335(BLACKBOX,605)@10
    // out out_feedback_stall_out_13@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335 (
        .in_data_in(c_i64_9984598_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_13(i_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423_out_feedback_out_13),
        .in_feedback_valid_in_13(i_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423_out_feedback_valid_out_13),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg60_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_data_out),
        .out_feedback_stall_out_13(i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_feedback_stall_out_13),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist104_i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_data_out_1(DELAY,2058)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_data_out_1_q <= '0;
        end
        else
        begin
            redist104_i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_0_acc_i_i43_sroa_103_200_pml_t_myproject336_sel_x(BITSELECT,810)@11
    assign i_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_0_acc_i_i43_sroa_103_200_pml_t_myproject336_sel_x_b = redist104_i_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1935)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist16_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1970)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist16_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_uint_out_extendPad_sel_x(BITSELECT,1540)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist16_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist16_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add161_myproject340(ADD,545)@11
    assign i_dot_prod_add161_myproject340_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add161_myproject340_b = {1'b0, i_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_sroa_0_0_acc_i_i43_sroa_103_sroa_0_0_acc_i_i43_sroa_103_200_pml_t_myproject336_sel_x_b};
    assign i_dot_prod_add161_myproject340_o = $unsigned(i_dot_prod_add161_myproject340_a) + $unsigned(i_dot_prod_add161_myproject340_b);
    assign i_dot_prod_add161_myproject340_q = i_dot_prod_add161_myproject340_o[41:0];

    // bgTrunc_i_dot_prod_add161_myproject340_sel_x(BITSELECT,724)@11
    assign bgTrunc_i_dot_prod_add161_myproject340_sel_x_b = i_dot_prod_add161_myproject340_q[40:0];

    // valid_fanout_reg59(REG,1715)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg59_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg59_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg94(REG,1750)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg94_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg94_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1358)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add157_myproject332_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1357)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist74_i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1355)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422(BLACKBOX,670)@11
    // out out_feedback_out_14@20000000
    // out out_feedback_valid_out_14@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_242590_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_14(i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_feedback_stall_out_14),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg94_q),
        .out_data_out(),
        .out_feedback_out_14(i_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422_out_feedback_out_14),
        .out_feedback_valid_out_14(i_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422_out_feedback_valid_out_14),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_5376597(CONSTANT,233)
    assign c_i64_5376597_q = $unsigned(64'b0000000000000000000000000000000000000000000000000001010100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327(BLACKBOX,635)@10
    // out out_feedback_stall_out_14@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327 (
        .in_data_in(c_i64_5376597_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_14(i_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422_out_feedback_out_14),
        .in_feedback_valid_in_14(i_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422_out_feedback_valid_out_14),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg59_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_data_out),
        .out_feedback_stall_out_14(i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_feedback_stall_out_14),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist74_i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_data_out_1(DELAY,2028)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_data_out_1_q <= '0;
        end
        else
        begin
            redist74_i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_0_acc_i_i43_sroa_99_192_pml_t_myproject328_sel_x(BITSELECT,840)@11
    assign i_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_0_acc_i_i43_sroa_99_192_pml_t_myproject328_sel_x_b = redist74_i_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1934)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist17_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist17_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_uint_out_extendPad_sel_x(BITSELECT,1533)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist17_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist17_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add157_myproject332(ADD,544)@11
    assign i_dot_prod_add157_myproject332_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add157_myproject332_b = {1'b0, i_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_sroa_0_0_acc_i_i43_sroa_99_sroa_0_0_acc_i_i43_sroa_99_192_pml_t_myproject328_sel_x_b};
    assign i_dot_prod_add157_myproject332_o = $unsigned(i_dot_prod_add157_myproject332_a) + $unsigned(i_dot_prod_add157_myproject332_b);
    assign i_dot_prod_add157_myproject332_q = i_dot_prod_add157_myproject332_o[41:0];

    // bgTrunc_i_dot_prod_add157_myproject332_sel_x(BITSELECT,723)@11
    assign bgTrunc_i_dot_prod_add157_myproject332_sel_x_b = i_dot_prod_add157_myproject332_q[40:0];

    // valid_fanout_reg58(REG,1714)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg58_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg58_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg93(REG,1749)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg93_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg93_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1353)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add153_myproject324_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1352)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist75_i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1350)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421(BLACKBOX,669)@11
    // out out_feedback_out_15@20000000
    // out out_feedback_valid_out_15@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_232589_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_15(i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_feedback_stall_out_15),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg93_q),
        .out_data_out(),
        .out_feedback_out_15(i_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421_out_feedback_out_15),
        .out_feedback_valid_out_15(i_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421_out_feedback_valid_out_15),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023239168596(CONSTANT,217)
    assign c_i64_2199023239168596_q = $unsigned(64'b0000000000000000000000011111111111111111111111111100000000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319(BLACKBOX,634)@10
    // out out_feedback_stall_out_15@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319 (
        .in_data_in(c_i64_2199023239168596_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_15(i_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421_out_feedback_out_15),
        .in_feedback_valid_in_15(i_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421_out_feedback_valid_out_15),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg58_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_data_out),
        .out_feedback_stall_out_15(i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_feedback_stall_out_15),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist75_i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_data_out_1(DELAY,2029)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_data_out_1_q <= '0;
        end
        else
        begin
            redist75_i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_0_acc_i_i43_sroa_95_184_pml_t_myproject320_sel_x(BITSELECT,839)@11
    assign i_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_0_acc_i_i43_sroa_95_184_pml_t_myproject320_sel_x_b = redist75_i_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1933)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist18_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1972)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist18_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_uint_out_extendPad_sel_x(BITSELECT,1526)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist18_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist18_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add153_myproject324(ADD,543)@11
    assign i_dot_prod_add153_myproject324_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add153_myproject324_b = {1'b0, i_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_sroa_0_0_acc_i_i43_sroa_95_sroa_0_0_acc_i_i43_sroa_95_184_pml_t_myproject320_sel_x_b};
    assign i_dot_prod_add153_myproject324_o = $unsigned(i_dot_prod_add153_myproject324_a) + $unsigned(i_dot_prod_add153_myproject324_b);
    assign i_dot_prod_add153_myproject324_q = i_dot_prod_add153_myproject324_o[41:0];

    // bgTrunc_i_dot_prod_add153_myproject324_sel_x(BITSELECT,722)@11
    assign bgTrunc_i_dot_prod_add153_myproject324_sel_x_b = i_dot_prod_add153_myproject324_q[40:0];

    // valid_fanout_reg57(REG,1713)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg57_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg57_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg92(REG,1748)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg92_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg92_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1343)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add149_myproject316_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1342)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist76_i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1340)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420(BLACKBOX,668)@11
    // out out_feedback_out_16@20000000
    // out out_feedback_valid_out_16@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_222588_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_16(i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_feedback_stall_out_16),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg92_q),
        .out_data_out(),
        .out_feedback_out_16(i_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420_out_feedback_out_16),
        .out_feedback_valid_out_16(i_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420_out_feedback_valid_out_16),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023248128595(CONSTANT,221)
    assign c_i64_2199023248128595_q = $unsigned(64'b0000000000000000000000011111111111111111111111111110001100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311(BLACKBOX,633)@10
    // out out_feedback_stall_out_16@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311 (
        .in_data_in(c_i64_2199023248128595_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_16(i_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420_out_feedback_out_16),
        .in_feedback_valid_in_16(i_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420_out_feedback_valid_out_16),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg57_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_data_out),
        .out_feedback_stall_out_16(i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_feedback_stall_out_16),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist76_i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_data_out_1(DELAY,2030)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_data_out_1_q <= '0;
        end
        else
        begin
            redist76_i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_0_acc_i_i43_sroa_91_176_pml_t_myproject312_sel_x(BITSELECT,838)@11
    assign i_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_0_acc_i_i43_sroa_91_176_pml_t_myproject312_sel_x_b = redist76_i_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1932)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist19_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1973)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist19_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_uint_out_extendPad_sel_x(BITSELECT,1519)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist19_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist19_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add149_myproject316(ADD,542)@11
    assign i_dot_prod_add149_myproject316_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add149_myproject316_b = {1'b0, i_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_sroa_0_0_acc_i_i43_sroa_91_sroa_0_0_acc_i_i43_sroa_91_176_pml_t_myproject312_sel_x_b};
    assign i_dot_prod_add149_myproject316_o = $unsigned(i_dot_prod_add149_myproject316_a) + $unsigned(i_dot_prod_add149_myproject316_b);
    assign i_dot_prod_add149_myproject316_q = i_dot_prod_add149_myproject316_o[41:0];

    // bgTrunc_i_dot_prod_add149_myproject316_sel_x(BITSELECT,721)@11
    assign bgTrunc_i_dot_prod_add149_myproject316_sel_x_b = i_dot_prod_add149_myproject316_q[40:0];

    // valid_fanout_reg56(REG,1712)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg56_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg56_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg91(REG,1747)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg91_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg91_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1338)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add145_myproject308_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1337)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist77_i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1335)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419(BLACKBOX,667)@11
    // out out_feedback_out_17@20000000
    // out out_feedback_valid_out_17@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_212587_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_17(i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_feedback_stall_out_17),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg91_q),
        .out_data_out(),
        .out_feedback_out_17(i_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419_out_feedback_out_17),
        .out_feedback_valid_out_17(i_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419_out_feedback_valid_out_17),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_18688594(CONSTANT,210)
    assign c_i64_18688594_q = $unsigned(64'b0000000000000000000000000000000000000000000000000100100100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303(BLACKBOX,632)@10
    // out out_feedback_stall_out_17@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303 (
        .in_data_in(c_i64_18688594_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_17(i_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419_out_feedback_out_17),
        .in_feedback_valid_in_17(i_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419_out_feedback_valid_out_17),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg56_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_data_out),
        .out_feedback_stall_out_17(i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_feedback_stall_out_17),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist77_i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_data_out_1(DELAY,2031)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_data_out_1_q <= '0;
        end
        else
        begin
            redist77_i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_0_acc_i_i43_sroa_87_168_pml_t_myproject304_sel_x(BITSELECT,837)@11
    assign i_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_0_acc_i_i43_sroa_87_168_pml_t_myproject304_sel_x_b = redist77_i_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1931)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist20_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1974)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist20_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_uint_out_extendPad_sel_x(BITSELECT,1512)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist20_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist20_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add145_myproject308(ADD,541)@11
    assign i_dot_prod_add145_myproject308_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add145_myproject308_b = {1'b0, i_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_sroa_0_0_acc_i_i43_sroa_87_sroa_0_0_acc_i_i43_sroa_87_168_pml_t_myproject304_sel_x_b};
    assign i_dot_prod_add145_myproject308_o = $unsigned(i_dot_prod_add145_myproject308_a) + $unsigned(i_dot_prod_add145_myproject308_b);
    assign i_dot_prod_add145_myproject308_q = i_dot_prod_add145_myproject308_o[41:0];

    // bgTrunc_i_dot_prod_add145_myproject308_sel_x(BITSELECT,720)@11
    assign bgTrunc_i_dot_prod_add145_myproject308_sel_x_b = i_dot_prod_add145_myproject308_q[40:0];

    // valid_fanout_reg55(REG,1711)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg55_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg55_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg90(REG,1746)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg90_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg90_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1333)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add141_myproject300_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1332)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist78_i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1330)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418(BLACKBOX,666)@11
    // out out_feedback_out_18@20000000
    // out out_feedback_valid_out_18@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_202586_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_18(i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_feedback_stall_out_18),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg90_q),
        .out_data_out(),
        .out_feedback_out_18(i_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418_out_feedback_out_18),
        .out_feedback_valid_out_18(i_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418_out_feedback_valid_out_18),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023251200593(CONSTANT,223)
    assign c_i64_2199023251200593_q = $unsigned(64'b0000000000000000000000011111111111111111111111111110111100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295(BLACKBOX,631)@10
    // out out_feedback_stall_out_18@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295 (
        .in_data_in(c_i64_2199023251200593_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_18(i_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418_out_feedback_out_18),
        .in_feedback_valid_in_18(i_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418_out_feedback_valid_out_18),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg55_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_data_out),
        .out_feedback_stall_out_18(i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_feedback_stall_out_18),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist78_i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_data_out_1(DELAY,2032)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_data_out_1_q <= '0;
        end
        else
        begin
            redist78_i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_0_acc_i_i43_sroa_83_160_pml_t_myproject296_sel_x(BITSELECT,836)@11
    assign i_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_0_acc_i_i43_sroa_83_160_pml_t_myproject296_sel_x_b = redist78_i_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1930)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist21_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1975)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist21_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_uint_out_extendPad_sel_x(BITSELECT,1505)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist21_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist21_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add141_myproject300(ADD,540)@11
    assign i_dot_prod_add141_myproject300_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add141_myproject300_b = {1'b0, i_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_sroa_0_0_acc_i_i43_sroa_83_sroa_0_0_acc_i_i43_sroa_83_160_pml_t_myproject296_sel_x_b};
    assign i_dot_prod_add141_myproject300_o = $unsigned(i_dot_prod_add141_myproject300_a) + $unsigned(i_dot_prod_add141_myproject300_b);
    assign i_dot_prod_add141_myproject300_q = i_dot_prod_add141_myproject300_o[41:0];

    // bgTrunc_i_dot_prod_add141_myproject300_sel_x(BITSELECT,719)@11
    assign bgTrunc_i_dot_prod_add141_myproject300_sel_x_b = i_dot_prod_add141_myproject300_q[40:0];

    // valid_fanout_reg54(REG,1710)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg54_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg54_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg89(REG,1745)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg89_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg89_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1328)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add137_myproject292_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1327)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist80_i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1325)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417(BLACKBOX,664)@11
    // out out_feedback_out_19@20000000
    // out out_feedback_valid_out_19@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_192585_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_19(i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_feedback_stall_out_19),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg89_q),
        .out_data_out(),
        .out_feedback_out_19(i_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417_out_feedback_out_19),
        .out_feedback_valid_out_19(i_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417_out_feedback_valid_out_19),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_12032592(CONSTANT,207)
    assign c_i64_12032592_q = $unsigned(64'b0000000000000000000000000000000000000000000000000010111100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287(BLACKBOX,629)@10
    // out out_feedback_stall_out_19@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287 (
        .in_data_in(c_i64_12032592_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_19(i_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417_out_feedback_out_19),
        .in_feedback_valid_in_19(i_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417_out_feedback_valid_out_19),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg54_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_data_out),
        .out_feedback_stall_out_19(i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_feedback_stall_out_19),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist80_i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_data_out_1(DELAY,2034)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_data_out_1_q <= '0;
        end
        else
        begin
            redist80_i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_0_acc_i_i43_sroa_79_152_pml_t_myproject288_sel_x(BITSELECT,834)@11
    assign i_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_0_acc_i_i43_sroa_79_152_pml_t_myproject288_sel_x_b = redist80_i_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1929)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist22_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1976)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist22_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_uint_out_extendPad_sel_x(BITSELECT,1498)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist22_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist22_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add137_myproject292(ADD,539)@11
    assign i_dot_prod_add137_myproject292_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add137_myproject292_b = {1'b0, i_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_sroa_0_0_acc_i_i43_sroa_79_sroa_0_0_acc_i_i43_sroa_79_152_pml_t_myproject288_sel_x_b};
    assign i_dot_prod_add137_myproject292_o = $unsigned(i_dot_prod_add137_myproject292_a) + $unsigned(i_dot_prod_add137_myproject292_b);
    assign i_dot_prod_add137_myproject292_q = i_dot_prod_add137_myproject292_o[41:0];

    // bgTrunc_i_dot_prod_add137_myproject292_sel_x(BITSELECT,718)@11
    assign bgTrunc_i_dot_prod_add137_myproject292_sel_x_b = i_dot_prod_add137_myproject292_q[40:0];

    // valid_fanout_reg53(REG,1709)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg53_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg53_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg88(REG,1744)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg88_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg88_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1323)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add133_myproject284_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1322)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist81_i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1320)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416(BLACKBOX,663)@11
    // out out_feedback_out_20@20000000
    // out out_feedback_valid_out_20@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_182584_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_20(i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_feedback_stall_out_20),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg88_q),
        .out_data_out(),
        .out_feedback_out_20(i_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416_out_feedback_out_20),
        .out_feedback_valid_out_20(i_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416_out_feedback_valid_out_20),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023249152591(CONSTANT,222)
    assign c_i64_2199023249152591_q = $unsigned(64'b0000000000000000000000011111111111111111111111111110011100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279(BLACKBOX,628)@10
    // out out_feedback_stall_out_20@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279 (
        .in_data_in(c_i64_2199023249152591_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_20(i_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416_out_feedback_out_20),
        .in_feedback_valid_in_20(i_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416_out_feedback_valid_out_20),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg53_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_data_out),
        .out_feedback_stall_out_20(i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_feedback_stall_out_20),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist81_i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_data_out_1(DELAY,2035)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_data_out_1_q <= '0;
        end
        else
        begin
            redist81_i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_0_acc_i_i43_sroa_75_144_pml_t_myproject280_sel_x(BITSELECT,833)@11
    assign i_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_0_acc_i_i43_sroa_75_144_pml_t_myproject280_sel_x_b = redist81_i_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1928)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist23_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1977)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist23_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_uint_out_extendPad_sel_x(BITSELECT,1491)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist23_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist23_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add133_myproject284(ADD,538)@11
    assign i_dot_prod_add133_myproject284_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add133_myproject284_b = {1'b0, i_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_sroa_0_0_acc_i_i43_sroa_75_sroa_0_0_acc_i_i43_sroa_75_144_pml_t_myproject280_sel_x_b};
    assign i_dot_prod_add133_myproject284_o = $unsigned(i_dot_prod_add133_myproject284_a) + $unsigned(i_dot_prod_add133_myproject284_b);
    assign i_dot_prod_add133_myproject284_q = i_dot_prod_add133_myproject284_o[41:0];

    // bgTrunc_i_dot_prod_add133_myproject284_sel_x(BITSELECT,717)@11
    assign bgTrunc_i_dot_prod_add133_myproject284_sel_x_b = i_dot_prod_add133_myproject284_q[40:0];

    // valid_fanout_reg52(REG,1708)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg52_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg52_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg87(REG,1743)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg87_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg87_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1318)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add129_myproject276_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1317)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist82_i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1315)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415(BLACKBOX,662)@11
    // out out_feedback_out_21@20000000
    // out out_feedback_valid_out_21@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_172583_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_21(i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_feedback_stall_out_21),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg87_q),
        .out_data_out(),
        .out_feedback_out_21(i_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415_out_feedback_out_21),
        .out_feedback_valid_out_21(i_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415_out_feedback_valid_out_21),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_11264590(CONSTANT,206)
    assign c_i64_11264590_q = $unsigned(64'b0000000000000000000000000000000000000000000000000010110000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271(BLACKBOX,627)@10
    // out out_feedback_stall_out_21@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271 (
        .in_data_in(c_i64_11264590_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_21(i_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415_out_feedback_out_21),
        .in_feedback_valid_in_21(i_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415_out_feedback_valid_out_21),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg52_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_data_out),
        .out_feedback_stall_out_21(i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_feedback_stall_out_21),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist82_i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_data_out_1(DELAY,2036)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_data_out_1_q <= '0;
        end
        else
        begin
            redist82_i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_0_acc_i_i43_sroa_71_136_pml_t_myproject272_sel_x(BITSELECT,832)@11
    assign i_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_0_acc_i_i43_sroa_71_136_pml_t_myproject272_sel_x_b = redist82_i_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1927)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist24_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1978)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist24_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_uint_out_extendPad_sel_x(BITSELECT,1484)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist24_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist24_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add129_myproject276(ADD,537)@11
    assign i_dot_prod_add129_myproject276_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add129_myproject276_b = {1'b0, i_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_sroa_0_0_acc_i_i43_sroa_71_sroa_0_0_acc_i_i43_sroa_71_136_pml_t_myproject272_sel_x_b};
    assign i_dot_prod_add129_myproject276_o = $unsigned(i_dot_prod_add129_myproject276_a) + $unsigned(i_dot_prod_add129_myproject276_b);
    assign i_dot_prod_add129_myproject276_q = i_dot_prod_add129_myproject276_o[41:0];

    // bgTrunc_i_dot_prod_add129_myproject276_sel_x(BITSELECT,716)@11
    assign bgTrunc_i_dot_prod_add129_myproject276_sel_x_b = i_dot_prod_add129_myproject276_q[40:0];

    // valid_fanout_reg51(REG,1707)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg51_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg51_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg86(REG,1742)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg86_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg86_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1313)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add125_myproject268_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1312)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist83_i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1310)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414(BLACKBOX,661)@11
    // out out_feedback_out_22@20000000
    // out out_feedback_valid_out_22@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_162582_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_22(i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_feedback_stall_out_22),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg86_q),
        .out_data_out(),
        .out_feedback_out_22(i_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414_out_feedback_out_22),
        .out_feedback_valid_out_22(i_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414_out_feedback_valid_out_22),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_1280580(CONSTANT,208)
    assign c_i64_1280580_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000010100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263(BLACKBOX,626)@10
    // out out_feedback_stall_out_22@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263 (
        .in_data_in(c_i64_1280580_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_22(i_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414_out_feedback_out_22),
        .in_feedback_valid_in_22(i_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414_out_feedback_valid_out_22),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg51_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_data_out),
        .out_feedback_stall_out_22(i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_feedback_stall_out_22),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist83_i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_data_out_1(DELAY,2037)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_data_out_1_q <= '0;
        end
        else
        begin
            redist83_i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_0_acc_i_i43_sroa_67_128_pml_t_myproject264_sel_x(BITSELECT,831)@11
    assign i_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_0_acc_i_i43_sroa_67_128_pml_t_myproject264_sel_x_b = redist83_i_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1926)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist25_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1979)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_uint_out_extendPad_sel_x(BITSELECT,1477)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist25_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist25_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add125_myproject268(ADD,536)@11
    assign i_dot_prod_add125_myproject268_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add125_myproject268_b = {1'b0, i_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_sroa_0_0_acc_i_i43_sroa_67_sroa_0_0_acc_i_i43_sroa_67_128_pml_t_myproject264_sel_x_b};
    assign i_dot_prod_add125_myproject268_o = $unsigned(i_dot_prod_add125_myproject268_a) + $unsigned(i_dot_prod_add125_myproject268_b);
    assign i_dot_prod_add125_myproject268_q = i_dot_prod_add125_myproject268_o[41:0];

    // bgTrunc_i_dot_prod_add125_myproject268_sel_x(BITSELECT,715)@11
    assign bgTrunc_i_dot_prod_add125_myproject268_sel_x_b = i_dot_prod_add125_myproject268_q[40:0];

    // valid_fanout_reg50(REG,1706)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg50_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg50_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg85(REG,1741)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg85_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg85_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1308)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add121_myproject260_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1307)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist84_i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1305)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413(BLACKBOX,660)@11
    // out out_feedback_out_23@20000000
    // out out_feedback_valid_out_23@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_152581_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_23(i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_feedback_stall_out_23),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg85_q),
        .out_data_out(),
        .out_feedback_out_23(i_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413_out_feedback_out_23),
        .out_feedback_valid_out_23(i_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413_out_feedback_valid_out_23),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023233536589(CONSTANT,214)
    assign c_i64_2199023233536589_q = $unsigned(64'b0000000000000000000000011111111111111111111111111010101000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255(BLACKBOX,625)@10
    // out out_feedback_stall_out_23@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255 (
        .in_data_in(c_i64_2199023233536589_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_23(i_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413_out_feedback_out_23),
        .in_feedback_valid_in_23(i_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413_out_feedback_valid_out_23),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg50_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_data_out),
        .out_feedback_stall_out_23(i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_feedback_stall_out_23),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist84_i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_data_out_1(DELAY,2038)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_data_out_1_q <= '0;
        end
        else
        begin
            redist84_i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_0_acc_i_i43_sroa_63_120_pml_t_myproject256_sel_x(BITSELECT,830)@11
    assign i_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_0_acc_i_i43_sroa_63_120_pml_t_myproject256_sel_x_b = redist84_i_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1925)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist26_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1980)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_uint_out_extendPad_sel_x(BITSELECT,1470)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist26_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist26_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add121_myproject260(ADD,535)@11
    assign i_dot_prod_add121_myproject260_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add121_myproject260_b = {1'b0, i_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_sroa_0_0_acc_i_i43_sroa_63_sroa_0_0_acc_i_i43_sroa_63_120_pml_t_myproject256_sel_x_b};
    assign i_dot_prod_add121_myproject260_o = $unsigned(i_dot_prod_add121_myproject260_a) + $unsigned(i_dot_prod_add121_myproject260_b);
    assign i_dot_prod_add121_myproject260_q = i_dot_prod_add121_myproject260_o[41:0];

    // bgTrunc_i_dot_prod_add121_myproject260_sel_x(BITSELECT,714)@11
    assign bgTrunc_i_dot_prod_add121_myproject260_sel_x_b = i_dot_prod_add121_myproject260_q[40:0];

    // valid_fanout_reg49(REG,1705)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg49_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg49_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg84(REG,1740)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg84_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg84_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1303)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add117_myproject252_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1302)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist85_i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1300)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412(BLACKBOX,659)@11
    // out out_feedback_out_24@20000000
    // out out_feedback_valid_out_24@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_142580_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_24(i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_feedback_stall_out_24),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg84_q),
        .out_data_out(),
        .out_feedback_out_24(i_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412_out_feedback_out_24),
        .out_feedback_valid_out_24(i_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412_out_feedback_valid_out_24),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023237376588(CONSTANT,216)
    assign c_i64_2199023237376588_q = $unsigned(64'b0000000000000000000000011111111111111111111111111011100100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247(BLACKBOX,624)@10
    // out out_feedback_stall_out_24@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247 (
        .in_data_in(c_i64_2199023237376588_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_24(i_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412_out_feedback_out_24),
        .in_feedback_valid_in_24(i_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412_out_feedback_valid_out_24),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg49_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_data_out),
        .out_feedback_stall_out_24(i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_feedback_stall_out_24),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist85_i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_data_out_1(DELAY,2039)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_data_out_1_q <= '0;
        end
        else
        begin
            redist85_i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_0_acc_i_i43_sroa_59_112_pml_t_myproject248_sel_x(BITSELECT,829)@11
    assign i_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_0_acc_i_i43_sroa_59_112_pml_t_myproject248_sel_x_b = redist85_i_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1924)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist27_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1981)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_uint_out_extendPad_sel_x(BITSELECT,1463)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist27_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist27_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add117_myproject252(ADD,534)@11
    assign i_dot_prod_add117_myproject252_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add117_myproject252_b = {1'b0, i_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_sroa_0_0_acc_i_i43_sroa_59_sroa_0_0_acc_i_i43_sroa_59_112_pml_t_myproject248_sel_x_b};
    assign i_dot_prod_add117_myproject252_o = $unsigned(i_dot_prod_add117_myproject252_a) + $unsigned(i_dot_prod_add117_myproject252_b);
    assign i_dot_prod_add117_myproject252_q = i_dot_prod_add117_myproject252_o[41:0];

    // bgTrunc_i_dot_prod_add117_myproject252_sel_x(BITSELECT,713)@11
    assign bgTrunc_i_dot_prod_add117_myproject252_sel_x_b = i_dot_prod_add117_myproject252_q[40:0];

    // valid_fanout_reg48(REG,1704)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg48_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg48_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg83(REG,1739)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg83_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg83_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1298)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add113_myproject244_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1297)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist86_i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1295)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411(BLACKBOX,658)@11
    // out out_feedback_out_25@20000000
    // out out_feedback_valid_out_25@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_132579_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_25(i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_feedback_stall_out_25),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg83_q),
        .out_data_out(),
        .out_feedback_out_25(i_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411_out_feedback_out_25),
        .out_feedback_valid_out_25(i_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411_out_feedback_valid_out_25),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023218944587(CONSTANT,212)
    assign c_i64_2199023218944587_q = $unsigned(64'b0000000000000000000000011111111111111111111111110111000100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239(BLACKBOX,623)@10
    // out out_feedback_stall_out_25@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239 (
        .in_data_in(c_i64_2199023218944587_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_25(i_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411_out_feedback_out_25),
        .in_feedback_valid_in_25(i_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411_out_feedback_valid_out_25),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg48_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_data_out),
        .out_feedback_stall_out_25(i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_feedback_stall_out_25),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist86_i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_data_out_1(DELAY,2040)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_data_out_1_q <= '0;
        end
        else
        begin
            redist86_i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_0_acc_i_i43_sroa_55_104_pml_t_myproject240_sel_x(BITSELECT,828)@11
    assign i_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_0_acc_i_i43_sroa_55_104_pml_t_myproject240_sel_x_b = redist86_i_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1923)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist28_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1982)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist28_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_uint_out_extendPad_sel_x(BITSELECT,1456)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist28_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist28_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add113_myproject244(ADD,533)@11
    assign i_dot_prod_add113_myproject244_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add113_myproject244_b = {1'b0, i_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_sroa_0_0_acc_i_i43_sroa_55_sroa_0_0_acc_i_i43_sroa_55_104_pml_t_myproject240_sel_x_b};
    assign i_dot_prod_add113_myproject244_o = $unsigned(i_dot_prod_add113_myproject244_a) + $unsigned(i_dot_prod_add113_myproject244_b);
    assign i_dot_prod_add113_myproject244_q = i_dot_prod_add113_myproject244_o[41:0];

    // bgTrunc_i_dot_prod_add113_myproject244_sel_x(BITSELECT,712)@11
    assign bgTrunc_i_dot_prod_add113_myproject244_sel_x_b = i_dot_prod_add113_myproject244_q[40:0];

    // valid_fanout_reg47(REG,1703)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg47_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg47_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg82(REG,1738)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg82_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg82_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1288)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add109_myproject236_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1287)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist87_i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1285)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410(BLACKBOX,657)@11
    // out out_feedback_out_26@20000000
    // out out_feedback_valid_out_26@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_122578_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_26(i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_feedback_stall_out_26),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg82_q),
        .out_data_out(),
        .out_feedback_out_26(i_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410_out_feedback_out_26),
        .out_feedback_valid_out_26(i_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410_out_feedback_valid_out_26),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_34304586(CONSTANT,229)
    assign c_i64_34304586_q = $unsigned(64'b0000000000000000000000000000000000000000000000001000011000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231(BLACKBOX,622)@10
    // out out_feedback_stall_out_26@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231 (
        .in_data_in(c_i64_34304586_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_26(i_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410_out_feedback_out_26),
        .in_feedback_valid_in_26(i_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410_out_feedback_valid_out_26),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg47_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_data_out),
        .out_feedback_stall_out_26(i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_feedback_stall_out_26),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist87_i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_data_out_1(DELAY,2041)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_data_out_1_q <= '0;
        end
        else
        begin
            redist87_i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_0_acc_i_i43_sroa_51_96_pml_t_myproject232_sel_x(BITSELECT,827)@11
    assign i_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_0_acc_i_i43_sroa_51_96_pml_t_myproject232_sel_x_b = redist87_i_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1922)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist29_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1983)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_uint_out_extendPad_sel_x(BITSELECT,1449)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist29_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist29_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add109_myproject236(ADD,532)@11
    assign i_dot_prod_add109_myproject236_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add109_myproject236_b = {1'b0, i_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_sroa_0_0_acc_i_i43_sroa_51_sroa_0_0_acc_i_i43_sroa_51_96_pml_t_myproject232_sel_x_b};
    assign i_dot_prod_add109_myproject236_o = $unsigned(i_dot_prod_add109_myproject236_a) + $unsigned(i_dot_prod_add109_myproject236_b);
    assign i_dot_prod_add109_myproject236_q = i_dot_prod_add109_myproject236_o[41:0];

    // bgTrunc_i_dot_prod_add109_myproject236_sel_x(BITSELECT,711)@11
    assign bgTrunc_i_dot_prod_add109_myproject236_sel_x_b = i_dot_prod_add109_myproject236_q[40:0];

    // valid_fanout_reg46(REG,1702)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg46_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg46_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg81(REG,1737)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg81_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg81_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1283)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add105_myproject228_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1282)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist88_i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1280)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409(BLACKBOX,656)@11
    // out out_feedback_out_27@20000000
    // out out_feedback_valid_out_27@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_112577_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_27(i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_feedback_stall_out_27),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg81_q),
        .out_data_out(),
        .out_feedback_out_27(i_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409_out_feedback_out_27),
        .out_feedback_valid_out_27(i_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409_out_feedback_valid_out_27),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_26368585(CONSTANT,226)
    assign c_i64_26368585_q = $unsigned(64'b0000000000000000000000000000000000000000000000000110011100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223(BLACKBOX,621)@10
    // out out_feedback_stall_out_27@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223 (
        .in_data_in(c_i64_26368585_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_27(i_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409_out_feedback_out_27),
        .in_feedback_valid_in_27(i_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409_out_feedback_valid_out_27),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg46_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_data_out),
        .out_feedback_stall_out_27(i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_feedback_stall_out_27),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist88_i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_data_out_1(DELAY,2042)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_data_out_1_q <= '0;
        end
        else
        begin
            redist88_i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_0_acc_i_i43_sroa_47_88_pml_t_myproject224_sel_x(BITSELECT,826)@11
    assign i_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_0_acc_i_i43_sroa_47_88_pml_t_myproject224_sel_x_b = redist88_i_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1921)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist30_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1984)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist30_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_uint_out_extendPad_sel_x(BITSELECT,1442)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist30_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist30_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add105_myproject228(ADD,531)@11
    assign i_dot_prod_add105_myproject228_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add105_myproject228_b = {1'b0, i_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_sroa_0_0_acc_i_i43_sroa_47_sroa_0_0_acc_i_i43_sroa_47_88_pml_t_myproject224_sel_x_b};
    assign i_dot_prod_add105_myproject228_o = $unsigned(i_dot_prod_add105_myproject228_a) + $unsigned(i_dot_prod_add105_myproject228_b);
    assign i_dot_prod_add105_myproject228_q = i_dot_prod_add105_myproject228_o[41:0];

    // bgTrunc_i_dot_prod_add105_myproject228_sel_x(BITSELECT,710)@11
    assign bgTrunc_i_dot_prod_add105_myproject228_sel_x_b = i_dot_prod_add105_myproject228_q[40:0];

    // valid_fanout_reg45(REG,1701)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg45_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg45_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg80(REG,1736)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg80_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg80_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1278)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add101_myproject220_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1277)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist89_i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1275)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408(BLACKBOX,655)@11
    // out out_feedback_out_28@20000000
    // out out_feedback_valid_out_28@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_102576_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_28(i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_feedback_stall_out_28),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg80_q),
        .out_data_out(),
        .out_feedback_out_28(i_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408_out_feedback_out_28),
        .out_feedback_valid_out_28(i_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408_out_feedback_valid_out_28),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_4864584(CONSTANT,232)
    assign c_i64_4864584_q = $unsigned(64'b0000000000000000000000000000000000000000000000000001001100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215(BLACKBOX,620)@10
    // out out_feedback_stall_out_28@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215 (
        .in_data_in(c_i64_4864584_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_28(i_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408_out_feedback_out_28),
        .in_feedback_valid_in_28(i_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408_out_feedback_valid_out_28),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg45_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_data_out),
        .out_feedback_stall_out_28(i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_feedback_stall_out_28),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist89_i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_data_out_1(DELAY,2043)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_data_out_1_q <= '0;
        end
        else
        begin
            redist89_i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_0_acc_i_i43_sroa_43_80_pml_t_myproject216_sel_x(BITSELECT,825)@11
    assign i_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_0_acc_i_i43_sroa_43_80_pml_t_myproject216_sel_x_b = redist89_i_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1920)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist31_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1985)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_uint_out_extendPad_sel_x(BITSELECT,1435)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist31_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist31_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add101_myproject220(ADD,530)@11
    assign i_dot_prod_add101_myproject220_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add101_myproject220_b = {1'b0, i_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_sroa_0_0_acc_i_i43_sroa_43_sroa_0_0_acc_i_i43_sroa_43_80_pml_t_myproject216_sel_x_b};
    assign i_dot_prod_add101_myproject220_o = $unsigned(i_dot_prod_add101_myproject220_a) + $unsigned(i_dot_prod_add101_myproject220_b);
    assign i_dot_prod_add101_myproject220_q = i_dot_prod_add101_myproject220_o[41:0];

    // bgTrunc_i_dot_prod_add101_myproject220_sel_x(BITSELECT,709)@11
    assign bgTrunc_i_dot_prod_add101_myproject220_sel_x_b = i_dot_prod_add101_myproject220_q[40:0];

    // valid_fanout_reg44(REG,1700)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg44_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg44_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg79(REG,1735)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg79_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg79_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1428)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add97_myproject212_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1427)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist90_i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1425)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407(BLACKBOX,654)@11
    // out out_feedback_out_29@20000000
    // out out_feedback_valid_out_29@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_92575_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_29(i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_feedback_stall_out_29),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg79_q),
        .out_data_out(),
        .out_feedback_out_29(i_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407_out_feedback_out_29),
        .out_feedback_valid_out_29(i_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407_out_feedback_valid_out_29),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_7936583(CONSTANT,235)
    assign c_i64_7936583_q = $unsigned(64'b0000000000000000000000000000000000000000000000000001111100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207(BLACKBOX,619)@10
    // out out_feedback_stall_out_29@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207 (
        .in_data_in(c_i64_7936583_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_29(i_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407_out_feedback_out_29),
        .in_feedback_valid_in_29(i_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407_out_feedback_valid_out_29),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg44_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_data_out),
        .out_feedback_stall_out_29(i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_feedback_stall_out_29),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist90_i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_data_out_1(DELAY,2044)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_data_out_1_q <= '0;
        end
        else
        begin
            redist90_i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_0_acc_i_i43_sroa_39_72_pml_t_myproject208_sel_x(BITSELECT,824)@11
    assign i_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_0_acc_i_i43_sroa_39_72_pml_t_myproject208_sel_x_b = redist90_i_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1950)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist1_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1955)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist1_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_uint_out_extendPad_sel_x(BITSELECT,1645)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist1_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist1_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add97_myproject212(ADD,560)@11
    assign i_dot_prod_add97_myproject212_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add97_myproject212_b = {1'b0, i_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_sroa_0_0_acc_i_i43_sroa_39_sroa_0_0_acc_i_i43_sroa_39_72_pml_t_myproject208_sel_x_b};
    assign i_dot_prod_add97_myproject212_o = $unsigned(i_dot_prod_add97_myproject212_a) + $unsigned(i_dot_prod_add97_myproject212_b);
    assign i_dot_prod_add97_myproject212_q = i_dot_prod_add97_myproject212_o[41:0];

    // bgTrunc_i_dot_prod_add97_myproject212_sel_x(BITSELECT,739)@11
    assign bgTrunc_i_dot_prod_add97_myproject212_sel_x_b = i_dot_prod_add97_myproject212_q[40:0];

    // valid_fanout_reg43(REG,1699)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg43_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg43_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg78(REG,1734)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg78_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg78_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1423)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add93_myproject204_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1422)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist91_i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1420)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406(BLACKBOX,653)@11
    // out out_feedback_out_30@20000000
    // out out_feedback_valid_out_30@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_82574_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_30(i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_feedback_stall_out_30),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg78_q),
        .out_data_out(),
        .out_feedback_out_30(i_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406_out_feedback_out_30),
        .out_feedback_valid_out_30(i_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406_out_feedback_valid_out_30),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_31744582(CONSTANT,228)
    assign c_i64_31744582_q = $unsigned(64'b0000000000000000000000000000000000000000000000000111110000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199(BLACKBOX,618)@10
    // out out_feedback_stall_out_30@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199 (
        .in_data_in(c_i64_31744582_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_30(i_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406_out_feedback_out_30),
        .in_feedback_valid_in_30(i_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406_out_feedback_valid_out_30),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg43_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_data_out),
        .out_feedback_stall_out_30(i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_feedback_stall_out_30),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist91_i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_data_out_1(DELAY,2045)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_data_out_1_q <= '0;
        end
        else
        begin
            redist91_i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_0_acc_i_i43_sroa_35_64_pml_t_myproject200_sel_x(BITSELECT,823)@11
    assign i_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_0_acc_i_i43_sroa_35_64_pml_t_myproject200_sel_x_b = redist91_i_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1949)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist2_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1956)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist2_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_uint_out_extendPad_sel_x(BITSELECT,1638)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist2_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist2_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add93_myproject204(ADD,559)@11
    assign i_dot_prod_add93_myproject204_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add93_myproject204_b = {1'b0, i_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_sroa_0_0_acc_i_i43_sroa_35_sroa_0_0_acc_i_i43_sroa_35_64_pml_t_myproject200_sel_x_b};
    assign i_dot_prod_add93_myproject204_o = $unsigned(i_dot_prod_add93_myproject204_a) + $unsigned(i_dot_prod_add93_myproject204_b);
    assign i_dot_prod_add93_myproject204_q = i_dot_prod_add93_myproject204_o[41:0];

    // bgTrunc_i_dot_prod_add93_myproject204_sel_x(BITSELECT,738)@11
    assign bgTrunc_i_dot_prod_add93_myproject204_sel_x_b = i_dot_prod_add93_myproject204_q[40:0];

    // valid_fanout_reg42(REG,1698)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg42_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg42_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg77(REG,1733)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg77_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg77_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1418)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add89_myproject196_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1417)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist92_i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1415)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405(BLACKBOX,652)@11
    // out out_feedback_out_31@20000000
    // out out_feedback_valid_out_31@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_72573_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_31(i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_feedback_stall_out_31),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg77_q),
        .out_data_out(),
        .out_feedback_out_31(i_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405_out_feedback_out_31),
        .out_feedback_valid_out_31(i_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405_out_feedback_valid_out_31),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191(BLACKBOX,617)@10
    // out out_feedback_stall_out_31@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191 (
        .in_data_in(c_i64_22528581_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_31(i_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405_out_feedback_out_31),
        .in_feedback_valid_in_31(i_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405_out_feedback_valid_out_31),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg42_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_data_out),
        .out_feedback_stall_out_31(i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_feedback_stall_out_31),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist92_i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_data_out_1(DELAY,2046)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_data_out_1_q <= '0;
        end
        else
        begin
            redist92_i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_0_acc_i_i43_sroa_31_56_pml_t_myproject192_sel_x(BITSELECT,822)@11
    assign i_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_0_acc_i_i43_sroa_31_56_pml_t_myproject192_sel_x_b = redist92_i_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1948)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist3_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1957)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist3_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_uint_out_extendPad_sel_x(BITSELECT,1631)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist3_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist3_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add89_myproject196(ADD,558)@11
    assign i_dot_prod_add89_myproject196_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add89_myproject196_b = {1'b0, i_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_sroa_0_0_acc_i_i43_sroa_31_sroa_0_0_acc_i_i43_sroa_31_56_pml_t_myproject192_sel_x_b};
    assign i_dot_prod_add89_myproject196_o = $unsigned(i_dot_prod_add89_myproject196_a) + $unsigned(i_dot_prod_add89_myproject196_b);
    assign i_dot_prod_add89_myproject196_q = i_dot_prod_add89_myproject196_o[41:0];

    // bgTrunc_i_dot_prod_add89_myproject196_sel_x(BITSELECT,737)@11
    assign bgTrunc_i_dot_prod_add89_myproject196_sel_x_b = i_dot_prod_add89_myproject196_q[40:0];

    // valid_fanout_reg41(REG,1697)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg41_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg41_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg76(REG,1732)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg76_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg76_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1413)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add85_myproject188_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1412)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist93_i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1410)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404(BLACKBOX,651)@11
    // out out_feedback_out_32@20000000
    // out out_feedback_valid_out_32@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_62572_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_32(i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_feedback_stall_out_32),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg76_q),
        .out_data_out(),
        .out_feedback_out_32(i_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404_out_feedback_out_32),
        .out_feedback_valid_out_32(i_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404_out_feedback_valid_out_32),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183(BLACKBOX,616)@10
    // out out_feedback_stall_out_32@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183 (
        .in_data_in(c_i64_1280580_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_32(i_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404_out_feedback_out_32),
        .in_feedback_valid_in_32(i_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404_out_feedback_valid_out_32),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg41_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_data_out),
        .out_feedback_stall_out_32(i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_feedback_stall_out_32),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist93_i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_data_out_1(DELAY,2047)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_data_out_1_q <= '0;
        end
        else
        begin
            redist93_i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_0_acc_i_i43_sroa_27_48_pml_t_myproject184_sel_x(BITSELECT,821)@11
    assign i_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_0_acc_i_i43_sroa_27_48_pml_t_myproject184_sel_x_b = redist93_i_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1947)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist4_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1958)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist4_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_uint_out_extendPad_sel_x(BITSELECT,1624)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist4_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist4_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add85_myproject188(ADD,557)@11
    assign i_dot_prod_add85_myproject188_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add85_myproject188_b = {1'b0, i_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_sroa_0_0_acc_i_i43_sroa_27_sroa_0_0_acc_i_i43_sroa_27_48_pml_t_myproject184_sel_x_b};
    assign i_dot_prod_add85_myproject188_o = $unsigned(i_dot_prod_add85_myproject188_a) + $unsigned(i_dot_prod_add85_myproject188_b);
    assign i_dot_prod_add85_myproject188_q = i_dot_prod_add85_myproject188_o[41:0];

    // bgTrunc_i_dot_prod_add85_myproject188_sel_x(BITSELECT,736)@11
    assign bgTrunc_i_dot_prod_add85_myproject188_sel_x_b = i_dot_prod_add85_myproject188_q[40:0];

    // valid_fanout_reg40(REG,1696)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg40_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg40_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg75(REG,1731)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg75_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg75_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1408)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add81_myproject180_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1407)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist94_i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1405)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403(BLACKBOX,650)@11
    // out out_feedback_out_33@20000000
    // out out_feedback_valid_out_33@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_52571_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_33(i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_feedback_stall_out_33),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg75_q),
        .out_data_out(),
        .out_feedback_out_33(i_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403_out_feedback_out_33),
        .out_feedback_valid_out_33(i_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403_out_feedback_valid_out_33),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023255040579(CONSTANT,224)
    assign c_i64_2199023255040579_q = $unsigned(64'b0000000000000000000000011111111111111111111111111111111000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175(BLACKBOX,615)@10
    // out out_feedback_stall_out_33@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175 (
        .in_data_in(c_i64_2199023255040579_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_33(i_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403_out_feedback_out_33),
        .in_feedback_valid_in_33(i_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403_out_feedback_valid_out_33),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg40_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_data_out),
        .out_feedback_stall_out_33(i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_feedback_stall_out_33),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist94_i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_data_out_1(DELAY,2048)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_data_out_1_q <= '0;
        end
        else
        begin
            redist94_i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_0_acc_i_i43_sroa_23_40_pml_t_myproject176_sel_x(BITSELECT,820)@11
    assign i_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_0_acc_i_i43_sroa_23_40_pml_t_myproject176_sel_x_b = redist94_i_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1946)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist5_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1959)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist5_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_uint_out_extendPad_sel_x(BITSELECT,1617)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist5_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist5_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add81_myproject180(ADD,556)@11
    assign i_dot_prod_add81_myproject180_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add81_myproject180_b = {1'b0, i_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_sroa_0_0_acc_i_i43_sroa_23_sroa_0_0_acc_i_i43_sroa_23_40_pml_t_myproject176_sel_x_b};
    assign i_dot_prod_add81_myproject180_o = $unsigned(i_dot_prod_add81_myproject180_a) + $unsigned(i_dot_prod_add81_myproject180_b);
    assign i_dot_prod_add81_myproject180_q = i_dot_prod_add81_myproject180_o[41:0];

    // bgTrunc_i_dot_prod_add81_myproject180_sel_x(BITSELECT,735)@11
    assign bgTrunc_i_dot_prod_add81_myproject180_sel_x_b = i_dot_prod_add81_myproject180_q[40:0];

    // valid_fanout_reg39(REG,1695)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg39_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg39_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg74(REG,1730)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg74_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg74_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1403)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add77_myproject172_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1402)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist95_i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1400)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402(BLACKBOX,649)@11
    // out out_feedback_out_34@20000000
    // out out_feedback_valid_out_34@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_42570_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_34(i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_feedback_stall_out_34),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg74_q),
        .out_data_out(),
        .out_feedback_out_34(i_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402_out_feedback_out_34),
        .out_feedback_valid_out_34(i_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402_out_feedback_valid_out_34),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2816578(CONSTANT,227)
    assign c_i64_2816578_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000101100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167(BLACKBOX,614)@10
    // out out_feedback_stall_out_34@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167 (
        .in_data_in(c_i64_2816578_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_34(i_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402_out_feedback_out_34),
        .in_feedback_valid_in_34(i_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402_out_feedback_valid_out_34),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg39_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_data_out),
        .out_feedback_stall_out_34(i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_feedback_stall_out_34),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist95_i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_data_out_1(DELAY,2049)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_data_out_1_q <= '0;
        end
        else
        begin
            redist95_i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_0_acc_i_i43_sroa_19_32_pml_t_myproject168_sel_x(BITSELECT,819)@11
    assign i_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_0_acc_i_i43_sroa_19_32_pml_t_myproject168_sel_x_b = redist95_i_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1945)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist6_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1960)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist6_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_uint_out_extendPad_sel_x(BITSELECT,1610)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist6_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist6_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add77_myproject172(ADD,555)@11
    assign i_dot_prod_add77_myproject172_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add77_myproject172_b = {1'b0, i_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_sroa_0_0_acc_i_i43_sroa_19_sroa_0_0_acc_i_i43_sroa_19_32_pml_t_myproject168_sel_x_b};
    assign i_dot_prod_add77_myproject172_o = $unsigned(i_dot_prod_add77_myproject172_a) + $unsigned(i_dot_prod_add77_myproject172_b);
    assign i_dot_prod_add77_myproject172_q = i_dot_prod_add77_myproject172_o[41:0];

    // bgTrunc_i_dot_prod_add77_myproject172_sel_x(BITSELECT,734)@11
    assign bgTrunc_i_dot_prod_add77_myproject172_sel_x_b = i_dot_prod_add77_myproject172_q[40:0];

    // valid_fanout_reg38(REG,1694)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg38_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg38_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg73(REG,1729)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg73_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg73_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1398)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add73_myproject164_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1397)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist96_i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1395)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401(BLACKBOX,648)@11
    // out out_feedback_out_35@20000000
    // out out_feedback_valid_out_35@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_32569_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_35(i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_feedback_stall_out_35),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg73_q),
        .out_data_out(),
        .out_feedback_out_35(i_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401_out_feedback_out_35),
        .out_feedback_valid_out_35(i_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401_out_feedback_valid_out_35),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023236864577(CONSTANT,215)
    assign c_i64_2199023236864577_q = $unsigned(64'b0000000000000000000000011111111111111111111111111011011100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159(BLACKBOX,613)@10
    // out out_feedback_stall_out_35@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159 (
        .in_data_in(c_i64_2199023236864577_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_35(i_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401_out_feedback_out_35),
        .in_feedback_valid_in_35(i_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401_out_feedback_valid_out_35),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg38_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_data_out),
        .out_feedback_stall_out_35(i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_feedback_stall_out_35),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist96_i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_data_out_1(DELAY,2050)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_data_out_1_q <= '0;
        end
        else
        begin
            redist96_i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_0_acc_i_i43_sroa_15_24_pml_t_myproject160_sel_x(BITSELECT,818)@11
    assign i_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_0_acc_i_i43_sroa_15_24_pml_t_myproject160_sel_x_b = redist96_i_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1944)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist7_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1961)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist7_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_uint_out_extendPad_sel_x(BITSELECT,1603)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist7_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist7_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add73_myproject164(ADD,554)@11
    assign i_dot_prod_add73_myproject164_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add73_myproject164_b = {1'b0, i_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_sroa_0_0_acc_i_i43_sroa_15_sroa_0_0_acc_i_i43_sroa_15_24_pml_t_myproject160_sel_x_b};
    assign i_dot_prod_add73_myproject164_o = $unsigned(i_dot_prod_add73_myproject164_a) + $unsigned(i_dot_prod_add73_myproject164_b);
    assign i_dot_prod_add73_myproject164_q = i_dot_prod_add73_myproject164_o[41:0];

    // bgTrunc_i_dot_prod_add73_myproject164_sel_x(BITSELECT,733)@11
    assign bgTrunc_i_dot_prod_add73_myproject164_sel_x_b = i_dot_prod_add73_myproject164_q[40:0];

    // valid_fanout_reg37(REG,1693)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg37_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg37_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg72(REG,1728)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg72_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg72_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1348)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add69_myproject156_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1347)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist99_i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1345)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400(BLACKBOX,645)@11
    // out out_feedback_out_36@20000000
    // out out_feedback_valid_out_36@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_22568_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_36(i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_feedback_stall_out_36),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg72_q),
        .out_data_out(),
        .out_feedback_out_36(i_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400_out_feedback_out_36),
        .out_feedback_valid_out_36(i_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400_out_feedback_valid_out_36),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_2199023240704576(CONSTANT,218)
    assign c_i64_2199023240704576_q = $unsigned(64'b0000000000000000000000011111111111111111111111111100011000000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151(BLACKBOX,610)@10
    // out out_feedback_stall_out_36@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151 (
        .in_data_in(c_i64_2199023240704576_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_36(i_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400_out_feedback_out_36),
        .in_feedback_valid_in_36(i_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400_out_feedback_valid_out_36),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg37_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_data_out),
        .out_feedback_stall_out_36(i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_feedback_stall_out_36),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist99_i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_data_out_1(DELAY,2053)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_data_out_1_q <= '0;
        end
        else
        begin
            redist99_i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_0_acc_i_i43_sroa_11_16_pml_t_myproject152_sel_x(BITSELECT,815)@11
    assign i_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_0_acc_i_i43_sroa_11_16_pml_t_myproject152_sel_x_b = redist99_i_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1943)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist8_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1962)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist8_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_uint_out_extendPad_sel_x(BITSELECT,1596)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist8_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist8_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add69_myproject156(ADD,553)@11
    assign i_dot_prod_add69_myproject156_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add69_myproject156_b = {1'b0, i_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_sroa_0_0_acc_i_i43_sroa_11_sroa_0_0_acc_i_i43_sroa_11_16_pml_t_myproject152_sel_x_b};
    assign i_dot_prod_add69_myproject156_o = $unsigned(i_dot_prod_add69_myproject156_a) + $unsigned(i_dot_prod_add69_myproject156_b);
    assign i_dot_prod_add69_myproject156_q = i_dot_prod_add69_myproject156_o[41:0];

    // bgTrunc_i_dot_prod_add69_myproject156_sel_x(BITSELECT,732)@11
    assign bgTrunc_i_dot_prod_add69_myproject156_sel_x_b = i_dot_prod_add69_myproject156_q[40:0];

    // valid_fanout_reg36(REG,1692)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg36_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg36_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg71(REG,1727)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg71_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg71_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1293)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add65_myproject148_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1292)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist79_i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1290)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399(BLACKBOX,665)@11
    // out out_feedback_out_37@20000000
    // out out_feedback_valid_out_37@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload_12567_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_37(i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_feedback_stall_out_37),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg71_q),
        .out_data_out(),
        .out_feedback_out_37(i_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399_out_feedback_out_37),
        .out_feedback_valid_out_37(i_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399_out_feedback_valid_out_37),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_4352575(CONSTANT,230)
    assign c_i64_4352575_q = $unsigned(64'b0000000000000000000000000000000000000000000000000001000100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143(BLACKBOX,630)@10
    // out out_feedback_stall_out_37@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143 (
        .in_data_in(c_i64_4352575_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_37(i_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399_out_feedback_out_37),
        .in_feedback_valid_in_37(i_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399_out_feedback_valid_out_37),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg36_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_data_out),
        .out_feedback_stall_out_37(i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_feedback_stall_out_37),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist79_i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_data_out_1(DELAY,2033)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_data_out_1_q <= '0;
        end
        else
        begin
            redist79_i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_0_acc_i_i43_sroa_7_8_pml_t_myproject144_sel_x(BITSELECT,835)@11
    assign i_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_0_acc_i_i43_sroa_7_8_pml_t_myproject144_sel_x_b = redist79_i_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1942)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist9_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1963)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist9_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_uint_out_extendPad_sel_x(BITSELECT,1589)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist9_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist9_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add65_myproject148(ADD,552)@11
    assign i_dot_prod_add65_myproject148_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add65_myproject148_b = {1'b0, i_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_sroa_0_0_acc_i_i43_sroa_7_sroa_0_0_acc_i_i43_sroa_7_8_pml_t_myproject144_sel_x_b};
    assign i_dot_prod_add65_myproject148_o = $unsigned(i_dot_prod_add65_myproject148_a) + $unsigned(i_dot_prod_add65_myproject148_b);
    assign i_dot_prod_add65_myproject148_q = i_dot_prod_add65_myproject148_o[41:0];

    // bgTrunc_i_dot_prod_add65_myproject148_sel_x(BITSELECT,731)@11
    assign bgTrunc_i_dot_prod_add65_myproject148_sel_x_b = i_dot_prod_add65_myproject148_q[40:0];

    // valid_fanout_reg35(REG,1691)@9 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg35_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg35_q <= $unsigned(redist38_sync_together682_aunroll_x_in_i_valid_8_q);
        end
    end

    // valid_fanout_reg70(REG,1726)@10 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg70_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg70_q <= $unsigned(redist39_sync_together682_aunroll_x_in_i_valid_9_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x(BITJOIN,1273)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_c_i23_04_x_q, bgTrunc_i_dot_prod_add_myproject139_sel_x_b};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,1272)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_2141_q, redist105_i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_data_out_1_q, i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_element_extension3_x_q};

    // i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x(CHOOSEBITS,1270)@11
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[127:127], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[126:126], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[125:125], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[124:124], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[123:123], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[122:122], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[121:121], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[120:120], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[119:119], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[118:118], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[117:117], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[116:116], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[115:115], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[114:114], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[113:113], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[112:112], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[128:128], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[40:40], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[39:39], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[38:38], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[37:37], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[36:36], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[35:35], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[34:34], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[33:33], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[32:32], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[31:31], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[30:30], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[29:29], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[28:28], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[27:27], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[26:26], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[25:25], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[23:23], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[22:22], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[21:21], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[20:20], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[18:18], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[8:8], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398(BLACKBOX,639)@11
    // out out_feedback_out_38@20000000
    // out out_feedback_valid_out_38@20000000
    myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0 thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398 (
        .in_data_in(i_llvm_fpga_bit_shuffle_i64_s_s_in_cleanup_i_i114_31_myproject_fpgaunique_31s_v64i32_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i_i37_sroa_0_sroa_0_0_ref_tmp_i_i_i39_sroa_0_sroa_0_sroa_0_0_copyload2566_pml_t_pms_cs_pms_vs_pms_vm_pms_d_shuffle_myproject0_NO_NAME_x_q),
        .in_exitcond(redist33_i_exitcond_myproject393_cmp_nsign_q_9_q),
        .in_feedback_stall_in_38(i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_feedback_stall_out_38),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg70_q),
        .out_data_out(),
        .out_feedback_out_38(i_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398_out_feedback_out_38),
        .out_feedback_valid_out_38(i_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398_out_feedback_valid_out_38),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i64_14592570(CONSTANT,209)
    assign c_i64_14592570_q = $unsigned(64'b0000000000000000000000000000000000000000000000000011100100000000);

    // i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134(BLACKBOX,604)@10
    // out out_feedback_stall_out_38@20000000
    myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0 thei_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134 (
        .in_data_in(c_i64_14592570_q),
        .in_dir(redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9_q),
        .in_feedback_in_38(i_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398_out_feedback_out_38),
        .in_feedback_valid_in_38(i_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398_out_feedback_valid_out_38),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg35_q),
        .out_data_out(i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_data_out),
        .out_feedback_stall_out_38(i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_feedback_stall_out_38),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist105_i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_data_out_1(DELAY,2059)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_data_out_1_q <= '0;
        end
        else
        begin
            redist105_i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_data_out);
        end
    end

    // i_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_0_acc_i_i43_sroa_0_0_pml_t_myproject135_sel_x(BITSELECT,809)@11
    assign i_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_0_acc_i_i43_sroa_0_0_pml_t_myproject135_sel_x_b = redist105_i_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134_out_data_out_1_q[40:0];

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma(CHAINMULTADD,1951)@8 + 2
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_reset = ~ (resetn);
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 = 1'b1;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0;
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] * i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_p[0][31:0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_u[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_w[0];
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0] = i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_x[0];
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0 <= '{default: '0};
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0 <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena0 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_a0[0] <= i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9_out_o_readdata;
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_c0[0] <= i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata;
            end
        end
    end
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_s <= '{default: '0};
        end
        else
        begin
            if (i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_ena1 == 1'b1)
            begin
                i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0] <= i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_y[0];
            end
        end
    end
    dspba_delay_ver #( .width(32), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay ( .xin(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_s[0]), .xout(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_q = $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_qq[31:0]);

    // redist0_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1(DELAY,1954)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= '0;
        end
        else
        begin
            redist0_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q <= $unsigned(i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_q);
        end
    end

    // i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_uint_out_extendPad_sel_x(BITSELECT,1652)@11
    assign i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_uint_out_extendPad_sel_x_b = $unsigned({{9{redist0_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31]}}, redist0_i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_q_1_q[31:0]});

    // i_dot_prod_add_myproject139(ADD,561)@11
    assign i_dot_prod_add_myproject139_a = {1'b0, i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_uint_out_extendPad_sel_x_b};
    assign i_dot_prod_add_myproject139_b = {1'b0, i_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_sroa_0_0_acc_i_i43_sroa_0_sroa_0_0_acc_i_i43_sroa_0_0_pml_t_myproject135_sel_x_b};
    assign i_dot_prod_add_myproject139_o = $unsigned(i_dot_prod_add_myproject139_a) + $unsigned(i_dot_prod_add_myproject139_b);
    assign i_dot_prod_add_myproject139_q = i_dot_prod_add_myproject139_o[41:0];

    // bgTrunc_i_dot_prod_add_myproject139_sel_x(BITSELECT,740)@11
    assign bgTrunc_i_dot_prod_add_myproject139_sel_x_b = i_dot_prod_add_myproject139_q[40:0];

    // i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x(BITSELECT,1225)@8
    assign i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b = i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6_out_o_readdata[0:0];

    // redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3(DELAY,1995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_delay_0 <= '0;
            redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_delay_1 <= '0;
            redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_q <= '0;
        end
        else
        begin
            redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_delay_0 <= $unsigned(i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b);
            redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_delay_1 <= redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_delay_0;
            redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_q <= redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_delay_1;
        end
    end

    // sync_out_aunroll_x(GPOUT,1654)@11
    assign out_c0_exi35_0_tpl = GND_q;
    assign out_c0_exi35_1_tpl = redist41_i_agg_tmp_i_i49_sroa_0_0_copyload42_toi1_intcast_myproject7_sel_x_b_3_q;
    assign out_c0_exi35_2_tpl = bgTrunc_i_dot_prod_add_myproject139_sel_x_b;
    assign out_c0_exi35_3_tpl = bgTrunc_i_dot_prod_add65_myproject148_sel_x_b;
    assign out_c0_exi35_4_tpl = bgTrunc_i_dot_prod_add69_myproject156_sel_x_b;
    assign out_c0_exi35_5_tpl = bgTrunc_i_dot_prod_add73_myproject164_sel_x_b;
    assign out_c0_exi35_6_tpl = bgTrunc_i_dot_prod_add77_myproject172_sel_x_b;
    assign out_c0_exi35_7_tpl = bgTrunc_i_dot_prod_add81_myproject180_sel_x_b;
    assign out_c0_exi35_8_tpl = bgTrunc_i_dot_prod_add85_myproject188_sel_x_b;
    assign out_c0_exi35_9_tpl = bgTrunc_i_dot_prod_add89_myproject196_sel_x_b;
    assign out_c0_exi35_10_tpl = bgTrunc_i_dot_prod_add93_myproject204_sel_x_b;
    assign out_c0_exi35_11_tpl = bgTrunc_i_dot_prod_add97_myproject212_sel_x_b;
    assign out_c0_exi35_12_tpl = bgTrunc_i_dot_prod_add101_myproject220_sel_x_b;
    assign out_c0_exi35_13_tpl = bgTrunc_i_dot_prod_add105_myproject228_sel_x_b;
    assign out_c0_exi35_14_tpl = bgTrunc_i_dot_prod_add109_myproject236_sel_x_b;
    assign out_c0_exi35_15_tpl = bgTrunc_i_dot_prod_add113_myproject244_sel_x_b;
    assign out_c0_exi35_16_tpl = bgTrunc_i_dot_prod_add117_myproject252_sel_x_b;
    assign out_c0_exi35_17_tpl = bgTrunc_i_dot_prod_add121_myproject260_sel_x_b;
    assign out_c0_exi35_18_tpl = bgTrunc_i_dot_prod_add125_myproject268_sel_x_b;
    assign out_c0_exi35_19_tpl = bgTrunc_i_dot_prod_add129_myproject276_sel_x_b;
    assign out_c0_exi35_20_tpl = bgTrunc_i_dot_prod_add133_myproject284_sel_x_b;
    assign out_c0_exi35_21_tpl = bgTrunc_i_dot_prod_add137_myproject292_sel_x_b;
    assign out_c0_exi35_22_tpl = bgTrunc_i_dot_prod_add141_myproject300_sel_x_b;
    assign out_c0_exi35_23_tpl = bgTrunc_i_dot_prod_add145_myproject308_sel_x_b;
    assign out_c0_exi35_24_tpl = bgTrunc_i_dot_prod_add149_myproject316_sel_x_b;
    assign out_c0_exi35_25_tpl = bgTrunc_i_dot_prod_add153_myproject324_sel_x_b;
    assign out_c0_exi35_26_tpl = bgTrunc_i_dot_prod_add157_myproject332_sel_x_b;
    assign out_c0_exi35_27_tpl = bgTrunc_i_dot_prod_add161_myproject340_sel_x_b;
    assign out_c0_exi35_28_tpl = bgTrunc_i_dot_prod_add165_myproject348_sel_x_b;
    assign out_c0_exi35_29_tpl = bgTrunc_i_dot_prod_add169_myproject356_sel_x_b;
    assign out_c0_exi35_30_tpl = bgTrunc_i_dot_prod_add173_myproject364_sel_x_b;
    assign out_c0_exi35_31_tpl = bgTrunc_i_dot_prod_add177_myproject372_sel_x_b;
    assign out_c0_exi35_32_tpl = bgTrunc_i_dot_prod_add181_myproject380_sel_x_b;
    assign out_c0_exi35_33_tpl = bgTrunc_i_dot_prod_add185_myproject388_sel_x_b;
    assign out_c0_exi35_34_tpl = redist33_i_exitcond_myproject393_cmp_nsign_q_9_q;
    assign out_c0_exi35_35_tpl = i_notcmp46_myproject428_q;
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_unnamed_myproject0 = GND_q;

endmodule
