#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct  6 17:11:08 2021
# Process ID: 1376
# Current directory: C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1
# Command line: vivado.exe -log Hello_World_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Hello_World_wrapper.tcl
# Log file: C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/Hello_World_wrapper.vds
# Journal file: C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Hello_World_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.371 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.371 ; gain = 0.000
Command: synth_design -top Hello_World_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17640
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1170.922 ; gain = 44.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Hello_World_wrapper' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/hdl/Hello_World_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Hello_World' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:13]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_axi_gpio_0_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_axi_gpio_0_0' (1#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_axi_uartlite_0_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_axi_uartlite_0_0' (2#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'Hello_World_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:159]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'Hello_World_axi_uartlite_0_0' has 22 connections declared, but only 21 given [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:159]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_clk_wiz_0_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_clk_wiz_0_0' (3#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_mdm_1_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_mdm_1_0' (4#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_microblaze_0_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_microblaze_0_0' (5#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'Hello_World_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:199]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'Hello_World_microblaze_0_0' has 52 connections declared, but only 51 given [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:199]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_microblaze_0_axi_periph_0' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:346]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_7S7PWN' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:796]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_7S7PWN' (6#1) [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:796]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_10KWXH5' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:928]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_10KWXH5' (7#1) [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:928]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1ULRLDJ' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1294]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1ULRLDJ' (8#1) [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1294]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_xbar_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_xbar_0' (9#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'Hello_World_xbar_0' is unconnected for instance 'xbar' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:755]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'Hello_World_xbar_0' is unconnected for instance 'xbar' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:755]
WARNING: [Synth 8-7023] instance 'xbar' of module 'Hello_World_xbar_0' has 40 connections declared, but only 38 given [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:755]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_microblaze_0_axi_periph_0' (10#1) [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:346]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1Y6FM0M' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1060]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_dlmb_bram_if_cntlr_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_dlmb_bram_if_cntlr_0' (11#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_dlmb_v10_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_dlmb_v10_0' (12#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'Hello_World_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1206]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'Hello_World_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1206]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_ilmb_bram_if_cntlr_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_ilmb_bram_if_cntlr_0' (13#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_ilmb_v10_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_ilmb_v10_0' (14#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'Hello_World_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1252]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'Hello_World_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1252]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_lmb_bram_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_lmb_bram_0' (15#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'Hello_World_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1277]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'Hello_World_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1277]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'Hello_World_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1277]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1Y6FM0M' (16#1) [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:1060]
INFO: [Synth 8-6157] synthesizing module 'Hello_World_rst_clk_wiz_0_100M_0' [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_rst_clk_wiz_0_100M_0' (17#1) [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/.Xil/Vivado-1376-DESKTOP-P2TKCK6/realtime/Hello_World_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Hello_World_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:335]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Hello_World_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:335]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'Hello_World_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:335]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World' (18#1) [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/synth/Hello_World.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (19#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'Hello_World_wrapper' (20#1) [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/hdl/Hello_World_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1228.293 ; gain = 101.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1228.293 ; gain = 101.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1228.293 ; gain = 101.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1228.293 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_microblaze_0_0/Hello_World_microblaze_0_0/Hello_World_microblaze_0_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_microblaze_0_0/Hello_World_microblaze_0_0/Hello_World_microblaze_0_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_axi_gpio_0_0/Hello_World_axi_gpio_0_0/Hello_World_axi_gpio_0_0_in_context.xdc] for cell 'Hello_World_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_axi_gpio_0_0/Hello_World_axi_gpio_0_0/Hello_World_axi_gpio_0_0_in_context.xdc] for cell 'Hello_World_i/axi_gpio_0'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_clk_wiz_0_0/Hello_World_clk_wiz_0_0/Hello_World_clk_wiz_0_0_in_context.xdc] for cell 'Hello_World_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_clk_wiz_0_0/Hello_World_clk_wiz_0_0/Hello_World_clk_wiz_0_0_in_context.xdc] for cell 'Hello_World_i/clk_wiz_0'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_dlmb_v10_0/Hello_World_dlmb_v10_0/Hello_World_dlmb_v10_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_dlmb_v10_0/Hello_World_dlmb_v10_0/Hello_World_dlmb_v10_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_ilmb_v10_0/Hello_World_ilmb_v10_0/Hello_World_dlmb_v10_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_ilmb_v10_0/Hello_World_ilmb_v10_0/Hello_World_dlmb_v10_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_dlmb_bram_if_cntlr_0/Hello_World_dlmb_bram_if_cntlr_0/Hello_World_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_dlmb_bram_if_cntlr_0/Hello_World_dlmb_bram_if_cntlr_0/Hello_World_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_ilmb_bram_if_cntlr_0/Hello_World_ilmb_bram_if_cntlr_0/Hello_World_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_ilmb_bram_if_cntlr_0/Hello_World_ilmb_bram_if_cntlr_0/Hello_World_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_lmb_bram_0/Hello_World_lmb_bram_0/Hello_World_lmb_bram_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_lmb_bram_0/Hello_World_lmb_bram_0/Hello_World_lmb_bram_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_mdm_1_0/Hello_World_mdm_1_0/Hello_World_mdm_1_0_in_context.xdc] for cell 'Hello_World_i/mdm_1'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_mdm_1_0/Hello_World_mdm_1_0/Hello_World_mdm_1_0_in_context.xdc] for cell 'Hello_World_i/mdm_1'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_rst_clk_wiz_0_100M_0/Hello_World_rst_clk_wiz_0_100M_0/Hello_World_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'Hello_World_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_rst_clk_wiz_0_100M_0/Hello_World_rst_clk_wiz_0_100M_0/Hello_World_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'Hello_World_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_axi_uartlite_0_0/Hello_World_axi_uartlite_0_0/Hello_World_axi_uartlite_0_0_in_context.xdc] for cell 'Hello_World_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_axi_uartlite_0_0/Hello_World_axi_uartlite_0_0/Hello_World_axi_uartlite_0_0_in_context.xdc] for cell 'Hello_World_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_xbar_0/Hello_World_xbar_0/Hello_World_xbar_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_xbar_0/Hello_World_xbar_0/Hello_World_xbar_0_in_context.xdc] for cell 'Hello_World_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1308.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1308.613 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Hello_World_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1320.504 ; gain = 194.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1320.504 ; gain = 194.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  {c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_clk_wiz_0_0/Hello_World_clk_wiz_0_0/Hello_World_clk_wiz_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  {c:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.gen/sources_1/bd/Hello_World/ip/Hello_World_clk_wiz_0_0/Hello_World_clk_wiz_0_0/Hello_World_clk_wiz_0_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hello_World_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1320.504 ; gain = 194.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1320.504 ; gain = 194.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1320.504 ; gain = 194.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1320.504 ; gain = 194.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1320.504 ; gain = 194.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1322.125 ; gain = 195.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1326.922 ; gain = 200.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1326.922 ; gain = 200.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1326.922 ; gain = 200.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1326.922 ; gain = 200.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1326.922 ; gain = 200.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1326.922 ; gain = 200.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |Hello_World_xbar_0               |         1|
|2     |Hello_World_axi_gpio_0_0         |         1|
|3     |Hello_World_axi_uartlite_0_0     |         1|
|4     |Hello_World_clk_wiz_0_0          |         1|
|5     |Hello_World_mdm_1_0              |         1|
|6     |Hello_World_microblaze_0_0       |         1|
|7     |Hello_World_rst_clk_wiz_0_100M_0 |         1|
|8     |Hello_World_dlmb_bram_if_cntlr_0 |         1|
|9     |Hello_World_dlmb_v10_0           |         1|
|10    |Hello_World_ilmb_bram_if_cntlr_0 |         1|
|11    |Hello_World_ilmb_v10_0           |         1|
|12    |Hello_World_lmb_bram_0           |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |Hello_World_axi_gpio_0         |     1|
|2     |Hello_World_axi_uartlite_0     |     1|
|3     |Hello_World_clk_wiz_0          |     1|
|4     |Hello_World_dlmb_bram_if_cntlr |     1|
|5     |Hello_World_dlmb_v10           |     1|
|6     |Hello_World_ilmb_bram_if_cntlr |     1|
|7     |Hello_World_ilmb_v10           |     1|
|8     |Hello_World_lmb_bram           |     1|
|9     |Hello_World_mdm_1              |     1|
|10    |Hello_World_microblaze_0       |     1|
|11    |Hello_World_rst_clk_wiz_0_100M |     1|
|12    |Hello_World_xbar               |     1|
|13    |IBUF                           |     6|
|14    |IOBUF                          |    16|
|15    |OBUF                           |     1|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1326.922 ; gain = 200.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 1326.922 ; gain = 108.340
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1326.922 ; gain = 200.551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1326.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1344.625 ; gain = 218.254
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab4/Lab4.runs/synth_1/Hello_World_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Hello_World_wrapper_utilization_synth.rpt -pb Hello_World_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  6 17:12:58 2021...
