(footprint "CAP-EIA-3528" (version 20211014) (generator pcbnew)
	(layer "F.Cu")
	(tedit 0)
	(fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
		(effects (font (size 1.27 1.08585) (thickness 0.15)))
		(tstamp e1f128f2-114c-47c5-b703-2589fc2adc67)
	)
	(fp_text value "CAP-EIA-3528" (at 0 0) (layer "Dwgs.User") hide
		(effects (font (size 1.27 1.08585) (thickness 0.15)))
		(tstamp c270b31f-6b5a-45d4-bdc7-d7d2f84c6e1c)
	)
	(fp_poly (pts
		(xy -2.61 -1.75)
		(xy 2.61 -1.75)
		(xy 2.61 1.75)
		(xy -2.61 1.75)
	) (layer "F.CrtYd") (width 0) (fill solid) (tstamp c0295310-5cdb-4e04-8cf1-561b2bd8e883))
	(fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
		(effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999))(justify left bottom))
		(tstamp 72ab34ac-618f-4977-8e34-eef96079195a)
	)
	(fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
		(effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999))(justify left bottom))
		(tstamp 7a02767e-4e57-453a-a263-f5b2514d9d2d)
	)
	(pad "CATHODE_-" smd rect (at -1.46 -0.0) (size 1.8 2.23) (layers "F.Cu" "F.Mask" "F.Paste") (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 245faf38-0b01-4e84-95fb-aed2a9647342))
	(pad "ANODE_+" smd rect (at 1.46 -0.0) (size 1.8 2.23) (layers "F.Cu" "F.Mask" "F.Paste") (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 8952edc9-ecc5-4eb8-a1ca-0b96860e42d9))
	(fp_line (start 2.61 -1.215) (end 2.61 1.215) (layer "F.SilkS") (width 0.2) (tstamp 37b384a7-002f-4305-9517-e6452eac06f3))
	(fp_line (start -1.75 -1.4) (end 1.75 -1.4) (layer "F.SilkS") (width 0.127) (tstamp 78905c2e-9f56-406b-b869-17902f2d3257))
	(fp_line (start -1.75 1.4) (end 1.75 1.4) (layer "F.SilkS") (width 0.127) (tstamp f24fc53c-a4fa-4a49-819b-186694a26465))
)
