{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638373790622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638373790622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 18:49:50 2021 " "Processing started: Wed Dec 01 18:49:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638373790622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373790622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OptionalProject -c OptionalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off OptionalProject -c OptionalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373790622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638373790975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638373790975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373798294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373798294 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "optionalproject.v(78) " "Verilog HDL information at optionalproject.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638373798322 ""}
{ "Warning" "WSGN_SEARCH_FILE" "optionalproject.v 1 1 " "Using design file optionalproject.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OptionalProject " "Found entity 1: OptionalProject" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373798324 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638373798324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OptionalProject " "Elaborating entity \"OptionalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638373798332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "changed optionalproject.v(9) " "Verilog HDL or VHDL warning at optionalproject.v(9): object \"changed\" assigned a value but never read" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638373798336 "|OptionalProject"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "previousCell optionalproject.v(12) " "Verilog HDL or VHDL warning at optionalproject.v(12): object \"previousCell\" assigned a value but never read" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638373798337 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "checkButtonReset optionalproject.v(205) " "Verilog HDL Function Declaration warning at optionalproject.v(205): function \"checkButtonReset\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 205 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1638373798339 "|OptionalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 optionalproject.v(671) " "Verilog HDL assignment warning at optionalproject.v(671): truncated value with size 32 to match size of target (5)" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638373798384 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(701) " "Verilog HDL Function Declaration warning at optionalproject.v(701): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 701 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798387 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(701) " "Verilog HDL Function Declaration warning at optionalproject.v(701): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 701 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798387 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(703) " "Verilog HDL Function Declaration warning at optionalproject.v(703): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 703 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798387 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(703) " "Verilog HDL Function Declaration warning at optionalproject.v(703): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 703 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798387 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(705) " "Verilog HDL Function Declaration warning at optionalproject.v(705): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 705 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798387 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(705) " "Verilog HDL Function Declaration warning at optionalproject.v(705): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 705 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798387 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(707) " "Verilog HDL Function Declaration warning at optionalproject.v(707): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 707 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798387 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(707) " "Verilog HDL Function Declaration warning at optionalproject.v(707): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 707 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798387 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(709) " "Verilog HDL Function Declaration warning at optionalproject.v(709): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 709 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798387 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(709) " "Verilog HDL Function Declaration warning at optionalproject.v(709): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 709 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798388 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(714) " "Verilog HDL Function Declaration warning at optionalproject.v(714): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 714 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798388 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(714) " "Verilog HDL Function Declaration warning at optionalproject.v(714): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 714 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798388 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(716) " "Verilog HDL Function Declaration warning at optionalproject.v(716): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 716 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798388 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(716) " "Verilog HDL Function Declaration warning at optionalproject.v(716): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 716 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798388 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(718) " "Verilog HDL Function Declaration warning at optionalproject.v(718): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 718 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798388 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(718) " "Verilog HDL Function Declaration warning at optionalproject.v(718): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 718 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798388 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(723) " "Verilog HDL Function Declaration warning at optionalproject.v(723): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 723 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798389 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(723) " "Verilog HDL Function Declaration warning at optionalproject.v(723): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 723 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798389 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(725) " "Verilog HDL Function Declaration warning at optionalproject.v(725): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 725 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798389 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(725) " "Verilog HDL Function Declaration warning at optionalproject.v(725): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 725 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798389 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(727) " "Verilog HDL Function Declaration warning at optionalproject.v(727): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 727 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798389 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(727) " "Verilog HDL Function Declaration warning at optionalproject.v(727): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 727 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798389 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(729) " "Verilog HDL Function Declaration warning at optionalproject.v(729): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 729 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798389 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(729) " "Verilog HDL Function Declaration warning at optionalproject.v(729): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 729 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798389 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(731) " "Verilog HDL Function Declaration warning at optionalproject.v(731): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 731 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798389 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(731) " "Verilog HDL Function Declaration warning at optionalproject.v(731): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 731 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798390 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(736) " "Verilog HDL Function Declaration warning at optionalproject.v(736): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 736 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798390 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(736) " "Verilog HDL Function Declaration warning at optionalproject.v(736): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 736 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798390 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(738) " "Verilog HDL Function Declaration warning at optionalproject.v(738): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 738 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798390 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(738) " "Verilog HDL Function Declaration warning at optionalproject.v(738): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 738 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798390 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(740) " "Verilog HDL Function Declaration warning at optionalproject.v(740): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 740 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798390 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(740) " "Verilog HDL Function Declaration warning at optionalproject.v(740): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 740 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798390 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(742) " "Verilog HDL Function Declaration warning at optionalproject.v(742): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 742 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798390 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(742) " "Verilog HDL Function Declaration warning at optionalproject.v(742): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 742 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798390 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(744) " "Verilog HDL Function Declaration warning at optionalproject.v(744): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 744 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(744) " "Verilog HDL Function Declaration warning at optionalproject.v(744): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 744 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(746) " "Verilog HDL Function Declaration warning at optionalproject.v(746): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 746 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(746) " "Verilog HDL Function Declaration warning at optionalproject.v(746): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 746 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(751) " "Verilog HDL Function Declaration warning at optionalproject.v(751): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 751 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(751) " "Verilog HDL Function Declaration warning at optionalproject.v(751): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 751 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(753) " "Verilog HDL Function Declaration warning at optionalproject.v(753): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 753 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(753) " "Verilog HDL Function Declaration warning at optionalproject.v(753): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 753 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(755) " "Verilog HDL Function Declaration warning at optionalproject.v(755): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 755 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(755) " "Verilog HDL Function Declaration warning at optionalproject.v(755): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 755 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(757) " "Verilog HDL Function Declaration warning at optionalproject.v(757): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 757 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(757) " "Verilog HDL Function Declaration warning at optionalproject.v(757): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 757 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(759) " "Verilog HDL Function Declaration warning at optionalproject.v(759): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 759 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(759) " "Verilog HDL Function Declaration warning at optionalproject.v(759): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 759 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798391 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(761) " "Verilog HDL Function Declaration warning at optionalproject.v(761): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 761 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798392 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(761) " "Verilog HDL Function Declaration warning at optionalproject.v(761): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 761 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798392 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(763) " "Verilog HDL Function Declaration warning at optionalproject.v(763): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 763 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798392 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(763) " "Verilog HDL Function Declaration warning at optionalproject.v(763): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 763 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798392 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(765) " "Verilog HDL Function Declaration warning at optionalproject.v(765): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 765 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798392 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(765) " "Verilog HDL Function Declaration warning at optionalproject.v(765): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 765 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798392 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(767) " "Verilog HDL Function Declaration warning at optionalproject.v(767): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 767 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798392 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(767) " "Verilog HDL Function Declaration warning at optionalproject.v(767): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 767 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798392 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(772) " "Verilog HDL Function Declaration warning at optionalproject.v(772): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 772 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(772) " "Verilog HDL Function Declaration warning at optionalproject.v(772): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 772 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(774) " "Verilog HDL Function Declaration warning at optionalproject.v(774): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 774 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(774) " "Verilog HDL Function Declaration warning at optionalproject.v(774): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 774 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(776) " "Verilog HDL Function Declaration warning at optionalproject.v(776): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 776 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(776) " "Verilog HDL Function Declaration warning at optionalproject.v(776): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 776 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(778) " "Verilog HDL Function Declaration warning at optionalproject.v(778): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 778 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(778) " "Verilog HDL Function Declaration warning at optionalproject.v(778): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 778 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(780) " "Verilog HDL Function Declaration warning at optionalproject.v(780): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 780 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(780) " "Verilog HDL Function Declaration warning at optionalproject.v(780): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 780 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(782) " "Verilog HDL Function Declaration warning at optionalproject.v(782): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 782 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798393 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(782) " "Verilog HDL Function Declaration warning at optionalproject.v(782): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 782 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798394 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(784) " "Verilog HDL Function Declaration warning at optionalproject.v(784): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 784 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798394 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(784) " "Verilog HDL Function Declaration warning at optionalproject.v(784): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 784 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798394 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(786) " "Verilog HDL Function Declaration warning at optionalproject.v(786): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 786 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798394 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(786) " "Verilog HDL Function Declaration warning at optionalproject.v(786): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 786 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798394 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(791) " "Verilog HDL Function Declaration warning at optionalproject.v(791): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 791 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798394 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(791) " "Verilog HDL Function Declaration warning at optionalproject.v(791): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 791 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798394 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(793) " "Verilog HDL Function Declaration warning at optionalproject.v(793): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 793 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(793) " "Verilog HDL Function Declaration warning at optionalproject.v(793): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 793 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(795) " "Verilog HDL Function Declaration warning at optionalproject.v(795): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 795 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(795) " "Verilog HDL Function Declaration warning at optionalproject.v(795): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 795 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(797) " "Verilog HDL Function Declaration warning at optionalproject.v(797): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 797 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(797) " "Verilog HDL Function Declaration warning at optionalproject.v(797): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 797 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(799) " "Verilog HDL Function Declaration warning at optionalproject.v(799): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 799 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(799) " "Verilog HDL Function Declaration warning at optionalproject.v(799): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 799 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(801) " "Verilog HDL Function Declaration warning at optionalproject.v(801): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 801 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(801) " "Verilog HDL Function Declaration warning at optionalproject.v(801): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 801 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(803) " "Verilog HDL Function Declaration warning at optionalproject.v(803): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 803 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(803) " "Verilog HDL Function Declaration warning at optionalproject.v(803): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 803 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798395 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(805) " "Verilog HDL Function Declaration warning at optionalproject.v(805): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 805 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798396 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(805) " "Verilog HDL Function Declaration warning at optionalproject.v(805): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 805 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798396 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(807) " "Verilog HDL Function Declaration warning at optionalproject.v(807): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 807 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798396 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(807) " "Verilog HDL Function Declaration warning at optionalproject.v(807): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 807 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798396 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(809) " "Verilog HDL Function Declaration warning at optionalproject.v(809): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 809 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798396 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(809) " "Verilog HDL Function Declaration warning at optionalproject.v(809): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 809 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798396 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(811) " "Verilog HDL Function Declaration warning at optionalproject.v(811): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 811 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798396 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(811) " "Verilog HDL Function Declaration warning at optionalproject.v(811): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 811 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798396 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(816) " "Verilog HDL Function Declaration warning at optionalproject.v(816): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 816 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798397 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(816) " "Verilog HDL Function Declaration warning at optionalproject.v(816): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 816 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798397 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(818) " "Verilog HDL Function Declaration warning at optionalproject.v(818): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 818 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798397 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(818) " "Verilog HDL Function Declaration warning at optionalproject.v(818): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 818 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798397 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(820) " "Verilog HDL Function Declaration warning at optionalproject.v(820): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 820 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798397 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(820) " "Verilog HDL Function Declaration warning at optionalproject.v(820): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 820 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798397 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(822) " "Verilog HDL Function Declaration warning at optionalproject.v(822): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 822 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798397 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(822) " "Verilog HDL Function Declaration warning at optionalproject.v(822): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 822 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798397 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(824) " "Verilog HDL Function Declaration warning at optionalproject.v(824): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 824 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798397 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(824) " "Verilog HDL Function Declaration warning at optionalproject.v(824): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 824 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(826) " "Verilog HDL Function Declaration warning at optionalproject.v(826): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 826 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(826) " "Verilog HDL Function Declaration warning at optionalproject.v(826): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 826 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(828) " "Verilog HDL Function Declaration warning at optionalproject.v(828): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 828 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(828) " "Verilog HDL Function Declaration warning at optionalproject.v(828): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 828 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(830) " "Verilog HDL Function Declaration warning at optionalproject.v(830): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 830 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(830) " "Verilog HDL Function Declaration warning at optionalproject.v(830): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 830 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(832) " "Verilog HDL Function Declaration warning at optionalproject.v(832): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 832 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(832) " "Verilog HDL Function Declaration warning at optionalproject.v(832): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 832 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(834) " "Verilog HDL Function Declaration warning at optionalproject.v(834): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 834 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(834) " "Verilog HDL Function Declaration warning at optionalproject.v(834): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 834 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798398 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(836) " "Verilog HDL Function Declaration warning at optionalproject.v(836): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 836 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798399 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(836) " "Verilog HDL Function Declaration warning at optionalproject.v(836): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 836 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798399 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(838) " "Verilog HDL Function Declaration warning at optionalproject.v(838): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 838 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798399 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(838) " "Verilog HDL Function Declaration warning at optionalproject.v(838): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 838 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798399 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(840) " "Verilog HDL Function Declaration warning at optionalproject.v(840): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 840 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798399 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(840) " "Verilog HDL Function Declaration warning at optionalproject.v(840): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 840 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798399 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(842) " "Verilog HDL Function Declaration warning at optionalproject.v(842): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 842 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798399 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(842) " "Verilog HDL Function Declaration warning at optionalproject.v(842): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 842 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798399 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(844) " "Verilog HDL Function Declaration warning at optionalproject.v(844): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 844 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798399 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(844) " "Verilog HDL Function Declaration warning at optionalproject.v(844): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 844 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798399 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(849) " "Verilog HDL Function Declaration warning at optionalproject.v(849): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 849 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798400 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(849) " "Verilog HDL Function Declaration warning at optionalproject.v(849): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 849 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798400 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(851) " "Verilog HDL Function Declaration warning at optionalproject.v(851): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 851 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798400 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(851) " "Verilog HDL Function Declaration warning at optionalproject.v(851): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 851 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798400 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(853) " "Verilog HDL Function Declaration warning at optionalproject.v(853): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 853 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(853) " "Verilog HDL Function Declaration warning at optionalproject.v(853): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 853 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(855) " "Verilog HDL Function Declaration warning at optionalproject.v(855): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 855 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(855) " "Verilog HDL Function Declaration warning at optionalproject.v(855): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 855 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(857) " "Verilog HDL Function Declaration warning at optionalproject.v(857): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 857 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(857) " "Verilog HDL Function Declaration warning at optionalproject.v(857): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 857 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(859) " "Verilog HDL Function Declaration warning at optionalproject.v(859): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 859 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(859) " "Verilog HDL Function Declaration warning at optionalproject.v(859): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 859 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(861) " "Verilog HDL Function Declaration warning at optionalproject.v(861): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 861 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(861) " "Verilog HDL Function Declaration warning at optionalproject.v(861): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 861 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(863) " "Verilog HDL Function Declaration warning at optionalproject.v(863): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 863 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798401 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(863) " "Verilog HDL Function Declaration warning at optionalproject.v(863): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 863 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798402 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(865) " "Verilog HDL Function Declaration warning at optionalproject.v(865): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 865 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798402 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(865) " "Verilog HDL Function Declaration warning at optionalproject.v(865): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 865 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798402 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(867) " "Verilog HDL Function Declaration warning at optionalproject.v(867): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 867 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798402 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(867) " "Verilog HDL Function Declaration warning at optionalproject.v(867): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 867 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798402 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(869) " "Verilog HDL Function Declaration warning at optionalproject.v(869): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 869 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798402 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(869) " "Verilog HDL Function Declaration warning at optionalproject.v(869): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 869 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798402 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(874) " "Verilog HDL Function Declaration warning at optionalproject.v(874): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 874 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(874) " "Verilog HDL Function Declaration warning at optionalproject.v(874): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 874 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(876) " "Verilog HDL Function Declaration warning at optionalproject.v(876): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 876 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(876) " "Verilog HDL Function Declaration warning at optionalproject.v(876): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 876 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(878) " "Verilog HDL Function Declaration warning at optionalproject.v(878): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 878 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(878) " "Verilog HDL Function Declaration warning at optionalproject.v(878): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 878 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(880) " "Verilog HDL Function Declaration warning at optionalproject.v(880): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 880 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(880) " "Verilog HDL Function Declaration warning at optionalproject.v(880): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 880 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(882) " "Verilog HDL Function Declaration warning at optionalproject.v(882): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 882 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(882) " "Verilog HDL Function Declaration warning at optionalproject.v(882): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 882 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(884) " "Verilog HDL Function Declaration warning at optionalproject.v(884): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 884 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(884) " "Verilog HDL Function Declaration warning at optionalproject.v(884): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 884 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798403 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(886) " "Verilog HDL Function Declaration warning at optionalproject.v(886): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 886 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(886) " "Verilog HDL Function Declaration warning at optionalproject.v(886): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 886 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(888) " "Verilog HDL Function Declaration warning at optionalproject.v(888): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 888 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(888) " "Verilog HDL Function Declaration warning at optionalproject.v(888): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 888 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(890) " "Verilog HDL Function Declaration warning at optionalproject.v(890): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 890 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(890) " "Verilog HDL Function Declaration warning at optionalproject.v(890): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 890 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(892) " "Verilog HDL Function Declaration warning at optionalproject.v(892): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 892 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(892) " "Verilog HDL Function Declaration warning at optionalproject.v(892): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 892 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(894) " "Verilog HDL Function Declaration warning at optionalproject.v(894): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 894 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(894) " "Verilog HDL Function Declaration warning at optionalproject.v(894): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 894 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(896) " "Verilog HDL Function Declaration warning at optionalproject.v(896): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 896 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(896) " "Verilog HDL Function Declaration warning at optionalproject.v(896): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 896 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798404 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(898) " "Verilog HDL Function Declaration warning at optionalproject.v(898): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 898 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798405 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(898) " "Verilog HDL Function Declaration warning at optionalproject.v(898): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 898 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798405 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(903) " "Verilog HDL Function Declaration warning at optionalproject.v(903): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 903 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798405 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(903) " "Verilog HDL Function Declaration warning at optionalproject.v(903): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 903 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798405 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(905) " "Verilog HDL Function Declaration warning at optionalproject.v(905): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 905 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798405 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(905) " "Verilog HDL Function Declaration warning at optionalproject.v(905): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 905 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798405 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(907) " "Verilog HDL Function Declaration warning at optionalproject.v(907): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 907 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(907) " "Verilog HDL Function Declaration warning at optionalproject.v(907): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 907 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(909) " "Verilog HDL Function Declaration warning at optionalproject.v(909): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 909 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(909) " "Verilog HDL Function Declaration warning at optionalproject.v(909): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 909 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(911) " "Verilog HDL Function Declaration warning at optionalproject.v(911): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 911 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(911) " "Verilog HDL Function Declaration warning at optionalproject.v(911): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 911 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(913) " "Verilog HDL Function Declaration warning at optionalproject.v(913): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 913 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(913) " "Verilog HDL Function Declaration warning at optionalproject.v(913): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 913 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(915) " "Verilog HDL Function Declaration warning at optionalproject.v(915): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 915 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(915) " "Verilog HDL Function Declaration warning at optionalproject.v(915): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 915 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(917) " "Verilog HDL Function Declaration warning at optionalproject.v(917): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 917 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(917) " "Verilog HDL Function Declaration warning at optionalproject.v(917): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 917 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798406 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(919) " "Verilog HDL Function Declaration warning at optionalproject.v(919): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 919 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(919) " "Verilog HDL Function Declaration warning at optionalproject.v(919): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 919 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(921) " "Verilog HDL Function Declaration warning at optionalproject.v(921): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 921 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(921) " "Verilog HDL Function Declaration warning at optionalproject.v(921): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 921 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(923) " "Verilog HDL Function Declaration warning at optionalproject.v(923): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 923 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(923) " "Verilog HDL Function Declaration warning at optionalproject.v(923): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 923 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(925) " "Verilog HDL Function Declaration warning at optionalproject.v(925): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 925 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(925) " "Verilog HDL Function Declaration warning at optionalproject.v(925): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 925 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(927) " "Verilog HDL Function Declaration warning at optionalproject.v(927): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 927 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(927) " "Verilog HDL Function Declaration warning at optionalproject.v(927): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 927 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(929) " "Verilog HDL Function Declaration warning at optionalproject.v(929): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 929 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(929) " "Verilog HDL Function Declaration warning at optionalproject.v(929): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 929 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798407 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(931) " "Verilog HDL Function Declaration warning at optionalproject.v(931): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 931 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798408 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(931) " "Verilog HDL Function Declaration warning at optionalproject.v(931): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 931 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798408 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(933) " "Verilog HDL Function Declaration warning at optionalproject.v(933): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 933 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798408 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(933) " "Verilog HDL Function Declaration warning at optionalproject.v(933): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 933 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798408 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempY optionalproject.v(935) " "Verilog HDL Function Declaration warning at optionalproject.v(935): variable \"tempY\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 935 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798408 "|OptionalProject"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "tempX optionalproject.v(935) " "Verilog HDL Function Declaration warning at optionalproject.v(935): variable \"tempX\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 935 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1638373798408 "|OptionalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 optionalproject.v(939) " "Verilog HDL assignment warning at optionalproject.v(939): truncated value with size 32 to match size of target (13)" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638373798409 "|OptionalProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "checkDigit.tempX 0 optionalproject.v(681) " "Net \"checkDigit.tempX\" at optionalproject.v(681) has no driver or initial value, using a default initial value '0'" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 681 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638373798462 "|OptionalProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "checkDigit.tempY 0 optionalproject.v(682) " "Net \"checkDigit.tempY\" at optionalproject.v(682) has no driver or initial value, using a default initial value '0'" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 682 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638373798462 "|OptionalProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "button_reset_click 0 optionalproject.v(39) " "Net \"button_reset_click\" at optionalproject.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638373798462 "|OptionalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_reset_click optionalproject.v(696) " "Inferred latch for \"button_reset_click\" at optionalproject.v(696)" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 696 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373798563 "|OptionalProject"}
{ "Warning" "WSGN_SEARCH_FILE" "hvsync_generator.v 1 1 " "Using design file hvsync_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638373798801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638373798801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:syncgen " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:syncgen\"" {  } { { "optionalproject.v" "syncgen" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638373798801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(42) " "Verilog HDL assignment warning at hvsync_generator.v(42): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/hvsync_generator.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638373798803 "|OptionalProject|hvsync_generator:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(46) " "Verilog HDL assignment warning at hvsync_generator.v(46): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/hvsync_generator.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638373798804 "|OptionalProject|hvsync_generator:syncgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:debouncer_reset " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:debouncer_reset\"" {  } { { "optionalproject.v" "debouncer_reset" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638373798804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 button_debouncer.v(40) " "Verilog HDL assignment warning at button_debouncer.v(40): truncated value with size 32 to match size of target (16)" {  } { { "button_debouncer.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/button_debouncer.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638373798805 "|OptionalProject|button_debouncer:debouncer_reset"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638373799563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638373799685 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638373800044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/output_files/OptionalProject.map.smsg " "Generated suppressed messages file C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/output_files/OptionalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373800130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638373800280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638373800280 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_up " "No output dependent on input pin \"button_up\"" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638373800373 "|OptionalProject|button_up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_down " "No output dependent on input pin \"button_down\"" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638373800373 "|OptionalProject|button_down"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_left " "No output dependent on input pin \"button_left\"" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638373800373 "|OptionalProject|button_left"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_right " "No output dependent on input pin \"button_right\"" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638373800373 "|OptionalProject|button_right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_reset " "No output dependent on input pin \"button_reset\"" {  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638373800373 "|OptionalProject|button_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638373800373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638373800374 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638373800374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638373800374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638373800374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 227 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638373800400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 18:50:00 2021 " "Processing ended: Wed Dec 01 18:50:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638373800400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638373800400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638373800400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638373800400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638373801649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638373801649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 18:50:01 2021 " "Processing started: Wed Dec 01 18:50:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638373801649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638373801649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OptionalProject -c OptionalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OptionalProject -c OptionalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638373801649 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638373801771 ""}
{ "Info" "0" "" "Project  = OptionalProject" {  } {  } 0 0 "Project  = OptionalProject" 0 0 "Fitter" 0 0 1638373801773 ""}
{ "Info" "0" "" "Revision = OptionalProject" {  } {  } 0 0 "Revision = OptionalProject" 0 0 "Fitter" 0 0 1638373801774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638373801852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638373801853 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OptionalProject 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"OptionalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638373801863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638373801916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638373801916 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638373802119 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638373802142 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1638373802228 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638373802343 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638373802343 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638373802364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638373802364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638373802364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638373802364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638373802364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638373802364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638373802364 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638373802364 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638373802364 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638373802366 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638373802366 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638373802366 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638373802366 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638373802371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638373802669 ""}  } { { "optionalproject.v" "" { Text "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/optionalproject.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638373802669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638373802684 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638373802684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638373802685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638373802686 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638373802687 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638373802687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638373802687 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638373802687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638373802691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638373802691 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638373802691 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638373802726 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638373802743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638373803540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638373803607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638373803633 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638373803945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638373803945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638373803959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y11 X10_Y21 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21" {  } { { "loc" "" { Generic "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21"} { { 12 { 0 ""} 0 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638373805055 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638373805055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638373805164 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1638373805164 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638373805164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638373805166 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638373805180 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638373805190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638373805459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638373805459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638373805789 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OptionalProject.sdc " "Synopsys Design Constraints File file not found: 'OptionalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638373805796 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638373805796 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638373805797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638373805798 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638373805798 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638373805856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/output_files/OptionalProject.fit.smsg " "Generated suppressed messages file C:/Users/marko/Documents/Dev/Innopolis/ComputerArchitecture/OptionalProject/output_files/OptionalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638373806119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6503 " "Peak virtual memory: 6503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638373806514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 18:50:06 2021 " "Processing ended: Wed Dec 01 18:50:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638373806514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638373806514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638373806514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638373806514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638373807561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638373807562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 18:50:07 2021 " "Processing started: Wed Dec 01 18:50:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638373807562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638373807562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OptionalProject -c OptionalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OptionalProject -c OptionalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638373807562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1638373807804 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638373809279 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638373809393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638373810154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 18:50:10 2021 " "Processing ended: Wed Dec 01 18:50:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638373810154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638373810154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638373810154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638373810154 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638373810760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638373811292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638373811292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 18:50:11 2021 " "Processing started: Wed Dec 01 18:50:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638373811292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638373811292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OptionalProject -c OptionalProject " "Command: quartus_sta OptionalProject -c OptionalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638373811292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638373811379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638373811518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638373811518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373811555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373811555 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OptionalProject.sdc " "Synopsys Design Constraints File file not found: 'OptionalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1638373811802 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373811803 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638373811803 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638373811803 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638373811804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638373811804 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638373811805 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638373811816 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1638373811824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638373811825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.437 " "Worst-case setup slack is -7.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373811828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373811828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.437            -133.910 clk  " "   -7.437            -133.910 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373811828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373811828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373811832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373811832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk  " "    0.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373811832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373811832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638373811835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638373811841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373811844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373811844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.105 clk  " "   -3.000             -52.105 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373811844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373811844 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638373811850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638373811871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638373812230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638373812298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638373812304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.786 " "Worst-case setup slack is -6.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.786            -120.750 clk  " "   -6.786            -120.750 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373812311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk  " "    0.306               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373812313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638373812318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638373812322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.105 clk  " "   -3.000             -52.105 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373812326 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638373812331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638373812462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638373812463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.673 " "Worst-case setup slack is -2.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.673             -38.675 clk  " "   -2.673             -38.675 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373812466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk  " "    0.148               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373812471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638373812475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638373812482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.042 clk  " "   -3.000             -39.042 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638373812484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638373812484 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638373813149 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638373813150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638373813192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 18:50:13 2021 " "Processing ended: Wed Dec 01 18:50:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638373813192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638373813192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638373813192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638373813192 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 238 s " "Quartus Prime Full Compilation was successful. 0 errors, 238 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638373813856 ""}
