
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2020.2
* DO NOT EDIT.
*
* Copyright (C) 2021 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT

*
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xaxipmon.h"

/*
* The configuration table for devices
*/

XAxiPmon_Config XAxiPmon_ConfigTable[XPAR_XAXIPMON_NUM_INSTANCES] =
{
	{
		XPAR_PSU_APM_0_DEVICE_ID,
		XPAR_PSU_APM_0_BASEADDR,
		XPAR_PSU_APM_0_GLOBAL_COUNT_WIDTH,
		XPAR_PSU_APM_0_METRICS_SAMPLE_COUNT_WIDTH,
		XPAR_PSU_APM_0_ENABLE_EVENT_COUNT,
		XPAR_PSU_APM_0_NUM_MONITOR_SLOTS,
		XPAR_PSU_APM_0_NUM_OF_COUNTERS,
		XPAR_PSU_APM_0_HAVE_SAMPLED_METRIC_CNT,
		XPAR_PSU_APM_0_ENABLE_EVENT_LOG,
		XPAR_PSU_APM_0_FIFO_AXIS_DEPTH,
		XPAR_PSU_APM_0_FIFO_AXIS_TDATA_WIDTH,
		XPAR_PSU_APM_0_FIFO_AXIS_TID_WIDTH,
		XPAR_PSU_APM_0_METRIC_COUNT_SCALE,
		XPAR_PSU_APM_0_ENABLE_ADVANCED,
		XPAR_PSU_APM_0_ENABLE_PROFILE,
		XPAR_PSU_APM_0_ENABLE_TRACE,
		XPAR_PSU_APM_0_ENABLE_32BIT_FILTER_ID
	},
	{
		XPAR_PSU_APM_1_DEVICE_ID,
		XPAR_PSU_APM_1_BASEADDR,
		XPAR_PSU_APM_1_GLOBAL_COUNT_WIDTH,
		XPAR_PSU_APM_1_METRICS_SAMPLE_COUNT_WIDTH,
		XPAR_PSU_APM_1_ENABLE_EVENT_COUNT,
		XPAR_PSU_APM_1_NUM_MONITOR_SLOTS,
		XPAR_PSU_APM_1_NUM_OF_COUNTERS,
		XPAR_PSU_APM_1_HAVE_SAMPLED_METRIC_CNT,
		XPAR_PSU_APM_1_ENABLE_EVENT_LOG,
		XPAR_PSU_APM_1_FIFO_AXIS_DEPTH,
		XPAR_PSU_APM_1_FIFO_AXIS_TDATA_WIDTH,
		XPAR_PSU_APM_1_FIFO_AXIS_TID_WIDTH,
		XPAR_PSU_APM_1_METRIC_COUNT_SCALE,
		XPAR_PSU_APM_1_ENABLE_ADVANCED,
		XPAR_PSU_APM_1_ENABLE_PROFILE,
		XPAR_PSU_APM_1_ENABLE_TRACE,
		XPAR_PSU_APM_1_ENABLE_32BIT_FILTER_ID
	},
	{
		XPAR_PSU_APM_2_DEVICE_ID,
		XPAR_PSU_APM_2_BASEADDR,
		XPAR_PSU_APM_2_GLOBAL_COUNT_WIDTH,
		XPAR_PSU_APM_2_METRICS_SAMPLE_COUNT_WIDTH,
		XPAR_PSU_APM_2_ENABLE_EVENT_COUNT,
		XPAR_PSU_APM_2_NUM_MONITOR_SLOTS,
		XPAR_PSU_APM_2_NUM_OF_COUNTERS,
		XPAR_PSU_APM_2_HAVE_SAMPLED_METRIC_CNT,
		XPAR_PSU_APM_2_ENABLE_EVENT_LOG,
		XPAR_PSU_APM_2_FIFO_AXIS_DEPTH,
		XPAR_PSU_APM_2_FIFO_AXIS_TDATA_WIDTH,
		XPAR_PSU_APM_2_FIFO_AXIS_TID_WIDTH,
		XPAR_PSU_APM_2_METRIC_COUNT_SCALE,
		XPAR_PSU_APM_2_ENABLE_ADVANCED,
		XPAR_PSU_APM_2_ENABLE_PROFILE,
		XPAR_PSU_APM_2_ENABLE_TRACE,
		XPAR_PSU_APM_2_ENABLE_32BIT_FILTER_ID
	},
	{
		XPAR_PSU_APM_5_DEVICE_ID,
		XPAR_PSU_APM_5_BASEADDR,
		XPAR_PSU_APM_5_GLOBAL_COUNT_WIDTH,
		XPAR_PSU_APM_5_METRICS_SAMPLE_COUNT_WIDTH,
		XPAR_PSU_APM_5_ENABLE_EVENT_COUNT,
		XPAR_PSU_APM_5_NUM_MONITOR_SLOTS,
		XPAR_PSU_APM_5_NUM_OF_COUNTERS,
		XPAR_PSU_APM_5_HAVE_SAMPLED_METRIC_CNT,
		XPAR_PSU_APM_5_ENABLE_EVENT_LOG,
		XPAR_PSU_APM_5_FIFO_AXIS_DEPTH,
		XPAR_PSU_APM_5_FIFO_AXIS_TDATA_WIDTH,
		XPAR_PSU_APM_5_FIFO_AXIS_TID_WIDTH,
		XPAR_PSU_APM_5_METRIC_COUNT_SCALE,
		XPAR_PSU_APM_5_ENABLE_ADVANCED,
		XPAR_PSU_APM_5_ENABLE_PROFILE,
		XPAR_PSU_APM_5_ENABLE_TRACE,
		XPAR_PSU_APM_5_ENABLE_32BIT_FILTER_ID
	}
};
