Implications of high energy proportional servers on cluster-wide energy proportionality.	Daniel Wong 0001,Murali Annavaram	10.1109/HPCA.2014.6835925
Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules.	Aditya Agrawal,Amin Ansari,Josep Torrellas	10.1109/HPCA.2014.6835978
DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture.	Junwhan Ahn,Sungjoo Yoo,Kiyoung Choi	10.1109/HPCA.2014.6835944
Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks.	Amin Ansari,Asit K. Mishra,Jianping Xu,Josep Torrellas	10.1109/HPCA.2014.6835953
STM: Cloning the spatial and temporal memory access behavior.	Amro Awad,Yan Solihin	10.1109/HPCA.2014.6835935
Understanding the impact of gate-level physical reliability effects on whole program execution.	Raghuraman Balasubramanian,Karthikeyan Sankaralingam	10.1109/HPCA.2014.6835976
Improving DRAM performance by parallelizing refreshes with accesses.	Kevin Kai-Wei Chang,Donghyuk Lee,Zeshan Chishti,Alaa R. Alameldeen,Chris Wilkerson,Yoongu Kim,Onur Mutlu	10.1109/HPCA.2014.6835946
MP3: Minimizing performance penalty for power-gating of Clos network-on-chip.	Lizhong Chen,Lihang Zhao,Ruisheng Wang,Timothy Mark Pinkston	10.1109/HPCA.2014.6835940
Stash directory: A scalable directory for many-core coherence.	Socrates Demetriades,Sangyeun Cho	10.1109/HPCA.2014.6835928
QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers.	Dominic DiTomaso,Avinash Karanth Kodi,Ahmed Louri	10.1109/HPCA.2014.6835942
A scalable multi-path microarchitecture for efficient GPU control flow.	Ahmed ElTantawy,Jessica Wenjie Ma,Mike O&apos;Connor,Tor M. Aamodt	10.1109/HPCA.2014.6835936
TSO-CC: Consistency directed cache coherence for TSO.	Marco Elver,Vijay Nagarajan	10.1109/HPCA.2014.6835927
A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks.	Jesse Elwell,Ryan Riley,Nael B. Abu-Ghazaleh,Dmitry Ponomarev 0001	10.1109/HPCA.2014.6835931
3D stacking of high-performance processors.	Philip G. Emma,Alper Buyuktosunoglu,Michael B. Healy,Krishnan Kailas,Valentin Puente,Roy Yu,Allan Hartstein,Pradip Bose,Jaime H. Moreno,Eren Kursun	10.1109/HPCA.2014.6835959
Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs.	Christopher W. Fletcher,Ling Ren 0001,Xiangyao Yu,Marten van Dijk,Omer Khan,Srinivas Devadas	10.1109/HPCA.2014.6835932
FADE: A programmable filtering accelerator for instruction-grain monitoring.	Sotiria Fytraki,Evangelos Vlachos,Yusuf Onur Koçberber,Babak Falsafi,Boris Grot	10.1109/HPCA.2014.6835922
Atomic SC for simple in-order processors.	Dibakar Gope,Mikko H. Lipasti	10.1109/HPCA.2014.6835950
Strategies for anticipating risk in heterogeneous system design.	Marisabel Guevara,Benjamin Lubin,Benjamin C. Lee	10.1109/HPCA.2014.6835926
Revolver: Processor architecture for power efficient loop execution.	Mitchell Hayenga,Vignyan Reddy Kothinti Naresh,Mikko H. Lipasti	10.1109/HPCA.2014.6835968
QuickRelease: A throughput-oriented approach to release consistency on GPUs.	Blake A. Hechtman,Shuai Che,Derek R. Hower,Yingying Tian,Bradford M. Beckmann,Mark D. Hill,Steven K. Reinhardt,David A. Wood 0001	10.1109/HPCA.2014.6835930
Undersubscribed threading on clustered cache architectures.	Wim Heirman,Trevor E. Carlson,Kenzo Van Craeynest,Ibrahim Hur,Aamer Jaleel,Lieven Eeckhout	10.1109/HPCA.2014.6835975
Low-overhead and high coverage run-time race detection through selective meta-data management.	Ruirui C. Huang,Erik Halberg,Andrew Ferraiuolo,G. Edward Suh	10.1109/HPCA.2014.6835979
MRPB: Memory request prioritization for massively parallel processors.	Wenhao Jia,Kelly A. Shaw 0001,Margaret Martonosi	10.1109/HPCA.2014.6835938
Sprinkler: Maximizing resource utilization in many-chip solid state disks.	Myoungsoo Jung,Mahmut T. Kandemir	10.1109/HPCA.2014.6835961
Reducing the cost of persistence for nonvolatile heaps in end user devices.	Sudarsun Kannan,Ada Gavrilovska,Karsten Schwan	10.1109/HPCA.2014.6835960
Improving in-memory database index performance with Intel® Transactional Synchronization Extensions.	Tomas Karnagel,Roman Dementiev,Ravi Rajwar,Konrad Lai,Thomas Legler,Benjamin Schlegel,Wolfgang Lehner	10.1109/HPCA.2014.6835957
Accordion: Toward soft Near-Threshold Voltage Computing.	Ulya R. Karpuzcu,Ismail Akturk,Nam Sung Kim	10.1109/HPCA.2014.6835977
Improving cache performance using read-write partitioning.	Samira Manabi Khan,Alaa R. Alameldeen,Chris Wilkerson,Onur Mutlu,Daniel A. Jiménez	10.1109/HPCA.2014.6835954
Transportation-network-inspired network-on-chip.	Hanjoon Kim,Gwangsun Kim,Seungryoul Maeng,Hwasoo Yeo,John Kim	10.1109/HPCA.2014.6835943
GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management.	Youngsok Kim,Jaewon Lee,Jae-Eon Jo,Jangwoo Kim	10.1109/HPCA.2014.6835963
Locality-aware data replication in the Last-Level Cache.	George Kurian,Srinivas Devadas,Omer Khan	10.1109/HPCA.2014.6835921
Spare register aware prefetching for graph algorithms on GPUs.	Nagesh B. Lakshminarayana,Hyesoon Kim	10.1109/HPCA.2014.6835970
Improving GPGPU resource utilization through alternative thread block scheduling.	Minseok Lee,Seokwoo Song,Joosik Moon,John Kim,Woong Seo,Yeon-Gon Cho,Soojung Ryu	10.1109/HPCA.2014.6835937
Concurrent and consistent virtual machine introspection with hardware transactional memory.	Yutao Liu,Yubin Xia,Haibing Guan,Binyu Zang,Haibo Chen 0001	10.1109/HPCA.2014.6835951
Dynamic management of TurboMode in modern multi-core chips.	David Lo 0003,Christos Kozyrakis	10.1109/HPCA.2014.6835969
Scalably verifiable dynamic power management.	Opeoluwa Matthews,Meng Zhang 0017,Daniel J. Sorin	10.1109/HPCA.2014.6835967
A detailed GPU cache model based on reuse distance theory.	Cedric Nugteren,Gert-Jan van den Braak,Henk Corporaal,Henri E. Bal	10.1109/HPCA.2014.6835955
Precision-aware soft error protection for GPUs.	David J. Palframan,Nam Sung Kim,Mikko H. Lipasti	10.1109/HPCA.2014.6835966
Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach.	Raj Parihar,Michael C. Huang 0001	10.1109/HPCA.2014.6835974
Practical data value speculation for future high-end processors.	Arthur Perais,André Seznec	10.1109/HPCA.2014.6835952
Increasing TLB reach by exploiting clustering in page translations.	Binh Pham 0003,Abhishek Bhattacharjee,Yasuko Eckert,Gabriel H. Loh	10.1109/HPCA.2014.6835964
Supporting x86-64 address translation for 100s of GPU lanes.	Jason Power,Mark D. Hill,David A. Wood 0001	10.1109/HPCA.2014.6835965
Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers.	Seth H. Pugsley,Zeshan Chishti,Chris Wilkerson,Peng-fei Chuang,Robert L. Scott,Aamer Jaleel,Shih-Lien Lu,Kingsum Chow,Rajeev Balasubramonian	10.1109/HPCA.2014.6835971
Dynamically detecting and tolerating IF-Condition Data Races.	Shanxiang Qi,Abdullah Muzahid,Wonsun Ahn,Josep Torrellas	10.1109/HPCA.2014.6835923
MemZip: Exploring unconventional benefits from memory compression.	Ali Shafiee,Meysam Taassori,Rajeev Balasubramonian,Al Davis	10.1109/HPCA.2014.6835972
NUAT: A non-uniform access time memory controller.	Wongyu Shin,Jeongmin Yang,Jungwhan Choi,Lee-Sup Kim	10.1109/HPCA.2014.6835956
CDTT: Compiler-generated data-triggered threads.	Hung-Wei Tseng 0001,Dean M. Tullsen	10.1109/HPCA.2014.6835973
DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead.	Wei Wang 0054,Tanima Dey,Jack W. Davidson,Mary Lou Soffa	10.1109/HPCA.2014.6835948
Timing channel protection for a shared memory controller.	Yao Wang 0008,Andrew Ferraiuolo,G. Edward Suh	10.1109/HPCA.2014.6835934
Adaptive placement and migration policy for an STT-RAM-based hybrid cache.	Zhe Wang 0023,Daniel A. Jiménez,Cong Xu,Guangyu Sun 0003,Yuan Xie 0001	10.1109/HPCA.2014.6835933
BigDataBench: A big data benchmark suite from internet services.	Lei Wang 0004,Jianfeng Zhan,Chunjie Luo,Yuqing Zhu 0001,Qiang Yang 0012,Yongqiang He,Wanling Gao,Zhen Jia 0001,Yingjie Shi,Shujie Zhang,Chen Zheng,Gang Lu,Kent Zhan,Xiaona Li,Bizhu Qiu	10.1109/HPCA.2014.6835958
Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management.	Jae-Yeon Won,Xi Chen,Paul Gratz,Jiang Hu,Vassos Soteriou	10.1109/HPCA.2014.6835941
Warp-level divergence in GPUs: Characterization, impact, and mitigation.	Ping Xiang,Yi Yang 0018,Huiyang Zhou	10.1109/HPCA.2014.6835939
Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning.	Mingli Xie,Dong Tong 0001,Kan Huang,Xu Cheng 0001	10.1109/HPCA.2014.6835945
PVCoherence: Designing flat coherence protocols for scalable verification.	Meng Zhang 0017,Jesse D. Bingham,John Erickson,Daniel J. Sorin	10.1109/HPCA.2014.6835949
CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture.	Tao Zhang 0032,Matthew Poremba,Cong Xu,Guangyu Sun 0003,Yuan Xie 0001	10.1109/HPCA.2014.6835947
Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs.	Kai Zhao 0005,Kalyana S. Venkataraman,Xuebin Zhang,Jiangpeng Li,Ning Zheng,Tong Zhang 0002	10.1109/HPCA.2014.6835962
Exploiting thermal energy storage to reduce data center capital and operating expenses.	Wenli Zheng,Kai Ma,Xiaorui Wang	10.1109/HPCA.2014.6835924
20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014, Orlando, FL, USA, February 15-19, 2014		
