
#SeqL Flip-flop Additional Output encryption logic for IR_REG_0_
IR_REG_0__1enc = XOR(IR_REG_0__1encenc, keyinput246)
IR_REG_0__2enc = XOR(IR_REG_0__2, keyinput246)

#SeqL Flip-flop Additional Input encryption logic for U3352
U3352_1enc = XOR(U3352_1, keyinput245)
U3352_2enc = XOR(U3352_2, keyinput245)

#SeqL Flip-flop Additional Output encryption logic for IR_REG_1_
IR_REG_1__1enc = XOR(IR_REG_1__1encenc, keyinput248)
IR_REG_1__2enc = XOR(IR_REG_1__2, keyinput248)

#SeqL Flip-flop Additional Input encryption logic for U3351
U3351_1enc = XOR(U3351_1, keyinput247)
U3351_2enc = XOR(U3351_2, keyinput247)

#SeqL Flip-flop Additional Output encryption logic for IR_REG_2_
IR_REG_2__1enc = XOR(IR_REG_2__1encenc, keyinput250)
IR_REG_2__2enc = XOR(IR_REG_2__2, keyinput250)

#SeqL Flip-flop Additional Input encryption logic for U3350
U3350_1enc = XOR(U3350_1, keyinput249)
U3350_2enc = XOR(U3350_2, keyinput249)

#SeqL Flip-flop Additional Output encryption logic for IR_REG_3_
IR_REG_3__1enc = XOR(IR_REG_3__1encenc, keyinput252)
IR_REG_3__2enc = XOR(IR_REG_3__2, keyinput252)

#SeqL Flip-flop Additional Input encryption logic for U3349
U3349_1enc = XOR(U3349_1, keyinput251)
U3349_2enc = XOR(U3349_2, keyinput251)

#SeqL Flip-flop Additional Output encryption logic for IR_REG_4_
IR_REG_4__1enc = XOR(IR_REG_4__1encenc, keyinput254)
IR_REG_4__2enc = XOR(IR_REG_4__2, keyinput254)

#SeqL Flip-flop Additional Input encryption logic for U3348
U3348_1enc = XOR(U3348_1, keyinput253)
U3348_2enc = XOR(U3348_2, keyinput253)

#SeqL Flip-flop Additional Output encryption logic for IR_REG_5_
IR_REG_5__1enc = XOR(IR_REG_5__1encenc, keyinput256)
IR_REG_5__2enc = XOR(IR_REG_5__2, keyinput256)

#SeqL Flip-flop Additional Input encryption logic for U3347
U3347_1enc = XOR(U3347_1, keyinput255)
U3347_2enc = XOR(U3347_2, keyinput255)

#SeqL Flip-flop Additional Output encryption logic for IR_REG_6_
IR_REG_6__1enc = XOR(IR_REG_6__1encenc, keyinput258)
IR_REG_6__2enc = XOR(IR_REG_6__2, keyinput258)

#SeqL Flip-flop Additional Input encryption logic for U3346
U3346_1enc = XOR(U3346_1, keyinput257)
U3346_2enc = XOR(U3346_2, keyinput257)

#SeqL Flip-flop Additional Output encryption logic for IR_REG_7_
IR_REG_7__1enc = XOR(IR_REG_7__1encenc, keyinput260)
IR_REG_7__2enc = XOR(IR_REG_7__2, keyinput260)

#SeqL Flip-flop Additional Input encryption logic for U3345
U3345_1enc = XOR(U3345_1, keyinput259)
U3345_2enc = XOR(U3345_2, keyinput259)

#Other Flip-flop Output logic for IR_REG_8_
IR_REG_8__1enc = BUF(IR_REG_8__1)
IR_REG_8__2enc = BUF(IR_REG_8__2)

#Other Flip-flop Output logic for IR_REG_9_
IR_REG_9__1enc = BUF(IR_REG_9__1)
IR_REG_9__2enc = BUF(IR_REG_9__2)

#Other Flip-flop Output logic for IR_REG_10_
IR_REG_10__1enc = BUF(IR_REG_10__1)
IR_REG_10__2enc = BUF(IR_REG_10__2)

#Other Flip-flop Output logic for IR_REG_11_
IR_REG_11__1enc = BUF(IR_REG_11__1)
IR_REG_11__2enc = BUF(IR_REG_11__2)

#Other Flip-flop Output logic for IR_REG_12_
IR_REG_12__1enc = BUF(IR_REG_12__1)
IR_REG_12__2enc = BUF(IR_REG_12__2)

#Other Flip-flop Output logic for IR_REG_13_
IR_REG_13__1enc = BUF(IR_REG_13__1)
IR_REG_13__2enc = BUF(IR_REG_13__2)

#Other Flip-flop Output logic for IR_REG_14_
IR_REG_14__1enc = BUF(IR_REG_14__1)
IR_REG_14__2enc = BUF(IR_REG_14__2)

#Other Flip-flop Output logic for IR_REG_15_
IR_REG_15__1enc = BUF(IR_REG_15__1)
IR_REG_15__2enc = BUF(IR_REG_15__2)

#Other Flip-flop Output logic for IR_REG_16_
IR_REG_16__1enc = BUF(IR_REG_16__1)
IR_REG_16__2enc = BUF(IR_REG_16__2)

#Other Flip-flop Output logic for IR_REG_17_
IR_REG_17__1enc = BUF(IR_REG_17__1)
IR_REG_17__2enc = BUF(IR_REG_17__2)

#Other Flip-flop Output logic for IR_REG_18_
IR_REG_18__1enc = BUF(IR_REG_18__1)
IR_REG_18__2enc = BUF(IR_REG_18__2)

#Other Flip-flop Output logic for IR_REG_19_
IR_REG_19__1enc = BUF(IR_REG_19__1)
IR_REG_19__2enc = BUF(IR_REG_19__2)

#Other Flip-flop Output logic for IR_REG_20_
IR_REG_20__1enc = BUF(IR_REG_20__1)
IR_REG_20__2enc = BUF(IR_REG_20__2)

#Other Flip-flop Output logic for IR_REG_21_
IR_REG_21__1enc = BUF(IR_REG_21__1)
IR_REG_21__2enc = BUF(IR_REG_21__2)

#Other Flip-flop Output logic for IR_REG_22_
IR_REG_22__1enc = BUF(IR_REG_22__1)
IR_REG_22__2enc = BUF(IR_REG_22__2)

#Other Flip-flop Output logic for IR_REG_23_
IR_REG_23__1enc = BUF(IR_REG_23__1)
IR_REG_23__2enc = BUF(IR_REG_23__2)

#Other Flip-flop Output logic for IR_REG_24_
IR_REG_24__1enc = BUF(IR_REG_24__1)
IR_REG_24__2enc = BUF(IR_REG_24__2)

#Other Flip-flop Output logic for IR_REG_25_
IR_REG_25__1enc = BUF(IR_REG_25__1)
IR_REG_25__2enc = BUF(IR_REG_25__2)

#Other Flip-flop Output logic for IR_REG_26_
IR_REG_26__1enc = BUF(IR_REG_26__1)
IR_REG_26__2enc = BUF(IR_REG_26__2)

#Other Flip-flop Output logic for IR_REG_27_
IR_REG_27__1enc = BUF(IR_REG_27__1)
IR_REG_27__2enc = BUF(IR_REG_27__2)

#Other Flip-flop Output logic for IR_REG_28_
IR_REG_28__1enc = BUF(IR_REG_28__1)
IR_REG_28__2enc = BUF(IR_REG_28__2)

#Other Flip-flop Output logic for IR_REG_29_
IR_REG_29__1enc = BUF(IR_REG_29__1)
IR_REG_29__2enc = BUF(IR_REG_29__2)

#Other Flip-flop Output logic for IR_REG_30_
IR_REG_30__1enc = BUF(IR_REG_30__1)
IR_REG_30__2enc = BUF(IR_REG_30__2)

#Other Flip-flop Output logic for IR_REG_31_
IR_REG_31__1enc = BUF(IR_REG_31__1)
IR_REG_31__2enc = BUF(IR_REG_31__2)

#Other Flip-flop Output logic for D_REG_0_
D_REG_0__1enc = BUF(D_REG_0__1)
D_REG_0__2enc = BUF(D_REG_0__2)

#Other Flip-flop Output logic for D_REG_1_
D_REG_1__1enc = BUF(D_REG_1__1)
D_REG_1__2enc = BUF(D_REG_1__2)

#Other Flip-flop Output logic for D_REG_2_
D_REG_2__1enc = BUF(D_REG_2__1)
D_REG_2__2enc = BUF(D_REG_2__2)

#Other Flip-flop Output logic for D_REG_3_
D_REG_3__1enc = BUF(D_REG_3__1)
D_REG_3__2enc = BUF(D_REG_3__2)

#Other Flip-flop Output logic for D_REG_4_
D_REG_4__1enc = BUF(D_REG_4__1)
D_REG_4__2enc = BUF(D_REG_4__2)

#Other Flip-flop Output logic for D_REG_5_
D_REG_5__1enc = BUF(D_REG_5__1)
D_REG_5__2enc = BUF(D_REG_5__2)

#Other Flip-flop Output logic for D_REG_6_
D_REG_6__1enc = BUF(D_REG_6__1)
D_REG_6__2enc = BUF(D_REG_6__2)

#Other Flip-flop Output logic for D_REG_7_
D_REG_7__1enc = BUF(D_REG_7__1)
D_REG_7__2enc = BUF(D_REG_7__2)

#Other Flip-flop Output logic for D_REG_8_
D_REG_8__1enc = BUF(D_REG_8__1)
D_REG_8__2enc = BUF(D_REG_8__2)

#Other Flip-flop Output logic for D_REG_9_
D_REG_9__1enc = BUF(D_REG_9__1)
D_REG_9__2enc = BUF(D_REG_9__2)

#Other Flip-flop Output logic for D_REG_10_
D_REG_10__1enc = BUF(D_REG_10__1)
D_REG_10__2enc = BUF(D_REG_10__2)

#Other Flip-flop Output logic for D_REG_11_
D_REG_11__1enc = BUF(D_REG_11__1)
D_REG_11__2enc = BUF(D_REG_11__2)

#Other Flip-flop Output logic for D_REG_12_
D_REG_12__1enc = BUF(D_REG_12__1)
D_REG_12__2enc = BUF(D_REG_12__2)

#Other Flip-flop Output logic for D_REG_13_
D_REG_13__1enc = BUF(D_REG_13__1)
D_REG_13__2enc = BUF(D_REG_13__2)

#Other Flip-flop Output logic for D_REG_14_
D_REG_14__1enc = BUF(D_REG_14__1)
D_REG_14__2enc = BUF(D_REG_14__2)

#Other Flip-flop Output logic for D_REG_15_
D_REG_15__1enc = BUF(D_REG_15__1)
D_REG_15__2enc = BUF(D_REG_15__2)

#Other Flip-flop Output logic for D_REG_16_
D_REG_16__1enc = BUF(D_REG_16__1)
D_REG_16__2enc = BUF(D_REG_16__2)

#Other Flip-flop Output logic for D_REG_17_
D_REG_17__1enc = BUF(D_REG_17__1)
D_REG_17__2enc = BUF(D_REG_17__2)

#Other Flip-flop Output logic for D_REG_18_
D_REG_18__1enc = BUF(D_REG_18__1)
D_REG_18__2enc = BUF(D_REG_18__2)

#Other Flip-flop Output logic for D_REG_19_
D_REG_19__1enc = BUF(D_REG_19__1)
D_REG_19__2enc = BUF(D_REG_19__2)

#Other Flip-flop Output logic for D_REG_20_
D_REG_20__1enc = BUF(D_REG_20__1)
D_REG_20__2enc = BUF(D_REG_20__2)

#Other Flip-flop Output logic for D_REG_21_
D_REG_21__1enc = BUF(D_REG_21__1)
D_REG_21__2enc = BUF(D_REG_21__2)

#Other Flip-flop Output logic for D_REG_22_
D_REG_22__1enc = BUF(D_REG_22__1)
D_REG_22__2enc = BUF(D_REG_22__2)

#Other Flip-flop Output logic for D_REG_23_
D_REG_23__1enc = BUF(D_REG_23__1)
D_REG_23__2enc = BUF(D_REG_23__2)

#Other Flip-flop Output logic for D_REG_24_
D_REG_24__1enc = BUF(D_REG_24__1)
D_REG_24__2enc = BUF(D_REG_24__2)

#Other Flip-flop Output logic for D_REG_25_
D_REG_25__1enc = BUF(D_REG_25__1)
D_REG_25__2enc = BUF(D_REG_25__2)

#Other Flip-flop Output logic for D_REG_26_
D_REG_26__1enc = BUF(D_REG_26__1)
D_REG_26__2enc = BUF(D_REG_26__2)

#Other Flip-flop Output logic for D_REG_27_
D_REG_27__1enc = BUF(D_REG_27__1)
D_REG_27__2enc = BUF(D_REG_27__2)

#Other Flip-flop Output logic for D_REG_28_
D_REG_28__1enc = BUF(D_REG_28__1)
D_REG_28__2enc = BUF(D_REG_28__2)

#Other Flip-flop Output logic for D_REG_29_
D_REG_29__1enc = BUF(D_REG_29__1)
D_REG_29__2enc = BUF(D_REG_29__2)

#Other Flip-flop Output logic for D_REG_30_
D_REG_30__1enc = BUF(D_REG_30__1)
D_REG_30__2enc = BUF(D_REG_30__2)

#Other Flip-flop Output logic for D_REG_31_
D_REG_31__1enc = BUF(D_REG_31__1)
D_REG_31__2enc = BUF(D_REG_31__2)

#Other Flip-flop Output logic for REG0_REG_0_
REG0_REG_0__1enc = BUF(REG0_REG_0__1)
REG0_REG_0__2enc = BUF(REG0_REG_0__2)

#Other Flip-flop Output logic for REG0_REG_1_
REG0_REG_1__1enc = BUF(REG0_REG_1__1)
REG0_REG_1__2enc = BUF(REG0_REG_1__2)

#Other Flip-flop Output logic for REG0_REG_2_
REG0_REG_2__1enc = BUF(REG0_REG_2__1)
REG0_REG_2__2enc = BUF(REG0_REG_2__2)

#Other Flip-flop Output logic for REG0_REG_3_
REG0_REG_3__1enc = BUF(REG0_REG_3__1)
REG0_REG_3__2enc = BUF(REG0_REG_3__2)

#Other Flip-flop Output logic for REG0_REG_4_
REG0_REG_4__1enc = BUF(REG0_REG_4__1)
REG0_REG_4__2enc = BUF(REG0_REG_4__2)

#Other Flip-flop Output logic for REG0_REG_5_
REG0_REG_5__1enc = BUF(REG0_REG_5__1)
REG0_REG_5__2enc = BUF(REG0_REG_5__2)

#Other Flip-flop Output logic for REG0_REG_6_
REG0_REG_6__1enc = BUF(REG0_REG_6__1)
REG0_REG_6__2enc = BUF(REG0_REG_6__2)

#Other Flip-flop Output logic for REG0_REG_7_
REG0_REG_7__1enc = BUF(REG0_REG_7__1)
REG0_REG_7__2enc = BUF(REG0_REG_7__2)

#Other Flip-flop Output logic for REG0_REG_8_
REG0_REG_8__1enc = BUF(REG0_REG_8__1)
REG0_REG_8__2enc = BUF(REG0_REG_8__2)

#Other Flip-flop Output logic for REG0_REG_9_
REG0_REG_9__1enc = BUF(REG0_REG_9__1)
REG0_REG_9__2enc = BUF(REG0_REG_9__2)

#Other Flip-flop Output logic for REG0_REG_10_
REG0_REG_10__1enc = BUF(REG0_REG_10__1)
REG0_REG_10__2enc = BUF(REG0_REG_10__2)

#Other Flip-flop Output logic for REG0_REG_11_
REG0_REG_11__1enc = BUF(REG0_REG_11__1)
REG0_REG_11__2enc = BUF(REG0_REG_11__2)

#Other Flip-flop Output logic for REG0_REG_12_
REG0_REG_12__1enc = BUF(REG0_REG_12__1)
REG0_REG_12__2enc = BUF(REG0_REG_12__2)

#Other Flip-flop Output logic for REG0_REG_13_
REG0_REG_13__1enc = BUF(REG0_REG_13__1)
REG0_REG_13__2enc = BUF(REG0_REG_13__2)

#Other Flip-flop Output logic for REG0_REG_14_
REG0_REG_14__1enc = BUF(REG0_REG_14__1)
REG0_REG_14__2enc = BUF(REG0_REG_14__2)

#Other Flip-flop Output logic for REG0_REG_15_
REG0_REG_15__1enc = BUF(REG0_REG_15__1)
REG0_REG_15__2enc = BUF(REG0_REG_15__2)

#Other Flip-flop Output logic for REG0_REG_16_
REG0_REG_16__1enc = BUF(REG0_REG_16__1)
REG0_REG_16__2enc = BUF(REG0_REG_16__2)

#Other Flip-flop Output logic for REG0_REG_17_
REG0_REG_17__1enc = BUF(REG0_REG_17__1)
REG0_REG_17__2enc = BUF(REG0_REG_17__2)

#Other Flip-flop Output logic for REG0_REG_18_
REG0_REG_18__1enc = BUF(REG0_REG_18__1)
REG0_REG_18__2enc = BUF(REG0_REG_18__2)

#Other Flip-flop Output logic for REG0_REG_19_
REG0_REG_19__1enc = BUF(REG0_REG_19__1)
REG0_REG_19__2enc = BUF(REG0_REG_19__2)

#Other Flip-flop Output logic for REG0_REG_20_
REG0_REG_20__1enc = BUF(REG0_REG_20__1)
REG0_REG_20__2enc = BUF(REG0_REG_20__2)

#Other Flip-flop Output logic for REG0_REG_21_
REG0_REG_21__1enc = BUF(REG0_REG_21__1)
REG0_REG_21__2enc = BUF(REG0_REG_21__2)

#Other Flip-flop Output logic for REG0_REG_22_
REG0_REG_22__1enc = BUF(REG0_REG_22__1)
REG0_REG_22__2enc = BUF(REG0_REG_22__2)

#Other Flip-flop Output logic for REG0_REG_23_
REG0_REG_23__1enc = BUF(REG0_REG_23__1)
REG0_REG_23__2enc = BUF(REG0_REG_23__2)

#Other Flip-flop Output logic for REG0_REG_24_
REG0_REG_24__1enc = BUF(REG0_REG_24__1)
REG0_REG_24__2enc = BUF(REG0_REG_24__2)

#Other Flip-flop Output logic for REG0_REG_25_
REG0_REG_25__1enc = BUF(REG0_REG_25__1)
REG0_REG_25__2enc = BUF(REG0_REG_25__2)

#Other Flip-flop Output logic for REG0_REG_26_
REG0_REG_26__1enc = BUF(REG0_REG_26__1)
REG0_REG_26__2enc = BUF(REG0_REG_26__2)

#Other Flip-flop Output logic for REG0_REG_27_
REG0_REG_27__1enc = BUF(REG0_REG_27__1)
REG0_REG_27__2enc = BUF(REG0_REG_27__2)

#Other Flip-flop Output logic for REG0_REG_28_
REG0_REG_28__1enc = BUF(REG0_REG_28__1)
REG0_REG_28__2enc = BUF(REG0_REG_28__2)

#Other Flip-flop Output logic for REG0_REG_29_
REG0_REG_29__1enc = BUF(REG0_REG_29__1)
REG0_REG_29__2enc = BUF(REG0_REG_29__2)

#Other Flip-flop Output logic for REG0_REG_30_
REG0_REG_30__1enc = BUF(REG0_REG_30__1)
REG0_REG_30__2enc = BUF(REG0_REG_30__2)

#Other Flip-flop Output logic for REG0_REG_31_
REG0_REG_31__1enc = BUF(REG0_REG_31__1)
REG0_REG_31__2enc = BUF(REG0_REG_31__2)

#Other Flip-flop Output logic for REG1_REG_0_
REG1_REG_0__1enc = BUF(REG1_REG_0__1)
REG1_REG_0__2enc = BUF(REG1_REG_0__2)

#Other Flip-flop Output logic for REG1_REG_1_
REG1_REG_1__1enc = BUF(REG1_REG_1__1)
REG1_REG_1__2enc = BUF(REG1_REG_1__2)

#Other Flip-flop Output logic for REG1_REG_2_
REG1_REG_2__1enc = BUF(REG1_REG_2__1)
REG1_REG_2__2enc = BUF(REG1_REG_2__2)

#Other Flip-flop Output logic for REG1_REG_3_
REG1_REG_3__1enc = BUF(REG1_REG_3__1)
REG1_REG_3__2enc = BUF(REG1_REG_3__2)

#Other Flip-flop Output logic for REG1_REG_4_
REG1_REG_4__1enc = BUF(REG1_REG_4__1)
REG1_REG_4__2enc = BUF(REG1_REG_4__2)

#Other Flip-flop Output logic for REG1_REG_5_
REG1_REG_5__1enc = BUF(REG1_REG_5__1)
REG1_REG_5__2enc = BUF(REG1_REG_5__2)

#Other Flip-flop Output logic for REG1_REG_6_
REG1_REG_6__1enc = BUF(REG1_REG_6__1)
REG1_REG_6__2enc = BUF(REG1_REG_6__2)

#Other Flip-flop Output logic for REG1_REG_7_
REG1_REG_7__1enc = BUF(REG1_REG_7__1)
REG1_REG_7__2enc = BUF(REG1_REG_7__2)

#Other Flip-flop Output logic for REG1_REG_8_
REG1_REG_8__1enc = BUF(REG1_REG_8__1)
REG1_REG_8__2enc = BUF(REG1_REG_8__2)

#Other Flip-flop Output logic for REG1_REG_9_
REG1_REG_9__1enc = BUF(REG1_REG_9__1)
REG1_REG_9__2enc = BUF(REG1_REG_9__2)

#Other Flip-flop Output logic for REG1_REG_10_
REG1_REG_10__1enc = BUF(REG1_REG_10__1)
REG1_REG_10__2enc = BUF(REG1_REG_10__2)

#Other Flip-flop Output logic for REG1_REG_11_
REG1_REG_11__1enc = BUF(REG1_REG_11__1)
REG1_REG_11__2enc = BUF(REG1_REG_11__2)

#Other Flip-flop Output logic for REG1_REG_12_
REG1_REG_12__1enc = BUF(REG1_REG_12__1)
REG1_REG_12__2enc = BUF(REG1_REG_12__2)

#Other Flip-flop Output logic for REG1_REG_13_
REG1_REG_13__1enc = BUF(REG1_REG_13__1)
REG1_REG_13__2enc = BUF(REG1_REG_13__2)

#Other Flip-flop Output logic for REG1_REG_14_
REG1_REG_14__1enc = BUF(REG1_REG_14__1)
REG1_REG_14__2enc = BUF(REG1_REG_14__2)

#Other Flip-flop Output logic for REG1_REG_15_
REG1_REG_15__1enc = BUF(REG1_REG_15__1)
REG1_REG_15__2enc = BUF(REG1_REG_15__2)

#Other Flip-flop Output logic for REG1_REG_16_
REG1_REG_16__1enc = BUF(REG1_REG_16__1)
REG1_REG_16__2enc = BUF(REG1_REG_16__2)

#Other Flip-flop Output logic for REG1_REG_17_
REG1_REG_17__1enc = BUF(REG1_REG_17__1)
REG1_REG_17__2enc = BUF(REG1_REG_17__2)

#Other Flip-flop Output logic for REG1_REG_18_
REG1_REG_18__1enc = BUF(REG1_REG_18__1)
REG1_REG_18__2enc = BUF(REG1_REG_18__2)

#Other Flip-flop Output logic for REG1_REG_19_
REG1_REG_19__1enc = BUF(REG1_REG_19__1)
REG1_REG_19__2enc = BUF(REG1_REG_19__2)

#Other Flip-flop Output logic for REG1_REG_20_
REG1_REG_20__1enc = BUF(REG1_REG_20__1)
REG1_REG_20__2enc = BUF(REG1_REG_20__2)

#Other Flip-flop Output logic for REG1_REG_21_
REG1_REG_21__1enc = BUF(REG1_REG_21__1)
REG1_REG_21__2enc = BUF(REG1_REG_21__2)

#Other Flip-flop Output logic for REG1_REG_22_
REG1_REG_22__1enc = BUF(REG1_REG_22__1)
REG1_REG_22__2enc = BUF(REG1_REG_22__2)

#Other Flip-flop Output logic for REG1_REG_23_
REG1_REG_23__1enc = BUF(REG1_REG_23__1)
REG1_REG_23__2enc = BUF(REG1_REG_23__2)

#Other Flip-flop Output logic for REG1_REG_24_
REG1_REG_24__1enc = BUF(REG1_REG_24__1)
REG1_REG_24__2enc = BUF(REG1_REG_24__2)

#Other Flip-flop Output logic for REG1_REG_25_
REG1_REG_25__1enc = BUF(REG1_REG_25__1)
REG1_REG_25__2enc = BUF(REG1_REG_25__2)

#Other Flip-flop Output logic for REG1_REG_26_
REG1_REG_26__1enc = BUF(REG1_REG_26__1)
REG1_REG_26__2enc = BUF(REG1_REG_26__2)

#Other Flip-flop Output logic for REG1_REG_27_
REG1_REG_27__1enc = BUF(REG1_REG_27__1)
REG1_REG_27__2enc = BUF(REG1_REG_27__2)

#Other Flip-flop Output logic for REG1_REG_28_
REG1_REG_28__1enc = BUF(REG1_REG_28__1)
REG1_REG_28__2enc = BUF(REG1_REG_28__2)

#Other Flip-flop Output logic for REG1_REG_29_
REG1_REG_29__1enc = BUF(REG1_REG_29__1)
REG1_REG_29__2enc = BUF(REG1_REG_29__2)

#Other Flip-flop Output logic for REG1_REG_30_
REG1_REG_30__1enc = BUF(REG1_REG_30__1)
REG1_REG_30__2enc = BUF(REG1_REG_30__2)

#Other Flip-flop Output logic for REG1_REG_31_
REG1_REG_31__1enc = BUF(REG1_REG_31__1)
REG1_REG_31__2enc = BUF(REG1_REG_31__2)

#Other Flip-flop Output logic for REG2_REG_0_
REG2_REG_0__1enc = BUF(REG2_REG_0__1)
REG2_REG_0__2enc = BUF(REG2_REG_0__2)

#Other Flip-flop Output logic for REG2_REG_1_
REG2_REG_1__1enc = BUF(REG2_REG_1__1)
REG2_REG_1__2enc = BUF(REG2_REG_1__2)

#Other Flip-flop Output logic for REG2_REG_2_
REG2_REG_2__1enc = BUF(REG2_REG_2__1)
REG2_REG_2__2enc = BUF(REG2_REG_2__2)

#Other Flip-flop Output logic for REG2_REG_3_
REG2_REG_3__1enc = BUF(REG2_REG_3__1)
REG2_REG_3__2enc = BUF(REG2_REG_3__2)

#Other Flip-flop Output logic for REG2_REG_4_
REG2_REG_4__1enc = BUF(REG2_REG_4__1)
REG2_REG_4__2enc = BUF(REG2_REG_4__2)

#Other Flip-flop Output logic for REG2_REG_5_
REG2_REG_5__1enc = BUF(REG2_REG_5__1)
REG2_REG_5__2enc = BUF(REG2_REG_5__2)

#Other Flip-flop Output logic for REG2_REG_6_
REG2_REG_6__1enc = BUF(REG2_REG_6__1)
REG2_REG_6__2enc = BUF(REG2_REG_6__2)

#Other Flip-flop Output logic for REG2_REG_7_
REG2_REG_7__1enc = BUF(REG2_REG_7__1)
REG2_REG_7__2enc = BUF(REG2_REG_7__2)

#Other Flip-flop Output logic for REG2_REG_8_
REG2_REG_8__1enc = BUF(REG2_REG_8__1)
REG2_REG_8__2enc = BUF(REG2_REG_8__2)

#Other Flip-flop Output logic for REG2_REG_9_
REG2_REG_9__1enc = BUF(REG2_REG_9__1)
REG2_REG_9__2enc = BUF(REG2_REG_9__2)

#Other Flip-flop Output logic for REG2_REG_10_
REG2_REG_10__1enc = BUF(REG2_REG_10__1)
REG2_REG_10__2enc = BUF(REG2_REG_10__2)

#Other Flip-flop Output logic for REG2_REG_11_
REG2_REG_11__1enc = BUF(REG2_REG_11__1)
REG2_REG_11__2enc = BUF(REG2_REG_11__2)

#Other Flip-flop Output logic for REG2_REG_12_
REG2_REG_12__1enc = BUF(REG2_REG_12__1)
REG2_REG_12__2enc = BUF(REG2_REG_12__2)

#Other Flip-flop Output logic for REG2_REG_13_
REG2_REG_13__1enc = BUF(REG2_REG_13__1)
REG2_REG_13__2enc = BUF(REG2_REG_13__2)

#Other Flip-flop Output logic for REG2_REG_14_
REG2_REG_14__1enc = BUF(REG2_REG_14__1)
REG2_REG_14__2enc = BUF(REG2_REG_14__2)

#Other Flip-flop Output logic for REG2_REG_15_
REG2_REG_15__1enc = BUF(REG2_REG_15__1)
REG2_REG_15__2enc = BUF(REG2_REG_15__2)

#Other Flip-flop Output logic for REG2_REG_16_
REG2_REG_16__1enc = BUF(REG2_REG_16__1)
REG2_REG_16__2enc = BUF(REG2_REG_16__2)

#Other Flip-flop Output logic for REG2_REG_17_
REG2_REG_17__1enc = BUF(REG2_REG_17__1)
REG2_REG_17__2enc = BUF(REG2_REG_17__2)

#Other Flip-flop Output logic for REG2_REG_18_
REG2_REG_18__1enc = BUF(REG2_REG_18__1)
REG2_REG_18__2enc = BUF(REG2_REG_18__2)

#Other Flip-flop Output logic for REG2_REG_19_
REG2_REG_19__1enc = BUF(REG2_REG_19__1)
REG2_REG_19__2enc = BUF(REG2_REG_19__2)

#Other Flip-flop Output logic for REG2_REG_20_
REG2_REG_20__1enc = BUF(REG2_REG_20__1)
REG2_REG_20__2enc = BUF(REG2_REG_20__2)

#Other Flip-flop Output logic for REG2_REG_21_
REG2_REG_21__1enc = BUF(REG2_REG_21__1)
REG2_REG_21__2enc = BUF(REG2_REG_21__2)

#Other Flip-flop Output logic for REG2_REG_22_
REG2_REG_22__1enc = BUF(REG2_REG_22__1)
REG2_REG_22__2enc = BUF(REG2_REG_22__2)

#Other Flip-flop Output logic for REG2_REG_23_
REG2_REG_23__1enc = BUF(REG2_REG_23__1)
REG2_REG_23__2enc = BUF(REG2_REG_23__2)

#Other Flip-flop Output logic for REG2_REG_24_
REG2_REG_24__1enc = BUF(REG2_REG_24__1)
REG2_REG_24__2enc = BUF(REG2_REG_24__2)

#Other Flip-flop Output logic for REG2_REG_25_
REG2_REG_25__1enc = BUF(REG2_REG_25__1)
REG2_REG_25__2enc = BUF(REG2_REG_25__2)

#Other Flip-flop Output logic for REG2_REG_26_
REG2_REG_26__1enc = BUF(REG2_REG_26__1)
REG2_REG_26__2enc = BUF(REG2_REG_26__2)

#Other Flip-flop Output logic for REG2_REG_27_
REG2_REG_27__1enc = BUF(REG2_REG_27__1)
REG2_REG_27__2enc = BUF(REG2_REG_27__2)

#Other Flip-flop Output logic for REG2_REG_28_
REG2_REG_28__1enc = BUF(REG2_REG_28__1)
REG2_REG_28__2enc = BUF(REG2_REG_28__2)

#Other Flip-flop Output logic for REG2_REG_29_
REG2_REG_29__1enc = BUF(REG2_REG_29__1)
REG2_REG_29__2enc = BUF(REG2_REG_29__2)

#Other Flip-flop Output logic for REG2_REG_30_
REG2_REG_30__1enc = BUF(REG2_REG_30__1)
REG2_REG_30__2enc = BUF(REG2_REG_30__2)

#Other Flip-flop Output logic for REG2_REG_31_
REG2_REG_31__1enc = BUF(REG2_REG_31__1)
REG2_REG_31__2enc = BUF(REG2_REG_31__2)

#Other Flip-flop Output logic for ADDR_REG_19_
ADDR_REG_19__1enc = BUF(ADDR_REG_19__1)
ADDR_REG_19__2enc = BUF(ADDR_REG_19__2)

#Other Flip-flop Output logic for ADDR_REG_18_
ADDR_REG_18__1enc = BUF(ADDR_REG_18__1)
ADDR_REG_18__2enc = BUF(ADDR_REG_18__2)

#Other Flip-flop Output logic for ADDR_REG_17_
ADDR_REG_17__1enc = BUF(ADDR_REG_17__1)
ADDR_REG_17__2enc = BUF(ADDR_REG_17__2)

#Other Flip-flop Output logic for ADDR_REG_16_
ADDR_REG_16__1enc = BUF(ADDR_REG_16__1)
ADDR_REG_16__2enc = BUF(ADDR_REG_16__2)

#Other Flip-flop Output logic for ADDR_REG_15_
ADDR_REG_15__1enc = BUF(ADDR_REG_15__1)
ADDR_REG_15__2enc = BUF(ADDR_REG_15__2)

#Other Flip-flop Output logic for ADDR_REG_14_
ADDR_REG_14__1enc = BUF(ADDR_REG_14__1)
ADDR_REG_14__2enc = BUF(ADDR_REG_14__2)

#Other Flip-flop Output logic for ADDR_REG_13_
ADDR_REG_13__1enc = BUF(ADDR_REG_13__1)
ADDR_REG_13__2enc = BUF(ADDR_REG_13__2)

#Other Flip-flop Output logic for ADDR_REG_12_
ADDR_REG_12__1enc = BUF(ADDR_REG_12__1)
ADDR_REG_12__2enc = BUF(ADDR_REG_12__2)

#Other Flip-flop Output logic for ADDR_REG_11_
ADDR_REG_11__1enc = BUF(ADDR_REG_11__1)
ADDR_REG_11__2enc = BUF(ADDR_REG_11__2)

#Other Flip-flop Output logic for ADDR_REG_10_
ADDR_REG_10__1enc = BUF(ADDR_REG_10__1)
ADDR_REG_10__2enc = BUF(ADDR_REG_10__2)

#Other Flip-flop Output logic for ADDR_REG_9_
ADDR_REG_9__1enc = BUF(ADDR_REG_9__1)
ADDR_REG_9__2enc = BUF(ADDR_REG_9__2)

#Other Flip-flop Output logic for ADDR_REG_8_
ADDR_REG_8__1enc = BUF(ADDR_REG_8__1)
ADDR_REG_8__2enc = BUF(ADDR_REG_8__2)

#Other Flip-flop Output logic for ADDR_REG_7_
ADDR_REG_7__1enc = BUF(ADDR_REG_7__1)
ADDR_REG_7__2enc = BUF(ADDR_REG_7__2)

#Other Flip-flop Output logic for ADDR_REG_6_
ADDR_REG_6__1enc = BUF(ADDR_REG_6__1)
ADDR_REG_6__2enc = BUF(ADDR_REG_6__2)

#Other Flip-flop Output logic for ADDR_REG_5_
ADDR_REG_5__1enc = BUF(ADDR_REG_5__1)
ADDR_REG_5__2enc = BUF(ADDR_REG_5__2)

#Other Flip-flop Output logic for ADDR_REG_4_
ADDR_REG_4__1enc = BUF(ADDR_REG_4__1)
ADDR_REG_4__2enc = BUF(ADDR_REG_4__2)

#Other Flip-flop Output logic for ADDR_REG_3_
ADDR_REG_3__1enc = BUF(ADDR_REG_3__1)
ADDR_REG_3__2enc = BUF(ADDR_REG_3__2)

#Other Flip-flop Output logic for ADDR_REG_2_
ADDR_REG_2__1enc = BUF(ADDR_REG_2__1)
ADDR_REG_2__2enc = BUF(ADDR_REG_2__2)

#Other Flip-flop Output logic for ADDR_REG_1_
ADDR_REG_1__1enc = BUF(ADDR_REG_1__1)
ADDR_REG_1__2enc = BUF(ADDR_REG_1__2)

#Other Flip-flop Output logic for ADDR_REG_0_
ADDR_REG_0__1enc = BUF(ADDR_REG_0__1)
ADDR_REG_0__2enc = BUF(ADDR_REG_0__2)

#Other Flip-flop Output logic for DATAO_REG_0_
DATAO_REG_0__1enc = BUF(DATAO_REG_0__1)
DATAO_REG_0__2enc = BUF(DATAO_REG_0__2)

#Other Flip-flop Output logic for DATAO_REG_1_
DATAO_REG_1__1enc = BUF(DATAO_REG_1__1)
DATAO_REG_1__2enc = BUF(DATAO_REG_1__2)

#Other Flip-flop Output logic for DATAO_REG_2_
DATAO_REG_2__1enc = BUF(DATAO_REG_2__1)
DATAO_REG_2__2enc = BUF(DATAO_REG_2__2)

#Other Flip-flop Output logic for DATAO_REG_3_
DATAO_REG_3__1enc = BUF(DATAO_REG_3__1)
DATAO_REG_3__2enc = BUF(DATAO_REG_3__2)

#Other Flip-flop Output logic for DATAO_REG_4_
DATAO_REG_4__1enc = BUF(DATAO_REG_4__1)
DATAO_REG_4__2enc = BUF(DATAO_REG_4__2)

#Other Flip-flop Output logic for DATAO_REG_5_
DATAO_REG_5__1enc = BUF(DATAO_REG_5__1)
DATAO_REG_5__2enc = BUF(DATAO_REG_5__2)

#Other Flip-flop Output logic for DATAO_REG_6_
DATAO_REG_6__1enc = BUF(DATAO_REG_6__1)
DATAO_REG_6__2enc = BUF(DATAO_REG_6__2)

#Other Flip-flop Output logic for DATAO_REG_7_
DATAO_REG_7__1enc = BUF(DATAO_REG_7__1)
DATAO_REG_7__2enc = BUF(DATAO_REG_7__2)

#Other Flip-flop Output logic for DATAO_REG_8_
DATAO_REG_8__1enc = BUF(DATAO_REG_8__1)
DATAO_REG_8__2enc = BUF(DATAO_REG_8__2)

#Other Flip-flop Output logic for DATAO_REG_9_
DATAO_REG_9__1enc = BUF(DATAO_REG_9__1)
DATAO_REG_9__2enc = BUF(DATAO_REG_9__2)

#Other Flip-flop Output logic for DATAO_REG_10_
DATAO_REG_10__1enc = BUF(DATAO_REG_10__1)
DATAO_REG_10__2enc = BUF(DATAO_REG_10__2)

#Other Flip-flop Output logic for DATAO_REG_11_
DATAO_REG_11__1enc = BUF(DATAO_REG_11__1)
DATAO_REG_11__2enc = BUF(DATAO_REG_11__2)

#Other Flip-flop Output logic for DATAO_REG_12_
DATAO_REG_12__1enc = BUF(DATAO_REG_12__1)
DATAO_REG_12__2enc = BUF(DATAO_REG_12__2)

#Other Flip-flop Output logic for DATAO_REG_13_
DATAO_REG_13__1enc = BUF(DATAO_REG_13__1)
DATAO_REG_13__2enc = BUF(DATAO_REG_13__2)

#Other Flip-flop Output logic for DATAO_REG_14_
DATAO_REG_14__1enc = BUF(DATAO_REG_14__1)
DATAO_REG_14__2enc = BUF(DATAO_REG_14__2)

#Other Flip-flop Output logic for DATAO_REG_15_
DATAO_REG_15__1enc = BUF(DATAO_REG_15__1)
DATAO_REG_15__2enc = BUF(DATAO_REG_15__2)

#Other Flip-flop Output logic for DATAO_REG_16_
DATAO_REG_16__1enc = BUF(DATAO_REG_16__1)
DATAO_REG_16__2enc = BUF(DATAO_REG_16__2)

#Other Flip-flop Output logic for DATAO_REG_17_
DATAO_REG_17__1enc = BUF(DATAO_REG_17__1)
DATAO_REG_17__2enc = BUF(DATAO_REG_17__2)

#Other Flip-flop Output logic for DATAO_REG_18_
DATAO_REG_18__1enc = BUF(DATAO_REG_18__1)
DATAO_REG_18__2enc = BUF(DATAO_REG_18__2)

#Other Flip-flop Output logic for DATAO_REG_19_
DATAO_REG_19__1enc = BUF(DATAO_REG_19__1)
DATAO_REG_19__2enc = BUF(DATAO_REG_19__2)

#Other Flip-flop Output logic for DATAO_REG_20_
DATAO_REG_20__1enc = BUF(DATAO_REG_20__1)
DATAO_REG_20__2enc = BUF(DATAO_REG_20__2)

#Other Flip-flop Output logic for DATAO_REG_21_
DATAO_REG_21__1enc = BUF(DATAO_REG_21__1)
DATAO_REG_21__2enc = BUF(DATAO_REG_21__2)

#Other Flip-flop Output logic for DATAO_REG_22_
DATAO_REG_22__1enc = BUF(DATAO_REG_22__1)
DATAO_REG_22__2enc = BUF(DATAO_REG_22__2)

#Other Flip-flop Output logic for DATAO_REG_23_
DATAO_REG_23__1enc = BUF(DATAO_REG_23__1)
DATAO_REG_23__2enc = BUF(DATAO_REG_23__2)

#Other Flip-flop Output logic for DATAO_REG_24_
DATAO_REG_24__1enc = BUF(DATAO_REG_24__1)
DATAO_REG_24__2enc = BUF(DATAO_REG_24__2)

#Other Flip-flop Output logic for DATAO_REG_25_
DATAO_REG_25__1enc = BUF(DATAO_REG_25__1)
DATAO_REG_25__2enc = BUF(DATAO_REG_25__2)

#Other Flip-flop Output logic for DATAO_REG_26_
DATAO_REG_26__1enc = BUF(DATAO_REG_26__1)
DATAO_REG_26__2enc = BUF(DATAO_REG_26__2)

#Other Flip-flop Output logic for DATAO_REG_27_
DATAO_REG_27__1enc = BUF(DATAO_REG_27__1)
DATAO_REG_27__2enc = BUF(DATAO_REG_27__2)

#Other Flip-flop Output logic for DATAO_REG_28_
DATAO_REG_28__1enc = BUF(DATAO_REG_28__1)
DATAO_REG_28__2enc = BUF(DATAO_REG_28__2)

#Other Flip-flop Output logic for DATAO_REG_29_
DATAO_REG_29__1enc = BUF(DATAO_REG_29__1)
DATAO_REG_29__2enc = BUF(DATAO_REG_29__2)

#Other Flip-flop Output logic for DATAO_REG_30_
DATAO_REG_30__1enc = BUF(DATAO_REG_30__1)
DATAO_REG_30__2enc = BUF(DATAO_REG_30__2)

#Other Flip-flop Output logic for DATAO_REG_31_
DATAO_REG_31__1enc = BUF(DATAO_REG_31__1)
DATAO_REG_31__2enc = BUF(DATAO_REG_31__2)

#Other Flip-flop Output logic for B_REG
B_REG_1enc = BUF(B_REG_1)
B_REG_2enc = BUF(B_REG_2)

#Other Flip-flop Output logic for REG3_REG_15_
REG3_REG_15__1enc = BUF(REG3_REG_15__1)
REG3_REG_15__2enc = BUF(REG3_REG_15__2)

#Other Flip-flop Output logic for REG3_REG_26_
REG3_REG_26__1enc = BUF(REG3_REG_26__1)
REG3_REG_26__2enc = BUF(REG3_REG_26__2)

#Other Flip-flop Output logic for REG3_REG_6_
REG3_REG_6__1enc = BUF(REG3_REG_6__1)
REG3_REG_6__2enc = BUF(REG3_REG_6__2)

#Other Flip-flop Output logic for REG3_REG_18_
REG3_REG_18__1enc = BUF(REG3_REG_18__1)
REG3_REG_18__2enc = BUF(REG3_REG_18__2)

#Other Flip-flop Output logic for REG3_REG_2_
REG3_REG_2__1enc = BUF(REG3_REG_2__1)
REG3_REG_2__2enc = BUF(REG3_REG_2__2)

#Other Flip-flop Output logic for REG3_REG_11_
REG3_REG_11__1enc = BUF(REG3_REG_11__1)
REG3_REG_11__2enc = BUF(REG3_REG_11__2)

#Other Flip-flop Output logic for REG3_REG_22_
REG3_REG_22__1enc = BUF(REG3_REG_22__1)
REG3_REG_22__2enc = BUF(REG3_REG_22__2)

#Other Flip-flop Output logic for REG3_REG_13_
REG3_REG_13__1enc = BUF(REG3_REG_13__1)
REG3_REG_13__2enc = BUF(REG3_REG_13__2)

#Other Flip-flop Output logic for REG3_REG_20_
REG3_REG_20__1enc = BUF(REG3_REG_20__1)
REG3_REG_20__2enc = BUF(REG3_REG_20__2)

#Other Flip-flop Output logic for REG3_REG_0_
REG3_REG_0__1enc = BUF(REG3_REG_0__1)
REG3_REG_0__2enc = BUF(REG3_REG_0__2)

#Other Flip-flop Output logic for REG3_REG_9_
REG3_REG_9__1enc = BUF(REG3_REG_9__1)
REG3_REG_9__2enc = BUF(REG3_REG_9__2)

#Other Flip-flop Output logic for REG3_REG_4_
REG3_REG_4__1enc = BUF(REG3_REG_4__1)
REG3_REG_4__2enc = BUF(REG3_REG_4__2)

#Other Flip-flop Output logic for REG3_REG_24_
REG3_REG_24__1enc = BUF(REG3_REG_24__1)
REG3_REG_24__2enc = BUF(REG3_REG_24__2)

#Other Flip-flop Output logic for REG3_REG_17_
REG3_REG_17__1enc = BUF(REG3_REG_17__1)
REG3_REG_17__2enc = BUF(REG3_REG_17__2)

#Other Flip-flop Output logic for REG3_REG_5_
REG3_REG_5__1enc = BUF(REG3_REG_5__1)
REG3_REG_5__2enc = BUF(REG3_REG_5__2)

#Other Flip-flop Output logic for REG3_REG_16_
REG3_REG_16__1enc = BUF(REG3_REG_16__1)
REG3_REG_16__2enc = BUF(REG3_REG_16__2)

#Other Flip-flop Output logic for REG3_REG_25_
REG3_REG_25__1enc = BUF(REG3_REG_25__1)
REG3_REG_25__2enc = BUF(REG3_REG_25__2)

#Other Flip-flop Output logic for REG3_REG_12_
REG3_REG_12__1enc = BUF(REG3_REG_12__1)
REG3_REG_12__2enc = BUF(REG3_REG_12__2)

#Other Flip-flop Output logic for REG3_REG_21_
REG3_REG_21__1enc = BUF(REG3_REG_21__1)
REG3_REG_21__2enc = BUF(REG3_REG_21__2)

#Other Flip-flop Output logic for REG3_REG_1_
REG3_REG_1__1enc = BUF(REG3_REG_1__1)
REG3_REG_1__2enc = BUF(REG3_REG_1__2)

#Other Flip-flop Output logic for REG3_REG_8_
REG3_REG_8__1enc = BUF(REG3_REG_8__1)
REG3_REG_8__2enc = BUF(REG3_REG_8__2)

#Other Flip-flop Output logic for REG3_REG_28_
REG3_REG_28__1enc = BUF(REG3_REG_28__1)
REG3_REG_28__2enc = BUF(REG3_REG_28__2)

#Other Flip-flop Output logic for REG3_REG_19_
REG3_REG_19__1enc = BUF(REG3_REG_19__1)
REG3_REG_19__2enc = BUF(REG3_REG_19__2)

#Other Flip-flop Output logic for REG3_REG_3_
REG3_REG_3__1enc = BUF(REG3_REG_3__1)
REG3_REG_3__2enc = BUF(REG3_REG_3__2)

#Other Flip-flop Output logic for REG3_REG_10_
REG3_REG_10__1enc = BUF(REG3_REG_10__1)
REG3_REG_10__2enc = BUF(REG3_REG_10__2)

#Other Flip-flop Output logic for REG3_REG_23_
REG3_REG_23__1enc = BUF(REG3_REG_23__1)
REG3_REG_23__2enc = BUF(REG3_REG_23__2)

#Other Flip-flop Output logic for REG3_REG_14_
REG3_REG_14__1enc = BUF(REG3_REG_14__1)
REG3_REG_14__2enc = BUF(REG3_REG_14__2)

#Other Flip-flop Output logic for REG3_REG_27_
REG3_REG_27__1enc = BUF(REG3_REG_27__1)
REG3_REG_27__2enc = BUF(REG3_REG_27__2)

#Other Flip-flop Output logic for REG3_REG_7_
REG3_REG_7__1enc = BUF(REG3_REG_7__1)
REG3_REG_7__2enc = BUF(REG3_REG_7__2)

#Other Flip-flop Output logic for STATE_REG
STATE_REG_1enc = BUF(STATE_REG_1)
STATE_REG_2enc = BUF(STATE_REG_2)

#Other Flip-flop Output logic for RD_REG
RD_REG_1enc = BUF(RD_REG_1)
RD_REG_2enc = BUF(RD_REG_2)

#Other Flip-flop Output logic for WR_REG
WR_REG_1enc = BUF(WR_REG_1)
WR_REG_2enc = BUF(WR_REG_2)
