// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "01/04/2017 14:04:03"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module sockit_test (
	FPGA_CLK1_50,
	FPGA_CLK2_50,
	FPGA_CLK3_50,
	KEY,
	SW,
	LED);
input 	reg FPGA_CLK1_50 ;
input 	reg FPGA_CLK2_50 ;
input 	reg FPGA_CLK3_50 ;
input 	reg [1:0] KEY ;
input 	reg [3:0] SW ;
output 	reg [7:0] LED ;

// Design Ports Information
// FPGA_CLK2_50	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_CLK3_50	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LED[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[1]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[2]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[3]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[4]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[5]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[7]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[3]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_CLK1_50	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \FPGA_CLK2_50~input_o ;
wire \FPGA_CLK3_50~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \FPGA_CLK1_50~input_o ;
wire \FPGA_CLK1_50~inputCLKENA0_outclk ;
wire \SW[3]~input_o ;
wire \b|pos~2_combout ;
wire \b|Add1~65_sumout ;
wire \b|Add1~34 ;
wire \b|Add1~37_sumout ;
wire \SW[0]~input_o ;
wire \b|count[20]~1_combout ;
wire \b|Add1~38 ;
wire \b|Add1~41_sumout ;
wire \b|Add1~42 ;
wire \b|Add1~45_sumout ;
wire \b|Add1~46 ;
wire \b|Add1~1_sumout ;
wire \b|Add1~2 ;
wire \b|Add1~5_sumout ;
wire \b|Add1~6 ;
wire \b|Add1~9_sumout ;
wire \b|Add1~10 ;
wire \b|Add1~13_sumout ;
wire \b|Add1~14 ;
wire \b|Add1~17_sumout ;
wire \b|Add1~18 ;
wire \b|Add1~21_sumout ;
wire \b|Equal0~0_combout ;
wire \b|Equal0~3_combout ;
wire \b|count~0_combout ;
wire \b|Add1~66 ;
wire \b|Add1~69_sumout ;
wire \b|Add1~70 ;
wire \b|Add1~73_sumout ;
wire \b|Add1~74 ;
wire \b|Add1~77_sumout ;
wire \b|Add1~78 ;
wire \b|Add1~81_sumout ;
wire \b|Add1~82 ;
wire \b|Add1~85_sumout ;
wire \b|Add1~86 ;
wire \b|Add1~89_sumout ;
wire \b|Add1~90 ;
wire \b|Add1~93_sumout ;
wire \b|Add1~94 ;
wire \b|Add1~25_sumout ;
wire \b|Add1~26 ;
wire \b|Add1~29_sumout ;
wire \b|Add1~30 ;
wire \b|Add1~33_sumout ;
wire \b|Equal0~1_combout ;
wire \b|Equal0~4_combout ;
wire \KEY[1]~input_o ;
wire \os|cur_value[1]~feeder_combout ;
wire \dc|delay_intern[1]~2_combout ;
wire \dc|Add1~0_combout ;
wire \dc|delay_intern~4_combout ;
wire \KEY[0]~input_o ;
wire \dc|delay_intern~0_combout ;
wire \dc|delay_intern[2]~3_combout ;
wire \dc|always0~0_combout ;
wire \dc|delay_intern[0]~1_combout ;
wire \b|Add1~22 ;
wire \b|Add1~49_sumout ;
wire \b|count~2_combout ;
wire \b|Add1~50 ;
wire \b|Add1~53_sumout ;
wire \b|count~3_combout ;
wire \b|Add1~54 ;
wire \b|Add1~57_sumout ;
wire \b|count~4_combout ;
wire \b|Add1~58 ;
wire \b|Add1~61_sumout ;
wire \b|count~5_combout ;
wire \b|Equal0~2_combout ;
wire \b|pos[3]~1_combout ;
wire \b|pos~0_combout ;
wire \b|pos~3_combout ;
wire \b|pos~4_combout ;
wire \b|Decoder0~0_combout ;
wire \b|led[1]~0_combout ;
wire \b|led[2]~1_combout ;
wire \b|Decoder1~0_combout ;
wire \b|led[4]~2_combout ;
wire \b|led[5]~3_combout ;
wire \b|led[6]~4_combout ;
wire \b|Decoder0~1_combout ;
wire [1:0] \os|last_value ;
wire [3:0] \dc|delay_intern ;
wire [23:0] \b|count ;
wire [3:0] \b|pos ;
wire [1:0] \os|cur_value ;


// Location: IOOBUF_X68_Y12_N22
cyclonev_io_obuf \LED[0]~output (
	.i(\b|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N39
cyclonev_io_obuf \LED[1]~output (
	.i(\b|led[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N5
cyclonev_io_obuf \LED[2]~output (
	.i(\b|led[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N22
cyclonev_io_obuf \LED[3]~output (
	.i(\b|Decoder1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N79
cyclonev_io_obuf \LED[4]~output (
	.i(\b|led[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N96
cyclonev_io_obuf \LED[5]~output (
	.i(\b|led[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N5
cyclonev_io_obuf \LED[6]~output (
	.i(\b|led[6]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N56
cyclonev_io_obuf \LED[7]~output (
	.i(\b|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
cyclonev_io_ibuf \FPGA_CLK1_50~input (
	.i(FPGA_CLK1_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK1_50~input_o ));
// synopsys translate_off
defparam \FPGA_CLK1_50~input .bus_hold = "false";
defparam \FPGA_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \FPGA_CLK1_50~inputCLKENA0 (
	.inclk(\FPGA_CLK1_50~input_o ),
	.ena(vcc),
	.outclk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \FPGA_CLK1_50~inputCLKENA0 .clock_type = "global clock";
defparam \FPGA_CLK1_50~inputCLKENA0 .disable_mode = "low";
defparam \FPGA_CLK1_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \FPGA_CLK1_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \FPGA_CLK1_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N33
cyclonev_lcell_comb \b|pos~2 (
// Equation(s):
// \b|pos~2_combout  = ( !\b|pos [0] & ( !\SW[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\b|pos [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|pos~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|pos~2 .extended_lut = "off";
defparam \b|pos~2 .lut_mask = 64'hF0F00000F0F00000;
defparam \b|pos~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \b|Add1~65 (
// Equation(s):
// \b|Add1~65_sumout  = SUM(( \b|count [0] ) + ( VCC ) + ( !VCC ))
// \b|Add1~66  = CARRY(( \b|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\b|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~65_sumout ),
	.cout(\b|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~65 .extended_lut = "off";
defparam \b|Add1~65 .lut_mask = 64'h0000000000003333;
defparam \b|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \b|Add1~33 (
// Equation(s):
// \b|Add1~33_sumout  = SUM(( \b|count [10] ) + ( VCC ) + ( \b|Add1~30  ))
// \b|Add1~34  = CARRY(( \b|count [10] ) + ( VCC ) + ( \b|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~33_sumout ),
	.cout(\b|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~33 .extended_lut = "off";
defparam \b|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \b|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N3
cyclonev_lcell_comb \b|Add1~37 (
// Equation(s):
// \b|Add1~37_sumout  = SUM(( \b|count [11] ) + ( VCC ) + ( \b|Add1~34  ))
// \b|Add1~38  = CARRY(( \b|count [11] ) + ( VCC ) + ( \b|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~37_sumout ),
	.cout(\b|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~37 .extended_lut = "off";
defparam \b|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \b|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N1
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N42
cyclonev_lcell_comb \b|count[20]~1 (
// Equation(s):
// \b|count[20]~1_combout  = ( \SW[3]~input_o  ) # ( !\SW[3]~input_o  & ( !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|count[20]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|count[20]~1 .extended_lut = "off";
defparam \b|count[20]~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \b|count[20]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \b|count[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[11] .is_wysiwyg = "true";
defparam \b|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \b|Add1~41 (
// Equation(s):
// \b|Add1~41_sumout  = SUM(( \b|count [12] ) + ( VCC ) + ( \b|Add1~38  ))
// \b|Add1~42  = CARRY(( \b|count [12] ) + ( VCC ) + ( \b|Add1~38  ))

	.dataa(gnd),
	.datab(!\b|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~41_sumout ),
	.cout(\b|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~41 .extended_lut = "off";
defparam \b|Add1~41 .lut_mask = 64'h0000000000003333;
defparam \b|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N8
dffeas \b|count[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[12] .is_wysiwyg = "true";
defparam \b|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N9
cyclonev_lcell_comb \b|Add1~45 (
// Equation(s):
// \b|Add1~45_sumout  = SUM(( \b|count [13] ) + ( VCC ) + ( \b|Add1~42  ))
// \b|Add1~46  = CARRY(( \b|count [13] ) + ( VCC ) + ( \b|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~45_sumout ),
	.cout(\b|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~45 .extended_lut = "off";
defparam \b|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \b|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \b|count[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[13] .is_wysiwyg = "true";
defparam \b|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N12
cyclonev_lcell_comb \b|Add1~1 (
// Equation(s):
// \b|Add1~1_sumout  = SUM(( \b|count [14] ) + ( VCC ) + ( \b|Add1~46  ))
// \b|Add1~2  = CARRY(( \b|count [14] ) + ( VCC ) + ( \b|Add1~46  ))

	.dataa(gnd),
	.datab(!\b|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~1_sumout ),
	.cout(\b|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~1 .extended_lut = "off";
defparam \b|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \b|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N14
dffeas \b|count[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[14] .is_wysiwyg = "true";
defparam \b|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N15
cyclonev_lcell_comb \b|Add1~5 (
// Equation(s):
// \b|Add1~5_sumout  = SUM(( \b|count [15] ) + ( VCC ) + ( \b|Add1~2  ))
// \b|Add1~6  = CARRY(( \b|count [15] ) + ( VCC ) + ( \b|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~5_sumout ),
	.cout(\b|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~5 .extended_lut = "off";
defparam \b|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \b|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \b|count[15] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[15] .is_wysiwyg = "true";
defparam \b|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \b|Add1~9 (
// Equation(s):
// \b|Add1~9_sumout  = SUM(( \b|count [16] ) + ( VCC ) + ( \b|Add1~6  ))
// \b|Add1~10  = CARRY(( \b|count [16] ) + ( VCC ) + ( \b|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~9_sumout ),
	.cout(\b|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~9 .extended_lut = "off";
defparam \b|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \b|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N20
dffeas \b|count[16] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[16] .is_wysiwyg = "true";
defparam \b|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \b|Add1~13 (
// Equation(s):
// \b|Add1~13_sumout  = SUM(( \b|count [17] ) + ( VCC ) + ( \b|Add1~10  ))
// \b|Add1~14  = CARRY(( \b|count [17] ) + ( VCC ) + ( \b|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|count [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~13_sumout ),
	.cout(\b|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~13 .extended_lut = "off";
defparam \b|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \b|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \b|count[17] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[17] .is_wysiwyg = "true";
defparam \b|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \b|Add1~17 (
// Equation(s):
// \b|Add1~17_sumout  = SUM(( \b|count [18] ) + ( VCC ) + ( \b|Add1~14  ))
// \b|Add1~18  = CARRY(( \b|count [18] ) + ( VCC ) + ( \b|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~17_sumout ),
	.cout(\b|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~17 .extended_lut = "off";
defparam \b|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \b|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N26
dffeas \b|count[18] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[18] .is_wysiwyg = "true";
defparam \b|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N27
cyclonev_lcell_comb \b|Add1~21 (
// Equation(s):
// \b|Add1~21_sumout  = SUM(( \b|count [19] ) + ( VCC ) + ( \b|Add1~18  ))
// \b|Add1~22  = CARRY(( \b|count [19] ) + ( VCC ) + ( \b|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|count [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~21_sumout ),
	.cout(\b|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~21 .extended_lut = "off";
defparam \b|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \b|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \b|count[19] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[19] .is_wysiwyg = "true";
defparam \b|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \b|Equal0~0 (
// Equation(s):
// \b|Equal0~0_combout  = ( !\b|count [17] & ( !\b|count [18] & ( (!\b|count [16] & (!\b|count [15] & (!\b|count [19] & !\b|count [14]))) ) ) )

	.dataa(!\b|count [16]),
	.datab(!\b|count [15]),
	.datac(!\b|count [19]),
	.datad(!\b|count [14]),
	.datae(!\b|count [17]),
	.dataf(!\b|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Equal0~0 .extended_lut = "off";
defparam \b|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \b|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \b|Equal0~3 (
// Equation(s):
// \b|Equal0~3_combout  = ( !\b|count [2] & ( !\b|count [6] & ( (!\b|count [7] & (!\b|count [5] & (!\b|count [4] & !\b|count [3]))) ) ) )

	.dataa(!\b|count [7]),
	.datab(!\b|count [5]),
	.datac(!\b|count [4]),
	.datad(!\b|count [3]),
	.datae(!\b|count [2]),
	.dataf(!\b|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Equal0~3 .extended_lut = "off";
defparam \b|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \b|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \b|count~0 (
// Equation(s):
// \b|count~0_combout  = ( \b|Equal0~3_combout  & ( ((\b|Equal0~2_combout  & (\b|Equal0~1_combout  & \b|Equal0~0_combout ))) # (\SW[3]~input_o ) ) ) # ( !\b|Equal0~3_combout  & ( \SW[3]~input_o  ) )

	.dataa(!\b|Equal0~2_combout ),
	.datab(!\b|Equal0~1_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\b|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\b|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|count~0 .extended_lut = "off";
defparam \b|count~0 .lut_mask = 64'h0F0F0F0F0F1F0F1F;
defparam \b|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N32
dffeas \b|count[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[0] .is_wysiwyg = "true";
defparam \b|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N33
cyclonev_lcell_comb \b|Add1~69 (
// Equation(s):
// \b|Add1~69_sumout  = SUM(( \b|count [1] ) + ( VCC ) + ( \b|Add1~66  ))
// \b|Add1~70  = CARRY(( \b|count [1] ) + ( VCC ) + ( \b|Add1~66  ))

	.dataa(!\b|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~69_sumout ),
	.cout(\b|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~69 .extended_lut = "off";
defparam \b|Add1~69 .lut_mask = 64'h0000000000005555;
defparam \b|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N35
dffeas \b|count[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[1] .is_wysiwyg = "true";
defparam \b|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \b|Add1~73 (
// Equation(s):
// \b|Add1~73_sumout  = SUM(( \b|count [2] ) + ( VCC ) + ( \b|Add1~70  ))
// \b|Add1~74  = CARRY(( \b|count [2] ) + ( VCC ) + ( \b|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~73_sumout ),
	.cout(\b|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~73 .extended_lut = "off";
defparam \b|Add1~73 .lut_mask = 64'h00000000000000FF;
defparam \b|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N38
dffeas \b|count[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[2] .is_wysiwyg = "true";
defparam \b|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N39
cyclonev_lcell_comb \b|Add1~77 (
// Equation(s):
// \b|Add1~77_sumout  = SUM(( \b|count [3] ) + ( VCC ) + ( \b|Add1~74  ))
// \b|Add1~78  = CARRY(( \b|count [3] ) + ( VCC ) + ( \b|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~77_sumout ),
	.cout(\b|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~77 .extended_lut = "off";
defparam \b|Add1~77 .lut_mask = 64'h0000000000000F0F;
defparam \b|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N41
dffeas \b|count[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[3] .is_wysiwyg = "true";
defparam \b|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \b|Add1~81 (
// Equation(s):
// \b|Add1~81_sumout  = SUM(( \b|count [4] ) + ( VCC ) + ( \b|Add1~78  ))
// \b|Add1~82  = CARRY(( \b|count [4] ) + ( VCC ) + ( \b|Add1~78  ))

	.dataa(gnd),
	.datab(!\b|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~81_sumout ),
	.cout(\b|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~81 .extended_lut = "off";
defparam \b|Add1~81 .lut_mask = 64'h0000000000003333;
defparam \b|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N44
dffeas \b|count[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[4] .is_wysiwyg = "true";
defparam \b|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N45
cyclonev_lcell_comb \b|Add1~85 (
// Equation(s):
// \b|Add1~85_sumout  = SUM(( \b|count [5] ) + ( VCC ) + ( \b|Add1~82  ))
// \b|Add1~86  = CARRY(( \b|count [5] ) + ( VCC ) + ( \b|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~85_sumout ),
	.cout(\b|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~85 .extended_lut = "off";
defparam \b|Add1~85 .lut_mask = 64'h00000000000000FF;
defparam \b|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N47
dffeas \b|count[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[5] .is_wysiwyg = "true";
defparam \b|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \b|Add1~89 (
// Equation(s):
// \b|Add1~89_sumout  = SUM(( \b|count [6] ) + ( VCC ) + ( \b|Add1~86  ))
// \b|Add1~90  = CARRY(( \b|count [6] ) + ( VCC ) + ( \b|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~89_sumout ),
	.cout(\b|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~89 .extended_lut = "off";
defparam \b|Add1~89 .lut_mask = 64'h0000000000000F0F;
defparam \b|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N50
dffeas \b|count[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[6] .is_wysiwyg = "true";
defparam \b|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N51
cyclonev_lcell_comb \b|Add1~93 (
// Equation(s):
// \b|Add1~93_sumout  = SUM(( \b|count [7] ) + ( VCC ) + ( \b|Add1~90  ))
// \b|Add1~94  = CARRY(( \b|count [7] ) + ( VCC ) + ( \b|Add1~90  ))

	.dataa(!\b|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~93_sumout ),
	.cout(\b|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~93 .extended_lut = "off";
defparam \b|Add1~93 .lut_mask = 64'h0000000000005555;
defparam \b|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N53
dffeas \b|count[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[7] .is_wysiwyg = "true";
defparam \b|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \b|Add1~25 (
// Equation(s):
// \b|Add1~25_sumout  = SUM(( \b|count [8] ) + ( VCC ) + ( \b|Add1~94  ))
// \b|Add1~26  = CARRY(( \b|count [8] ) + ( VCC ) + ( \b|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~25_sumout ),
	.cout(\b|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~25 .extended_lut = "off";
defparam \b|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \b|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N56
dffeas \b|count[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[8] .is_wysiwyg = "true";
defparam \b|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N57
cyclonev_lcell_comb \b|Add1~29 (
// Equation(s):
// \b|Add1~29_sumout  = SUM(( \b|count [9] ) + ( VCC ) + ( \b|Add1~26  ))
// \b|Add1~30  = CARRY(( \b|count [9] ) + ( VCC ) + ( \b|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~29_sumout ),
	.cout(\b|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~29 .extended_lut = "off";
defparam \b|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \b|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N59
dffeas \b|count[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[9] .is_wysiwyg = "true";
defparam \b|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \b|count[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|count~0_combout ),
	.sload(vcc),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[10] .is_wysiwyg = "true";
defparam \b|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \b|Equal0~1 (
// Equation(s):
// \b|Equal0~1_combout  = ( !\b|count [8] & ( !\b|count [12] & ( (!\b|count [10] & (!\b|count [9] & (!\b|count [11] & !\b|count [13]))) ) ) )

	.dataa(!\b|count [10]),
	.datab(!\b|count [9]),
	.datac(!\b|count [11]),
	.datad(!\b|count [13]),
	.datae(!\b|count [8]),
	.dataf(!\b|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Equal0~1 .extended_lut = "off";
defparam \b|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \b|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \b|Equal0~4 (
// Equation(s):
// \b|Equal0~4_combout  = ( \b|Equal0~3_combout  & ( (\b|Equal0~2_combout  & (\b|Equal0~1_combout  & \b|Equal0~0_combout )) ) )

	.dataa(!\b|Equal0~2_combout ),
	.datab(!\b|Equal0~1_combout ),
	.datac(!\b|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Equal0~4 .extended_lut = "off";
defparam \b|Equal0~4 .lut_mask = 64'h0000000001010101;
defparam \b|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N3
cyclonev_lcell_comb \os|cur_value[1]~feeder (
// Equation(s):
// \os|cur_value[1]~feeder_combout  = ( \KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\os|cur_value[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \os|cur_value[1]~feeder .extended_lut = "off";
defparam \os|cur_value[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \os|cur_value[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \os|cur_value[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\os|cur_value[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\os|cur_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \os|cur_value[1] .is_wysiwyg = "true";
defparam \os|cur_value[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N32
dffeas \os|last_value[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\os|cur_value [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\os|last_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \os|last_value[1] .is_wysiwyg = "true";
defparam \os|last_value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N42
cyclonev_lcell_comb \dc|delay_intern[1]~2 (
// Equation(s):
// \dc|delay_intern[1]~2_combout  = ( \dc|delay_intern [0] & ( (!\SW[3]~input_o  & (!\dc|delay_intern [1] $ (((!\dc|delay_intern~0_combout ) # (\dc|always0~0_combout ))))) ) ) # ( !\dc|delay_intern [0] & ( (!\SW[3]~input_o  & (!\dc|always0~0_combout  $ 
// (!\dc|delay_intern [1]))) ) )

	.dataa(!\dc|delay_intern~0_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\dc|always0~0_combout ),
	.datad(!\dc|delay_intern [1]),
	.datae(gnd),
	.dataf(!\dc|delay_intern [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dc|delay_intern[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dc|delay_intern[1]~2 .extended_lut = "off";
defparam \dc|delay_intern[1]~2 .lut_mask = 64'h0CC00CC0408C408C;
defparam \dc|delay_intern[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N44
dffeas \dc|delay_intern[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\dc|delay_intern[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dc|delay_intern [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dc|delay_intern[1] .is_wysiwyg = "true";
defparam \dc|delay_intern[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N30
cyclonev_lcell_comb \dc|Add1~0 (
// Equation(s):
// \dc|Add1~0_combout  = ( \os|cur_value [1] & ( \dc|delay_intern [1] & ( !\dc|delay_intern [3] $ (((\dc|delay_intern [2] & \dc|delay_intern [0]))) ) ) ) # ( !\os|cur_value [1] & ( \dc|delay_intern [1] & ( !\dc|delay_intern [3] $ (((\dc|delay_intern [2] & 
// (!\os|last_value [1] & \dc|delay_intern [0])))) ) ) ) # ( \os|cur_value [1] & ( !\dc|delay_intern [1] & ( !\dc|delay_intern [3] ) ) ) # ( !\os|cur_value [1] & ( !\dc|delay_intern [1] & ( !\dc|delay_intern [3] $ (((!\dc|delay_intern [2] & (\os|last_value 
// [1] & !\dc|delay_intern [0])))) ) ) )

	.dataa(!\dc|delay_intern [2]),
	.datab(!\os|last_value [1]),
	.datac(!\dc|delay_intern [0]),
	.datad(!\dc|delay_intern [3]),
	.datae(!\os|cur_value [1]),
	.dataf(!\dc|delay_intern [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dc|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dc|Add1~0 .extended_lut = "off";
defparam \dc|Add1~0 .lut_mask = 64'hDF20FF00FB04FA05;
defparam \dc|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N45
cyclonev_lcell_comb \dc|delay_intern~4 (
// Equation(s):
// \dc|delay_intern~4_combout  = ( \dc|always0~0_combout  & ( (!\SW[3]~input_o  & !\dc|Add1~0_combout ) ) ) # ( !\dc|always0~0_combout  & ( (!\SW[3]~input_o  & ((!\dc|delay_intern~0_combout  & ((\dc|delay_intern [3]))) # (\dc|delay_intern~0_combout  & 
// (!\dc|Add1~0_combout )))) ) )

	.dataa(!\dc|delay_intern~0_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\dc|Add1~0_combout ),
	.datad(!\dc|delay_intern [3]),
	.datae(gnd),
	.dataf(!\dc|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dc|delay_intern~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dc|delay_intern~4 .extended_lut = "off";
defparam \dc|delay_intern~4 .lut_mask = 64'h40C840C8C0C0C0C0;
defparam \dc|delay_intern~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N47
dffeas \dc|delay_intern[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\dc|delay_intern~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dc|delay_intern [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dc|delay_intern[3] .is_wysiwyg = "true";
defparam \dc|delay_intern[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y15_N50
dffeas \os|cur_value[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\os|cur_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \os|cur_value[0] .is_wysiwyg = "true";
defparam \os|cur_value[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N52
dffeas \os|last_value[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\os|cur_value [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\os|last_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \os|last_value[0] .is_wysiwyg = "true";
defparam \os|last_value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N51
cyclonev_lcell_comb \dc|delay_intern~0 (
// Equation(s):
// \dc|delay_intern~0_combout  = ( \os|last_value [0] & ( \dc|delay_intern [1] & ( (!\os|cur_value [0] & ((!\dc|delay_intern [2]) # ((!\dc|delay_intern [0]) # (\dc|delay_intern [3])))) ) ) ) # ( \os|last_value [0] & ( !\dc|delay_intern [1] & ( !\os|cur_value 
// [0] ) ) )

	.dataa(!\dc|delay_intern [2]),
	.datab(!\dc|delay_intern [3]),
	.datac(!\dc|delay_intern [0]),
	.datad(!\os|cur_value [0]),
	.datae(!\os|last_value [0]),
	.dataf(!\dc|delay_intern [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dc|delay_intern~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dc|delay_intern~0 .extended_lut = "off";
defparam \dc|delay_intern~0 .lut_mask = 64'h0000FF000000FB00;
defparam \dc|delay_intern~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N24
cyclonev_lcell_comb \dc|delay_intern[2]~3 (
// Equation(s):
// \dc|delay_intern[2]~3_combout  = ( \dc|delay_intern [2] & ( \dc|delay_intern [0] & ( (!\SW[3]~input_o  & ((!\dc|delay_intern~0_combout ) # ((!\dc|delay_intern [1]) # (\dc|always0~0_combout )))) ) ) ) # ( !\dc|delay_intern [2] & ( \dc|delay_intern [0] & ( 
// (\dc|delay_intern~0_combout  & (!\SW[3]~input_o  & (!\dc|always0~0_combout  & \dc|delay_intern [1]))) ) ) ) # ( \dc|delay_intern [2] & ( !\dc|delay_intern [0] & ( (!\SW[3]~input_o  & ((!\dc|always0~0_combout ) # (\dc|delay_intern [1]))) ) ) ) # ( 
// !\dc|delay_intern [2] & ( !\dc|delay_intern [0] & ( (!\SW[3]~input_o  & (\dc|always0~0_combout  & !\dc|delay_intern [1])) ) ) )

	.dataa(!\dc|delay_intern~0_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\dc|always0~0_combout ),
	.datad(!\dc|delay_intern [1]),
	.datae(!\dc|delay_intern [2]),
	.dataf(!\dc|delay_intern [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dc|delay_intern[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dc|delay_intern[2]~3 .extended_lut = "off";
defparam \dc|delay_intern[2]~3 .lut_mask = 64'h0C00C0CC0040CC8C;
defparam \dc|delay_intern[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N26
dffeas \dc|delay_intern[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\dc|delay_intern[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dc|delay_intern [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dc|delay_intern[2] .is_wysiwyg = "true";
defparam \dc|delay_intern[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N57
cyclonev_lcell_comb \dc|always0~0 (
// Equation(s):
// \dc|always0~0_combout  = ( \dc|delay_intern [3] & ( \dc|delay_intern [0] & ( (\os|last_value [1] & (!\os|cur_value [1] & ((\dc|delay_intern [1]) # (\dc|delay_intern [2])))) ) ) ) # ( !\dc|delay_intern [3] & ( \dc|delay_intern [0] & ( (\os|last_value [1] & 
// !\os|cur_value [1]) ) ) ) # ( \dc|delay_intern [3] & ( !\dc|delay_intern [0] & ( (\os|last_value [1] & !\os|cur_value [1]) ) ) ) # ( !\dc|delay_intern [3] & ( !\dc|delay_intern [0] & ( (\os|last_value [1] & !\os|cur_value [1]) ) ) )

	.dataa(!\dc|delay_intern [2]),
	.datab(!\dc|delay_intern [1]),
	.datac(!\os|last_value [1]),
	.datad(!\os|cur_value [1]),
	.datae(!\dc|delay_intern [3]),
	.dataf(!\dc|delay_intern [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dc|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dc|always0~0 .extended_lut = "off";
defparam \dc|always0~0 .lut_mask = 64'h0F000F000F000700;
defparam \dc|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N39
cyclonev_lcell_comb \dc|delay_intern[0]~1 (
// Equation(s):
// \dc|delay_intern[0]~1_combout  = ( !\dc|delay_intern [0] & ( \dc|delay_intern~0_combout  & ( !\SW[3]~input_o  ) ) ) # ( \dc|delay_intern [0] & ( !\dc|delay_intern~0_combout  & ( (!\SW[3]~input_o  & !\dc|always0~0_combout ) ) ) ) # ( !\dc|delay_intern [0] 
// & ( !\dc|delay_intern~0_combout  & ( (!\SW[3]~input_o  & \dc|always0~0_combout ) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\dc|always0~0_combout ),
	.datad(gnd),
	.datae(!\dc|delay_intern [0]),
	.dataf(!\dc|delay_intern~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dc|delay_intern[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dc|delay_intern[0]~1 .extended_lut = "off";
defparam \dc|delay_intern[0]~1 .lut_mask = 64'h0A0AA0A0AAAA0000;
defparam \dc|delay_intern[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N41
dffeas \dc|delay_intern[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\dc|delay_intern[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dc|delay_intern [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dc|delay_intern[0] .is_wysiwyg = "true";
defparam \dc|delay_intern[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \b|Add1~49 (
// Equation(s):
// \b|Add1~49_sumout  = SUM(( \b|count [20] ) + ( VCC ) + ( \b|Add1~22  ))
// \b|Add1~50  = CARRY(( \b|count [20] ) + ( VCC ) + ( \b|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b|count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~49_sumout ),
	.cout(\b|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~49 .extended_lut = "off";
defparam \b|Add1~49 .lut_mask = 64'h0000000000000F0F;
defparam \b|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N51
cyclonev_lcell_comb \b|count~2 (
// Equation(s):
// \b|count~2_combout  = ( \b|Add1~49_sumout  & ( (!\SW[3]~input_o  & ((!\b|Equal0~4_combout ) # (\dc|delay_intern [0]))) ) ) # ( !\b|Add1~49_sumout  & ( (\b|Equal0~4_combout  & (!\SW[3]~input_o  & \dc|delay_intern [0])) ) )

	.dataa(!\b|Equal0~4_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\dc|delay_intern [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|count~2 .extended_lut = "off";
defparam \b|count~2 .lut_mask = 64'h040404048C8C8C8C;
defparam \b|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N53
dffeas \b|count[20] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[20] .is_wysiwyg = "true";
defparam \b|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \b|Add1~53 (
// Equation(s):
// \b|Add1~53_sumout  = SUM(( \b|count [21] ) + ( VCC ) + ( \b|Add1~50  ))
// \b|Add1~54  = CARRY(( \b|count [21] ) + ( VCC ) + ( \b|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|count [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~53_sumout ),
	.cout(\b|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~53 .extended_lut = "off";
defparam \b|Add1~53 .lut_mask = 64'h00000000000000FF;
defparam \b|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \b|count~3 (
// Equation(s):
// \b|count~3_combout  = ( \b|Add1~53_sumout  & ( (!\SW[3]~input_o  & ((!\b|Equal0~4_combout ) # (\dc|delay_intern [1]))) ) ) # ( !\b|Add1~53_sumout  & ( (\b|Equal0~4_combout  & (!\SW[3]~input_o  & \dc|delay_intern [1])) ) )

	.dataa(!\b|Equal0~4_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\dc|delay_intern [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|count~3 .extended_lut = "off";
defparam \b|count~3 .lut_mask = 64'h040404048C8C8C8C;
defparam \b|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N56
dffeas \b|count[21] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[21] .is_wysiwyg = "true";
defparam \b|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \b|Add1~57 (
// Equation(s):
// \b|Add1~57_sumout  = SUM(( \b|count [22] ) + ( VCC ) + ( \b|Add1~54  ))
// \b|Add1~58  = CARRY(( \b|count [22] ) + ( VCC ) + ( \b|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b|count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~57_sumout ),
	.cout(\b|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~57 .extended_lut = "off";
defparam \b|Add1~57 .lut_mask = 64'h0000000000000F0F;
defparam \b|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \b|count~4 (
// Equation(s):
// \b|count~4_combout  = ( \b|Add1~57_sumout  & ( (!\SW[3]~input_o  & ((!\b|Equal0~4_combout ) # (\dc|delay_intern [2]))) ) ) # ( !\b|Add1~57_sumout  & ( (\b|Equal0~4_combout  & (!\SW[3]~input_o  & \dc|delay_intern [2])) ) )

	.dataa(!\b|Equal0~4_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\dc|delay_intern [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|count~4 .extended_lut = "off";
defparam \b|count~4 .lut_mask = 64'h040404048C8C8C8C;
defparam \b|count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N50
dffeas \b|count[22] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[22] .is_wysiwyg = "true";
defparam \b|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N39
cyclonev_lcell_comb \b|Add1~61 (
// Equation(s):
// \b|Add1~61_sumout  = SUM(( \b|count [23] ) + ( VCC ) + ( \b|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Add1~61 .extended_lut = "off";
defparam \b|Add1~61 .lut_mask = 64'h0000000000000F0F;
defparam \b|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N57
cyclonev_lcell_comb \b|count~5 (
// Equation(s):
// \b|count~5_combout  = ( \b|Add1~61_sumout  & ( (!\SW[3]~input_o  & ((!\b|Equal0~4_combout ) # (!\dc|delay_intern [3]))) ) ) # ( !\b|Add1~61_sumout  & ( (\b|Equal0~4_combout  & (!\SW[3]~input_o  & !\dc|delay_intern [3])) ) )

	.dataa(!\b|Equal0~4_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\dc|delay_intern [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|count~5 .extended_lut = "off";
defparam \b|count~5 .lut_mask = 64'h40404040C8C8C8C8;
defparam \b|count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N59
dffeas \b|count[23] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\b|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b|count[20]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \b|count[23] .is_wysiwyg = "true";
defparam \b|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \b|Equal0~2 (
// Equation(s):
// \b|Equal0~2_combout  = ( !\b|count [23] & ( !\b|count [22] & ( (!\b|count [20] & (!\b|count [0] & (!\b|count [21] & !\b|count [1]))) ) ) )

	.dataa(!\b|count [20]),
	.datab(!\b|count [0]),
	.datac(!\b|count [21]),
	.datad(!\b|count [1]),
	.datae(!\b|count [23]),
	.dataf(!\b|count [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Equal0~2 .extended_lut = "off";
defparam \b|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \b|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \b|pos[3]~1 (
// Equation(s):
// \b|pos[3]~1_combout  = ( \SW[3]~input_o  & ( \b|Equal0~1_combout  ) ) # ( !\SW[3]~input_o  & ( \b|Equal0~1_combout  & ( (\b|Equal0~2_combout  & (!\SW[0]~input_o  & (\b|Equal0~3_combout  & \b|Equal0~0_combout ))) ) ) ) # ( \SW[3]~input_o  & ( 
// !\b|Equal0~1_combout  ) )

	.dataa(!\b|Equal0~2_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\b|Equal0~3_combout ),
	.datad(!\b|Equal0~0_combout ),
	.datae(!\SW[3]~input_o ),
	.dataf(!\b|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|pos[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|pos[3]~1 .extended_lut = "off";
defparam \b|pos[3]~1 .lut_mask = 64'h0000FFFF0004FFFF;
defparam \b|pos[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \b|pos[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b|pos~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b|pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b|pos[0] .is_wysiwyg = "true";
defparam \b|pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N24
cyclonev_lcell_comb \b|pos~0 (
// Equation(s):
// \b|pos~0_combout  = ( \b|pos [2] & ( \b|pos [1] & ( (!\SW[3]~input_o  & !\b|pos [0]) ) ) ) # ( !\b|pos [2] & ( \b|pos [1] & ( (!\SW[3]~input_o  & !\b|pos [0]) ) ) ) # ( \b|pos [2] & ( !\b|pos [1] & ( (!\SW[3]~input_o  & (\b|pos [0] & !\b|pos [3])) ) ) ) # 
// ( !\b|pos [2] & ( !\b|pos [1] & ( (!\SW[3]~input_o  & \b|pos [0]) ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\b|pos [0]),
	.datad(!\b|pos [3]),
	.datae(!\b|pos [2]),
	.dataf(!\b|pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|pos~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|pos~0 .extended_lut = "off";
defparam \b|pos~0 .lut_mask = 64'h0C0C0C00C0C0C0C0;
defparam \b|pos~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N20
dffeas \b|pos[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b|pos~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b|pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b|pos[1] .is_wysiwyg = "true";
defparam \b|pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N15
cyclonev_lcell_comb \b|pos~3 (
// Equation(s):
// \b|pos~3_combout  = ( \b|pos [0] & ( \b|pos [1] & ( (!\b|pos [2] & !\SW[3]~input_o ) ) ) ) # ( !\b|pos [0] & ( \b|pos [1] & ( (\b|pos [2] & !\SW[3]~input_o ) ) ) ) # ( \b|pos [0] & ( !\b|pos [1] & ( (\b|pos [2] & (!\b|pos [3] & !\SW[3]~input_o )) ) ) ) # 
// ( !\b|pos [0] & ( !\b|pos [1] & ( (\b|pos [2] & !\SW[3]~input_o ) ) ) )

	.dataa(!\b|pos [2]),
	.datab(!\b|pos [3]),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\b|pos [0]),
	.dataf(!\b|pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|pos~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|pos~3 .extended_lut = "off";
defparam \b|pos~3 .lut_mask = 64'h505040405050A0A0;
defparam \b|pos~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N8
dffeas \b|pos[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b|pos~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b|pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b|pos[2] .is_wysiwyg = "true";
defparam \b|pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N54
cyclonev_lcell_comb \b|pos~4 (
// Equation(s):
// \b|pos~4_combout  = ( \b|pos [2] & ( \b|pos [1] & ( (!\SW[3]~input_o  & (!\b|pos [0] $ (!\b|pos [3]))) ) ) ) # ( !\b|pos [2] & ( \b|pos [1] & ( (!\SW[3]~input_o  & \b|pos [3]) ) ) ) # ( \b|pos [2] & ( !\b|pos [1] & ( (!\SW[3]~input_o  & (!\b|pos [0] & 
// \b|pos [3])) ) ) ) # ( !\b|pos [2] & ( !\b|pos [1] & ( (!\SW[3]~input_o  & \b|pos [3]) ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\b|pos [0]),
	.datad(!\b|pos [3]),
	.datae(!\b|pos [2]),
	.dataf(!\b|pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|pos~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|pos~4 .extended_lut = "off";
defparam \b|pos~4 .lut_mask = 64'h00CC00C000CC0CC0;
defparam \b|pos~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N26
dffeas \b|pos[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b|pos~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b|pos[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b|pos[3] .is_wysiwyg = "true";
defparam \b|pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N0
cyclonev_lcell_comb \b|Decoder0~0 (
// Equation(s):
// \b|Decoder0~0_combout  = ( !\b|pos [2] & ( !\b|pos [1] & ( (!\b|pos [3] & !\b|pos [0]) ) ) )

	.dataa(gnd),
	.datab(!\b|pos [3]),
	.datac(!\b|pos [0]),
	.datad(gnd),
	.datae(!\b|pos [2]),
	.dataf(!\b|pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Decoder0~0 .extended_lut = "off";
defparam \b|Decoder0~0 .lut_mask = 64'hC0C0000000000000;
defparam \b|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N9
cyclonev_lcell_comb \b|led[1]~0 (
// Equation(s):
// \b|led[1]~0_combout  = ( \b|pos [2] & ( !\b|pos [1] & ( (\b|pos [0] & \b|pos [3]) ) ) ) # ( !\b|pos [2] & ( !\b|pos [1] & ( (\b|pos [0] & !\b|pos [3]) ) ) )

	.dataa(!\b|pos [0]),
	.datab(gnd),
	.datac(!\b|pos [3]),
	.datad(gnd),
	.datae(!\b|pos [2]),
	.dataf(!\b|pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|led[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|led[1]~0 .extended_lut = "off";
defparam \b|led[1]~0 .lut_mask = 64'h5050050500000000;
defparam \b|led[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N48
cyclonev_lcell_comb \b|led[2]~1 (
// Equation(s):
// \b|led[2]~1_combout  = ( !\b|pos [2] & ( \b|pos [1] & ( (!\b|pos [3] & !\b|pos [0]) ) ) ) # ( \b|pos [2] & ( !\b|pos [1] & ( (\b|pos [3] & !\b|pos [0]) ) ) )

	.dataa(gnd),
	.datab(!\b|pos [3]),
	.datac(!\b|pos [0]),
	.datad(gnd),
	.datae(!\b|pos [2]),
	.dataf(!\b|pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|led[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|led[2]~1 .extended_lut = "off";
defparam \b|led[2]~1 .lut_mask = 64'h00003030C0C00000;
defparam \b|led[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N21
cyclonev_lcell_comb \b|Decoder1~0 (
// Equation(s):
// \b|Decoder1~0_combout  = (\b|pos [0] & (\b|pos [1] & !\b|pos [2]))

	.dataa(!\b|pos [0]),
	.datab(!\b|pos [1]),
	.datac(gnd),
	.datad(!\b|pos [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Decoder1~0 .extended_lut = "off";
defparam \b|Decoder1~0 .lut_mask = 64'h1100110011001100;
defparam \b|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N39
cyclonev_lcell_comb \b|led[4]~2 (
// Equation(s):
// \b|led[4]~2_combout  = ( \b|pos [3] & ( (!\b|pos [0] & (\b|pos [1] & !\b|pos [2])) ) ) # ( !\b|pos [3] & ( (!\b|pos [0] & (!\b|pos [1] & \b|pos [2])) ) )

	.dataa(!\b|pos [0]),
	.datab(!\b|pos [1]),
	.datac(gnd),
	.datad(!\b|pos [2]),
	.datae(gnd),
	.dataf(!\b|pos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|led[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|led[4]~2 .extended_lut = "off";
defparam \b|led[4]~2 .lut_mask = 64'h0088008822002200;
defparam \b|led[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N18
cyclonev_lcell_comb \b|led[5]~3 (
// Equation(s):
// \b|led[5]~3_combout  = ( \b|pos [3] & ( (!\b|pos [1] & (\b|pos [0] & !\b|pos [2])) ) ) # ( !\b|pos [3] & ( (!\b|pos [1] & (\b|pos [0] & \b|pos [2])) ) )

	.dataa(gnd),
	.datab(!\b|pos [1]),
	.datac(!\b|pos [0]),
	.datad(!\b|pos [2]),
	.datae(gnd),
	.dataf(!\b|pos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|led[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|led[5]~3 .extended_lut = "off";
defparam \b|led[5]~3 .lut_mask = 64'h000C000C0C000C00;
defparam \b|led[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N45
cyclonev_lcell_comb \b|led[6]~4 (
// Equation(s):
// \b|led[6]~4_combout  = ( \b|pos [1] & ( (\b|pos [2] & (!\b|pos [3] & !\b|pos [0])) ) ) # ( !\b|pos [1] & ( (!\b|pos [2] & (\b|pos [3] & !\b|pos [0])) ) )

	.dataa(!\b|pos [2]),
	.datab(gnd),
	.datac(!\b|pos [3]),
	.datad(!\b|pos [0]),
	.datae(gnd),
	.dataf(!\b|pos [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|led[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|led[6]~4 .extended_lut = "off";
defparam \b|led[6]~4 .lut_mask = 64'h0A000A0050005000;
defparam \b|led[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N36
cyclonev_lcell_comb \b|Decoder0~1 (
// Equation(s):
// \b|Decoder0~1_combout  = ( !\b|pos [3] & ( (\b|pos [1] & (\b|pos [0] & \b|pos [2])) ) )

	.dataa(gnd),
	.datab(!\b|pos [1]),
	.datac(!\b|pos [0]),
	.datad(!\b|pos [2]),
	.datae(gnd),
	.dataf(!\b|pos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Decoder0~1 .extended_lut = "off";
defparam \b|Decoder0~1 .lut_mask = 64'h0003000300000000;
defparam \b|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \FPGA_CLK2_50~input (
	.i(FPGA_CLK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK2_50~input_o ));
// synopsys translate_off
defparam \FPGA_CLK2_50~input .bus_hold = "false";
defparam \FPGA_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y61_N1
cyclonev_io_ibuf \FPGA_CLK3_50~input (
	.i(FPGA_CLK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK3_50~input_o ));
// synopsys translate_off
defparam \FPGA_CLK3_50~input .bus_hold = "false";
defparam \FPGA_CLK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N18
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y55_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
