
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Wed Apr 29 17:48:52 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "E:\Github_Repos\Gray_Code_Core\Gray_Code_Core\designer\COREFIFO_C0\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                  Requested     Requested     Clock        Clock                   Clock
Level     Clock                  Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------
0 -       COREFIFO_C0|RCLOCK     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     88   
                                                                                                       
0 -       COREFIFO_C0|WCLOCK     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     75   
=======================================================================================================


Clock Load Summary
******************

                       Clock     Source           Clock Pin                                                                                              Non-clock Pin     Non-clock Pin
Clock                  Load      Pin              Seq Example                                                                                            Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREFIFO_C0|RCLOCK     88        RCLOCK(port)     COREFIFO_C0_0.REN_d1.C                                                                                 -                 -            
                                                                                                                                                                                        
COREFIFO_C0|WCLOCK     75        WCLOCK(port)     COREFIFO_C0_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0.B_CLK     -                 -            
========================================================================================================================================================================================
