Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Dec 14 20:26:43 2025
| Host         : DESKTOP-CLDIC98 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file RV32I46F5SPMMIOSoCTOP_timing_summary_routed.rpt -pb RV32I46F5SPMMIOSoCTOP_timing_summary_routed.pb -rpx RV32I46F5SPMMIOSoCTOP_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I46F5SPMMIOSoCTOP
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints                                              1024        
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.054        0.000                      0                46422        0.086        0.000                      0                46422        4.500        0.000                       0                  5821  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_50mhz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.961        0.000                      0                    1        0.376        0.000                      0                    1        4.500        0.000                       0                     2  
  clk_50mhz         1.054        0.000                      0                44789        0.086        0.000                      0                44789        8.950        0.000                       0                  5819  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_50mhz          clk_50mhz               10.169        0.000                      0                 1632        0.461        0.000                      0                 1632  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_50mhz     
(none)        sys_clk_pin   clk_50mhz     
(none)                      sys_clk_pin   
(none)        clk_50mhz     sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50mhz                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.961ns  (required time - arrival time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.438ns (42.377%)  route 0.596ns (57.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.596     5.183    clk_50mhz_unbuffered
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.097     5.280 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     5.280    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    13.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism              0.258    14.247    
                         clock uncertainty           -0.035    14.211    
    SLICE_X83Y146        FDCE (Setup_fdce_C_D)        0.030    14.241    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  8.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.865%)  route 0.281ns (60.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.281     1.931    clk_50mhz_unbuffered
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.976 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     1.976    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism             -0.518     1.510    
    SLICE_X83Y146        FDCE (Hold_fdce_C_D)         0.091     1.601    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__13/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.836ns  (logic 5.041ns (26.763%)  route 13.795ns (73.237%))
  Logic Levels:           29  (CARRY4=5 LUT2=1 LUT3=1 LUT4=4 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.240     6.411    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y166        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_fdce_C_Q)         0.341     6.752 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/Q
                         net (fo=150, routed)         1.440     8.192    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I0_O)        0.097     8.289 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79/O
                         net (fo=1, routed)           0.000     8.289    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79_n_0
    SLICE_X65Y175        MUXF7 (Prop_muxf7_I1_O)      0.167     8.456 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43/O
                         net (fo=1, routed)           0.614     9.071    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.229     9.300 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25/O
                         net (fo=2, routed)           0.732    10.032    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25_n_0
    SLICE_X61Y174        LUT6 (Prop_lut6_I5_O)        0.097    10.129 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20/O
                         net (fo=1, routed)           0.000    10.129    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I0_O)      0.163    10.292 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16/O
                         net (fo=2, routed)           0.000    10.292    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.072    10.364 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16/O
                         net (fo=1, routed)           1.332    11.696    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.239    11.935 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14/O
                         net (fo=1, routed)           0.316    12.251    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I2_O)        0.097    12.348 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12/O
                         net (fo=1, routed)           0.466    12.814    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12_n_0
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.097    12.911 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10/O
                         net (fo=1, routed)           0.408    13.319    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.097    13.416 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_7/O
                         net (fo=1, routed)           0.000    13.416    rv32i46f_5sp_mmio/ex_mem_register/data_memory_read_data_muxed[11]
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.163    13.579 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.412    13.991    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4_n_0
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.229    14.220 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_2/O
                         net (fo=2, routed)           0.741    14.961    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[3]
    SLICE_X61Y113        LUT6 (Prop_lut6_I3_O)        0.097    15.058 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[3]_i_3/O
                         net (fo=3, routed)           0.623    15.681    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_8
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.097    15.778 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_16/O
                         net (fo=20, routed)          0.714    16.491    rv32i46f_5sp_mmio/mem_wb_register/WB_register_write_enable_reg_3
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.097    16.588 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31/O
                         net (fo=1, routed)           0.000    16.588    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.887 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.887    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.121 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.770    17.891    rv32i46f_5sp_mmio/mem_wb_register/alu/data1[7]
    SLICE_X75Y109        LUT4 (Prop_lut4_I0_O)        0.234    18.125 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_9/O
                         net (fo=1, routed)           0.309    18.434    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_2_1
    SLICE_X75Y113        LUT6 (Prop_lut6_I1_O)        0.097    18.531 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_4/O
                         net (fo=1, routed)           0.866    19.396    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.097    19.493 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_2/O
                         net (fo=36, routed)          0.633    20.127    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_8[5]
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.113    20.240 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11/O
                         net (fo=1, routed)           0.641    20.881    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11_n_0
    SLICE_X63Y122        LUT4 (Prop_lut4_I3_O)        0.247    21.128 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.580    21.707    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X57Y113        LUT6 (Prop_lut6_I3_O)        0.097    21.804 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=94, routed)          0.696    22.501    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X57Y104        LUT3 (Prop_lut3_I1_O)        0.097    22.598 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.598    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.010 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.010    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.099 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.099    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.258 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.511    23.769    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_7
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.240    24.009 r  rv32i46f_5sp_mmio/id_ex_register/pc[8]_i_3/O
                         net (fo=17, routed)          0.512    24.521    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_0
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.247    24.768 r  rv32i46f_5sp_mmio/program_counter/pc[8]_rep__13_i_1/O
                         net (fo=1, routed)           0.479    25.247    rv32i46f_5sp_mmio/program_counter/pc[8]_rep__13_i_1_n_0
    SLICE_X56Y100        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X56Y100        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__13/C
                         clock pessimism              0.384    26.346    
                         clock uncertainty           -0.035    26.311    
    SLICE_X56Y100        FDCE (Setup_fdce_C_D)       -0.010    26.301    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__13
  -------------------------------------------------------------------
                         required time                         26.301    
                         arrival time                         -25.247    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.900ns  (logic 5.114ns (27.058%)  route 13.786ns (72.942%))
  Logic Levels:           30  (CARRY4=6 LUT2=1 LUT3=1 LUT4=4 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns = ( 26.076 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.240     6.411    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y166        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_fdce_C_Q)         0.341     6.752 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/Q
                         net (fo=150, routed)         1.440     8.192    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I0_O)        0.097     8.289 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79/O
                         net (fo=1, routed)           0.000     8.289    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79_n_0
    SLICE_X65Y175        MUXF7 (Prop_muxf7_I1_O)      0.167     8.456 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43/O
                         net (fo=1, routed)           0.614     9.071    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.229     9.300 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25/O
                         net (fo=2, routed)           0.732    10.032    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25_n_0
    SLICE_X61Y174        LUT6 (Prop_lut6_I5_O)        0.097    10.129 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20/O
                         net (fo=1, routed)           0.000    10.129    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I0_O)      0.163    10.292 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16/O
                         net (fo=2, routed)           0.000    10.292    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.072    10.364 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16/O
                         net (fo=1, routed)           1.332    11.696    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.239    11.935 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14/O
                         net (fo=1, routed)           0.316    12.251    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I2_O)        0.097    12.348 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12/O
                         net (fo=1, routed)           0.466    12.814    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12_n_0
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.097    12.911 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10/O
                         net (fo=1, routed)           0.408    13.319    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.097    13.416 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_7/O
                         net (fo=1, routed)           0.000    13.416    rv32i46f_5sp_mmio/ex_mem_register/data_memory_read_data_muxed[11]
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.163    13.579 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.412    13.991    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4_n_0
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.229    14.220 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_2/O
                         net (fo=2, routed)           0.741    14.961    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[3]
    SLICE_X61Y113        LUT6 (Prop_lut6_I3_O)        0.097    15.058 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[3]_i_3/O
                         net (fo=3, routed)           0.623    15.681    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_8
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.097    15.778 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_16/O
                         net (fo=20, routed)          0.714    16.491    rv32i46f_5sp_mmio/mem_wb_register/WB_register_write_enable_reg_3
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.097    16.588 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31/O
                         net (fo=1, routed)           0.000    16.588    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.887 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.887    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.121 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.770    17.891    rv32i46f_5sp_mmio/mem_wb_register/alu/data1[7]
    SLICE_X75Y109        LUT4 (Prop_lut4_I0_O)        0.234    18.125 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_9/O
                         net (fo=1, routed)           0.309    18.434    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_2_1
    SLICE_X75Y113        LUT6 (Prop_lut6_I1_O)        0.097    18.531 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_4/O
                         net (fo=1, routed)           0.866    19.396    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.097    19.493 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_2/O
                         net (fo=36, routed)          0.633    20.127    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_8[5]
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.113    20.240 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11/O
                         net (fo=1, routed)           0.641    20.881    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11_n_0
    SLICE_X63Y122        LUT4 (Prop_lut4_I3_O)        0.247    21.128 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.580    21.707    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X57Y113        LUT6 (Prop_lut6_I3_O)        0.097    21.804 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=94, routed)          0.696    22.501    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X57Y104        LUT3 (Prop_lut3_I1_O)        0.097    22.598 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.598    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.010 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.010    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.099 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.099    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.188 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.188    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.347 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.508    23.854    rv32i46f_5sp_mmio/id_ex_register/pc_reg[15]_i_6_n_7
    SLICE_X57Y103        LUT4 (Prop_lut4_I0_O)        0.232    24.086 r  rv32i46f_5sp_mmio/id_ex_register/pc[12]_i_3/O
                         net (fo=16, routed)          0.527    24.613    rv32i46f_5sp_mmio/program_counter/pc_reg[12]_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.239    24.852 r  rv32i46f_5sp_mmio/program_counter/pc[12]_rep__1_i_1/O
                         net (fo=1, routed)           0.459    25.311    rv32i46f_5sp_mmio/program_counter/pc[12]_rep__1_i_1_n_0
    SLICE_X57Y99         FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.289    26.076    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X57Y99         FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__1/C
                         clock pessimism              0.384    26.460    
                         clock uncertainty           -0.035    26.425    
    SLICE_X57Y99         FDCE (Setup_fdce_C_D)       -0.034    26.391    rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__1
  -------------------------------------------------------------------
                         required time                         26.391    
                         arrival time                         -25.311    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.895ns  (logic 5.041ns (26.679%)  route 13.854ns (73.321%))
  Logic Levels:           29  (CARRY4=5 LUT2=1 LUT3=1 LUT4=4 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 26.073 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.240     6.411    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y166        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_fdce_C_Q)         0.341     6.752 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/Q
                         net (fo=150, routed)         1.440     8.192    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I0_O)        0.097     8.289 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79/O
                         net (fo=1, routed)           0.000     8.289    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79_n_0
    SLICE_X65Y175        MUXF7 (Prop_muxf7_I1_O)      0.167     8.456 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43/O
                         net (fo=1, routed)           0.614     9.071    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.229     9.300 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25/O
                         net (fo=2, routed)           0.732    10.032    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25_n_0
    SLICE_X61Y174        LUT6 (Prop_lut6_I5_O)        0.097    10.129 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20/O
                         net (fo=1, routed)           0.000    10.129    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I0_O)      0.163    10.292 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16/O
                         net (fo=2, routed)           0.000    10.292    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.072    10.364 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16/O
                         net (fo=1, routed)           1.332    11.696    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.239    11.935 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14/O
                         net (fo=1, routed)           0.316    12.251    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I2_O)        0.097    12.348 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12/O
                         net (fo=1, routed)           0.466    12.814    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12_n_0
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.097    12.911 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10/O
                         net (fo=1, routed)           0.408    13.319    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.097    13.416 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_7/O
                         net (fo=1, routed)           0.000    13.416    rv32i46f_5sp_mmio/ex_mem_register/data_memory_read_data_muxed[11]
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.163    13.579 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.412    13.991    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4_n_0
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.229    14.220 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_2/O
                         net (fo=2, routed)           0.741    14.961    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[3]
    SLICE_X61Y113        LUT6 (Prop_lut6_I3_O)        0.097    15.058 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[3]_i_3/O
                         net (fo=3, routed)           0.623    15.681    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_8
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.097    15.778 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_16/O
                         net (fo=20, routed)          0.714    16.491    rv32i46f_5sp_mmio/mem_wb_register/WB_register_write_enable_reg_3
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.097    16.588 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31/O
                         net (fo=1, routed)           0.000    16.588    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.887 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.887    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.121 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.770    17.891    rv32i46f_5sp_mmio/mem_wb_register/alu/data1[7]
    SLICE_X75Y109        LUT4 (Prop_lut4_I0_O)        0.234    18.125 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_9/O
                         net (fo=1, routed)           0.309    18.434    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_2_1
    SLICE_X75Y113        LUT6 (Prop_lut6_I1_O)        0.097    18.531 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_4/O
                         net (fo=1, routed)           0.866    19.396    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.097    19.493 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_2/O
                         net (fo=36, routed)          0.633    20.127    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_8[5]
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.113    20.240 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11/O
                         net (fo=1, routed)           0.641    20.881    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11_n_0
    SLICE_X63Y122        LUT4 (Prop_lut4_I3_O)        0.247    21.128 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.580    21.707    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X57Y113        LUT6 (Prop_lut6_I3_O)        0.097    21.804 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=94, routed)          0.696    22.501    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X57Y104        LUT3 (Prop_lut3_I1_O)        0.097    22.598 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.598    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.010 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.010    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.099 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.099    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.258 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.511    23.769    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_7
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.240    24.009 r  rv32i46f_5sp_mmio/id_ex_register/pc[8]_i_3/O
                         net (fo=17, routed)          0.730    24.738    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.247    24.985 r  rv32i46f_5sp_mmio/program_counter/pc[8]_rep__3_i_1/O
                         net (fo=1, routed)           0.321    25.306    rv32i46f_5sp_mmio/program_counter/pc[8]_rep__3_i_1_n_0
    SLICE_X63Y99         FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.286    26.073    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X63Y99         FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__3/C
                         clock pessimism              0.384    26.457    
                         clock uncertainty           -0.035    26.422    
    SLICE_X63Y99         FDCE (Setup_fdce_C_D)       -0.026    26.396    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__3
  -------------------------------------------------------------------
                         required time                         26.396    
                         arrival time                         -25.306    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.750ns  (logic 5.041ns (26.885%)  route 13.709ns (73.115%))
  Logic Levels:           29  (CARRY4=5 LUT2=1 LUT3=1 LUT4=4 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 25.960 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.240     6.411    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y166        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_fdce_C_Q)         0.341     6.752 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/Q
                         net (fo=150, routed)         1.440     8.192    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I0_O)        0.097     8.289 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79/O
                         net (fo=1, routed)           0.000     8.289    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79_n_0
    SLICE_X65Y175        MUXF7 (Prop_muxf7_I1_O)      0.167     8.456 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43/O
                         net (fo=1, routed)           0.614     9.071    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.229     9.300 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25/O
                         net (fo=2, routed)           0.732    10.032    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25_n_0
    SLICE_X61Y174        LUT6 (Prop_lut6_I5_O)        0.097    10.129 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20/O
                         net (fo=1, routed)           0.000    10.129    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I0_O)      0.163    10.292 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16/O
                         net (fo=2, routed)           0.000    10.292    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.072    10.364 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16/O
                         net (fo=1, routed)           1.332    11.696    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.239    11.935 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14/O
                         net (fo=1, routed)           0.316    12.251    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I2_O)        0.097    12.348 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12/O
                         net (fo=1, routed)           0.466    12.814    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12_n_0
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.097    12.911 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10/O
                         net (fo=1, routed)           0.408    13.319    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.097    13.416 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_7/O
                         net (fo=1, routed)           0.000    13.416    rv32i46f_5sp_mmio/ex_mem_register/data_memory_read_data_muxed[11]
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.163    13.579 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.412    13.991    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4_n_0
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.229    14.220 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_2/O
                         net (fo=2, routed)           0.741    14.961    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[3]
    SLICE_X61Y113        LUT6 (Prop_lut6_I3_O)        0.097    15.058 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[3]_i_3/O
                         net (fo=3, routed)           0.623    15.681    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_8
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.097    15.778 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_16/O
                         net (fo=20, routed)          0.714    16.491    rv32i46f_5sp_mmio/mem_wb_register/WB_register_write_enable_reg_3
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.097    16.588 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31/O
                         net (fo=1, routed)           0.000    16.588    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.887 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.887    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.121 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.770    17.891    rv32i46f_5sp_mmio/mem_wb_register/alu/data1[7]
    SLICE_X75Y109        LUT4 (Prop_lut4_I0_O)        0.234    18.125 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_9/O
                         net (fo=1, routed)           0.309    18.434    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_2_1
    SLICE_X75Y113        LUT6 (Prop_lut6_I1_O)        0.097    18.531 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_4/O
                         net (fo=1, routed)           0.866    19.396    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.097    19.493 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_2/O
                         net (fo=36, routed)          0.633    20.127    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_8[5]
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.113    20.240 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11/O
                         net (fo=1, routed)           0.641    20.881    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11_n_0
    SLICE_X63Y122        LUT4 (Prop_lut4_I3_O)        0.247    21.128 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.580    21.707    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X57Y113        LUT6 (Prop_lut6_I3_O)        0.097    21.804 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=94, routed)          0.696    22.501    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X57Y104        LUT3 (Prop_lut3_I1_O)        0.097    22.598 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.598    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.010 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.010    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.099 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.099    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.258 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.511    23.769    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_7
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.240    24.009 r  rv32i46f_5sp_mmio/id_ex_register/pc[8]_i_3/O
                         net (fo=17, routed)          0.665    24.673    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I3_O)        0.247    24.920 r  rv32i46f_5sp_mmio/program_counter/pc[8]_rep__2_i_1/O
                         net (fo=1, routed)           0.241    25.162    rv32i46f_5sp_mmio/program_counter/pc[8]_rep__2_i_1_n_0
    SLICE_X63Y100        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.172    25.960    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X63Y100        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__2/C
                         clock pessimism              0.384    26.343    
                         clock uncertainty           -0.035    26.308    
    SLICE_X63Y100        FDCE (Setup_fdce_C_D)       -0.026    26.282    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__2
  -------------------------------------------------------------------
                         required time                         26.282    
                         arrival time                         -25.162    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__13/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.743ns  (logic 4.960ns (26.463%)  route 13.783ns (73.537%))
  Logic Levels:           29  (CARRY4=5 LUT2=1 LUT3=1 LUT4=4 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.240     6.411    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y166        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_fdce_C_Q)         0.341     6.752 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/Q
                         net (fo=150, routed)         1.440     8.192    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I0_O)        0.097     8.289 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79/O
                         net (fo=1, routed)           0.000     8.289    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79_n_0
    SLICE_X65Y175        MUXF7 (Prop_muxf7_I1_O)      0.167     8.456 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43/O
                         net (fo=1, routed)           0.614     9.071    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.229     9.300 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25/O
                         net (fo=2, routed)           0.732    10.032    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25_n_0
    SLICE_X61Y174        LUT6 (Prop_lut6_I5_O)        0.097    10.129 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20/O
                         net (fo=1, routed)           0.000    10.129    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I0_O)      0.163    10.292 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16/O
                         net (fo=2, routed)           0.000    10.292    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.072    10.364 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16/O
                         net (fo=1, routed)           1.332    11.696    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.239    11.935 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14/O
                         net (fo=1, routed)           0.316    12.251    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I2_O)        0.097    12.348 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12/O
                         net (fo=1, routed)           0.466    12.814    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12_n_0
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.097    12.911 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10/O
                         net (fo=1, routed)           0.408    13.319    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.097    13.416 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_7/O
                         net (fo=1, routed)           0.000    13.416    rv32i46f_5sp_mmio/ex_mem_register/data_memory_read_data_muxed[11]
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.163    13.579 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.412    13.991    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4_n_0
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.229    14.220 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_2/O
                         net (fo=2, routed)           0.741    14.961    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[3]
    SLICE_X61Y113        LUT6 (Prop_lut6_I3_O)        0.097    15.058 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[3]_i_3/O
                         net (fo=3, routed)           0.623    15.681    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_8
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.097    15.778 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_16/O
                         net (fo=20, routed)          0.714    16.491    rv32i46f_5sp_mmio/mem_wb_register/WB_register_write_enable_reg_3
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.097    16.588 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31/O
                         net (fo=1, routed)           0.000    16.588    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.887 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.887    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.121 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.770    17.891    rv32i46f_5sp_mmio/mem_wb_register/alu/data1[7]
    SLICE_X75Y109        LUT4 (Prop_lut4_I0_O)        0.234    18.125 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_9/O
                         net (fo=1, routed)           0.309    18.434    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_2_1
    SLICE_X75Y113        LUT6 (Prop_lut6_I1_O)        0.097    18.531 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_4/O
                         net (fo=1, routed)           0.866    19.396    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.097    19.493 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_2/O
                         net (fo=36, routed)          0.633    20.127    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_8[5]
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.113    20.240 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11/O
                         net (fo=1, routed)           0.641    20.881    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11_n_0
    SLICE_X63Y122        LUT4 (Prop_lut4_I3_O)        0.247    21.128 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.580    21.707    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X57Y113        LUT6 (Prop_lut6_I3_O)        0.097    21.804 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=94, routed)          0.696    22.501    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X57Y104        LUT3 (Prop_lut3_I1_O)        0.097    22.598 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.598    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.010 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.010    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.099 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.099    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    23.333 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[3]
                         net (fo=1, routed)           0.503    23.835    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_4
    SLICE_X57Y103        LUT4 (Prop_lut4_I0_O)        0.234    24.069 r  rv32i46f_5sp_mmio/id_ex_register/pc[11]_i_3/O
                         net (fo=17, routed)          0.429    24.498    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I3_O)        0.097    24.595 r  rv32i46f_5sp_mmio/program_counter/pc[11]_rep__13_i_1/O
                         net (fo=1, routed)           0.559    25.154    rv32i46f_5sp_mmio/program_counter/pc[11]_rep__13_i_1_n_0
    SLICE_X58Y100        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X58Y100        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__13/C
                         clock pessimism              0.384    26.346    
                         clock uncertainty           -0.035    26.311    
    SLICE_X58Y100        FDCE (Setup_fdce_C_D)       -0.026    26.285    rv32i46f_5sp_mmio/program_counter/pc_reg[11]_rep__13
  -------------------------------------------------------------------
                         required time                         26.285    
                         arrival time                         -25.154    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.706ns  (logic 5.041ns (26.949%)  route 13.665ns (73.051%))
  Logic Levels:           29  (CARRY4=5 LUT2=1 LUT3=1 LUT4=4 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 25.960 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.240     6.411    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y166        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_fdce_C_Q)         0.341     6.752 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/Q
                         net (fo=150, routed)         1.440     8.192    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I0_O)        0.097     8.289 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79/O
                         net (fo=1, routed)           0.000     8.289    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79_n_0
    SLICE_X65Y175        MUXF7 (Prop_muxf7_I1_O)      0.167     8.456 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43/O
                         net (fo=1, routed)           0.614     9.071    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.229     9.300 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25/O
                         net (fo=2, routed)           0.732    10.032    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25_n_0
    SLICE_X61Y174        LUT6 (Prop_lut6_I5_O)        0.097    10.129 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20/O
                         net (fo=1, routed)           0.000    10.129    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I0_O)      0.163    10.292 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16/O
                         net (fo=2, routed)           0.000    10.292    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.072    10.364 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16/O
                         net (fo=1, routed)           1.332    11.696    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.239    11.935 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14/O
                         net (fo=1, routed)           0.316    12.251    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I2_O)        0.097    12.348 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12/O
                         net (fo=1, routed)           0.466    12.814    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12_n_0
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.097    12.911 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10/O
                         net (fo=1, routed)           0.408    13.319    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.097    13.416 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_7/O
                         net (fo=1, routed)           0.000    13.416    rv32i46f_5sp_mmio/ex_mem_register/data_memory_read_data_muxed[11]
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.163    13.579 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.412    13.991    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4_n_0
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.229    14.220 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_2/O
                         net (fo=2, routed)           0.741    14.961    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[3]
    SLICE_X61Y113        LUT6 (Prop_lut6_I3_O)        0.097    15.058 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[3]_i_3/O
                         net (fo=3, routed)           0.623    15.681    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_8
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.097    15.778 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_16/O
                         net (fo=20, routed)          0.714    16.491    rv32i46f_5sp_mmio/mem_wb_register/WB_register_write_enable_reg_3
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.097    16.588 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31/O
                         net (fo=1, routed)           0.000    16.588    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.887 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.887    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.121 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.770    17.891    rv32i46f_5sp_mmio/mem_wb_register/alu/data1[7]
    SLICE_X75Y109        LUT4 (Prop_lut4_I0_O)        0.234    18.125 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_9/O
                         net (fo=1, routed)           0.309    18.434    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_2_1
    SLICE_X75Y113        LUT6 (Prop_lut6_I1_O)        0.097    18.531 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_4/O
                         net (fo=1, routed)           0.866    19.396    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.097    19.493 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_2/O
                         net (fo=36, routed)          0.633    20.127    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_8[5]
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.113    20.240 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11/O
                         net (fo=1, routed)           0.641    20.881    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11_n_0
    SLICE_X63Y122        LUT4 (Prop_lut4_I3_O)        0.247    21.128 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.580    21.707    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X57Y113        LUT6 (Prop_lut6_I3_O)        0.097    21.804 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=94, routed)          0.696    22.501    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X57Y104        LUT3 (Prop_lut3_I1_O)        0.097    22.598 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.598    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.010 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.010    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.099 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.099    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.258 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.511    23.769    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_7
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.240    24.009 r  rv32i46f_5sp_mmio/id_ex_register/pc[8]_i_3/O
                         net (fo=17, routed)          0.621    24.630    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I3_O)        0.247    24.877 r  rv32i46f_5sp_mmio/program_counter/pc[8]_rep__7_i_1/O
                         net (fo=1, routed)           0.240    25.117    rv32i46f_5sp_mmio/program_counter/pc[8]_rep__7_i_1_n_0
    SLICE_X63Y100        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.172    25.960    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X63Y100        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__7/C
                         clock pessimism              0.384    26.343    
                         clock uncertainty           -0.035    26.308    
    SLICE_X63Y100        FDCE (Setup_fdce_C_D)       -0.049    26.259    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__7
  -------------------------------------------------------------------
                         required time                         26.259    
                         arrival time                         -25.117    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__8/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.705ns  (logic 5.114ns (27.340%)  route 13.591ns (72.660%))
  Logic Levels:           30  (CARRY4=6 LUT2=1 LUT3=1 LUT4=4 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 25.960 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.240     6.411    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y166        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_fdce_C_Q)         0.341     6.752 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/Q
                         net (fo=150, routed)         1.440     8.192    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I0_O)        0.097     8.289 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79/O
                         net (fo=1, routed)           0.000     8.289    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79_n_0
    SLICE_X65Y175        MUXF7 (Prop_muxf7_I1_O)      0.167     8.456 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43/O
                         net (fo=1, routed)           0.614     9.071    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.229     9.300 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25/O
                         net (fo=2, routed)           0.732    10.032    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25_n_0
    SLICE_X61Y174        LUT6 (Prop_lut6_I5_O)        0.097    10.129 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20/O
                         net (fo=1, routed)           0.000    10.129    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I0_O)      0.163    10.292 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16/O
                         net (fo=2, routed)           0.000    10.292    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.072    10.364 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16/O
                         net (fo=1, routed)           1.332    11.696    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.239    11.935 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14/O
                         net (fo=1, routed)           0.316    12.251    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I2_O)        0.097    12.348 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12/O
                         net (fo=1, routed)           0.466    12.814    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12_n_0
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.097    12.911 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10/O
                         net (fo=1, routed)           0.408    13.319    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.097    13.416 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_7/O
                         net (fo=1, routed)           0.000    13.416    rv32i46f_5sp_mmio/ex_mem_register/data_memory_read_data_muxed[11]
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.163    13.579 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.412    13.991    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4_n_0
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.229    14.220 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_2/O
                         net (fo=2, routed)           0.741    14.961    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[3]
    SLICE_X61Y113        LUT6 (Prop_lut6_I3_O)        0.097    15.058 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[3]_i_3/O
                         net (fo=3, routed)           0.623    15.681    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_8
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.097    15.778 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_16/O
                         net (fo=20, routed)          0.714    16.491    rv32i46f_5sp_mmio/mem_wb_register/WB_register_write_enable_reg_3
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.097    16.588 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31/O
                         net (fo=1, routed)           0.000    16.588    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.887 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.887    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.121 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.770    17.891    rv32i46f_5sp_mmio/mem_wb_register/alu/data1[7]
    SLICE_X75Y109        LUT4 (Prop_lut4_I0_O)        0.234    18.125 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_9/O
                         net (fo=1, routed)           0.309    18.434    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_2_1
    SLICE_X75Y113        LUT6 (Prop_lut6_I1_O)        0.097    18.531 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_4/O
                         net (fo=1, routed)           0.866    19.396    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.097    19.493 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_2/O
                         net (fo=36, routed)          0.633    20.127    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_8[5]
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.113    20.240 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11/O
                         net (fo=1, routed)           0.641    20.881    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11_n_0
    SLICE_X63Y122        LUT4 (Prop_lut4_I3_O)        0.247    21.128 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.580    21.707    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X57Y113        LUT6 (Prop_lut6_I3_O)        0.097    21.804 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=94, routed)          0.696    22.501    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X57Y104        LUT3 (Prop_lut3_I1_O)        0.097    22.598 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.598    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.010 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.010    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.099 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.099    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.188 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.188    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.347 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.508    23.854    rv32i46f_5sp_mmio/id_ex_register/pc_reg[15]_i_6_n_7
    SLICE_X57Y103        LUT4 (Prop_lut4_I0_O)        0.232    24.086 r  rv32i46f_5sp_mmio/id_ex_register/pc[12]_i_3/O
                         net (fo=16, routed)          0.551    24.638    rv32i46f_5sp_mmio/program_counter/pc_reg[12]_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.239    24.877 r  rv32i46f_5sp_mmio/program_counter/pc[12]_rep__8_i_1/O
                         net (fo=1, routed)           0.240    25.117    rv32i46f_5sp_mmio/program_counter/pc[12]_rep__8_i_1_n_0
    SLICE_X63Y102        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.172    25.960    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X63Y102        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__8/C
                         clock pessimism              0.384    26.343    
                         clock uncertainty           -0.035    26.308    
    SLICE_X63Y102        FDCE (Setup_fdce_C_D)       -0.049    26.259    rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__8
  -------------------------------------------------------------------
                         required time                         26.259    
                         arrival time                         -25.117    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.720ns  (logic 5.114ns (27.319%)  route 13.606ns (72.681%))
  Logic Levels:           30  (CARRY4=6 LUT2=1 LUT3=1 LUT4=4 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.240     6.411    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y166        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_fdce_C_Q)         0.341     6.752 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/Q
                         net (fo=150, routed)         1.440     8.192    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I0_O)        0.097     8.289 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79/O
                         net (fo=1, routed)           0.000     8.289    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79_n_0
    SLICE_X65Y175        MUXF7 (Prop_muxf7_I1_O)      0.167     8.456 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43/O
                         net (fo=1, routed)           0.614     9.071    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.229     9.300 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25/O
                         net (fo=2, routed)           0.732    10.032    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25_n_0
    SLICE_X61Y174        LUT6 (Prop_lut6_I5_O)        0.097    10.129 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20/O
                         net (fo=1, routed)           0.000    10.129    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I0_O)      0.163    10.292 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16/O
                         net (fo=2, routed)           0.000    10.292    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.072    10.364 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16/O
                         net (fo=1, routed)           1.332    11.696    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.239    11.935 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14/O
                         net (fo=1, routed)           0.316    12.251    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I2_O)        0.097    12.348 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12/O
                         net (fo=1, routed)           0.466    12.814    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12_n_0
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.097    12.911 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10/O
                         net (fo=1, routed)           0.408    13.319    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.097    13.416 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_7/O
                         net (fo=1, routed)           0.000    13.416    rv32i46f_5sp_mmio/ex_mem_register/data_memory_read_data_muxed[11]
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.163    13.579 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.412    13.991    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4_n_0
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.229    14.220 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_2/O
                         net (fo=2, routed)           0.741    14.961    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[3]
    SLICE_X61Y113        LUT6 (Prop_lut6_I3_O)        0.097    15.058 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[3]_i_3/O
                         net (fo=3, routed)           0.623    15.681    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_8
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.097    15.778 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_16/O
                         net (fo=20, routed)          0.714    16.491    rv32i46f_5sp_mmio/mem_wb_register/WB_register_write_enable_reg_3
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.097    16.588 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31/O
                         net (fo=1, routed)           0.000    16.588    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.887 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.887    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.121 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.770    17.891    rv32i46f_5sp_mmio/mem_wb_register/alu/data1[7]
    SLICE_X75Y109        LUT4 (Prop_lut4_I0_O)        0.234    18.125 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_9/O
                         net (fo=1, routed)           0.309    18.434    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_2_1
    SLICE_X75Y113        LUT6 (Prop_lut6_I1_O)        0.097    18.531 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_4/O
                         net (fo=1, routed)           0.866    19.396    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.097    19.493 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_2/O
                         net (fo=36, routed)          0.633    20.127    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_8[5]
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.113    20.240 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11/O
                         net (fo=1, routed)           0.641    20.881    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11_n_0
    SLICE_X63Y122        LUT4 (Prop_lut4_I3_O)        0.247    21.128 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.580    21.707    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X57Y113        LUT6 (Prop_lut6_I3_O)        0.097    21.804 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=94, routed)          0.696    22.501    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X57Y104        LUT3 (Prop_lut3_I1_O)        0.097    22.598 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.598    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.010 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.010    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.099 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.099    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.188 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.188    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.347 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.508    23.854    rv32i46f_5sp_mmio/id_ex_register/pc_reg[15]_i_6_n_7
    SLICE_X57Y103        LUT4 (Prop_lut4_I0_O)        0.232    24.086 r  rv32i46f_5sp_mmio/id_ex_register/pc[12]_i_3/O
                         net (fo=16, routed)          0.391    24.477    rv32i46f_5sp_mmio/program_counter/pc_reg[12]_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.239    24.716 r  rv32i46f_5sp_mmio/program_counter/pc[12]_rep_i_1/O
                         net (fo=1, routed)           0.415    25.131    rv32i46f_5sp_mmio/program_counter/pc[12]_rep_i_1_n_0
    SLICE_X55Y101        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X55Y101        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep/C
                         clock pessimism              0.384    26.346    
                         clock uncertainty           -0.035    26.311    
    SLICE_X55Y101        FDCE (Setup_fdce_C_D)       -0.034    26.277    rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         26.277    
                         arrival time                         -25.131    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.689ns  (logic 5.041ns (26.973%)  route 13.648ns (73.027%))
  Logic Levels:           29  (CARRY4=5 LUT2=1 LUT3=1 LUT4=4 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 25.960 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.240     6.411    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y166        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_fdce_C_Q)         0.341     6.752 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/Q
                         net (fo=150, routed)         1.440     8.192    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I0_O)        0.097     8.289 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79/O
                         net (fo=1, routed)           0.000     8.289    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79_n_0
    SLICE_X65Y175        MUXF7 (Prop_muxf7_I1_O)      0.167     8.456 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43/O
                         net (fo=1, routed)           0.614     9.071    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.229     9.300 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25/O
                         net (fo=2, routed)           0.732    10.032    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25_n_0
    SLICE_X61Y174        LUT6 (Prop_lut6_I5_O)        0.097    10.129 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20/O
                         net (fo=1, routed)           0.000    10.129    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I0_O)      0.163    10.292 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16/O
                         net (fo=2, routed)           0.000    10.292    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.072    10.364 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16/O
                         net (fo=1, routed)           1.332    11.696    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.239    11.935 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14/O
                         net (fo=1, routed)           0.316    12.251    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I2_O)        0.097    12.348 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12/O
                         net (fo=1, routed)           0.466    12.814    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12_n_0
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.097    12.911 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10/O
                         net (fo=1, routed)           0.408    13.319    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.097    13.416 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_7/O
                         net (fo=1, routed)           0.000    13.416    rv32i46f_5sp_mmio/ex_mem_register/data_memory_read_data_muxed[11]
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.163    13.579 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.412    13.991    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4_n_0
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.229    14.220 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_2/O
                         net (fo=2, routed)           0.741    14.961    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[3]
    SLICE_X61Y113        LUT6 (Prop_lut6_I3_O)        0.097    15.058 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[3]_i_3/O
                         net (fo=3, routed)           0.623    15.681    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_8
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.097    15.778 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_16/O
                         net (fo=20, routed)          0.714    16.491    rv32i46f_5sp_mmio/mem_wb_register/WB_register_write_enable_reg_3
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.097    16.588 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31/O
                         net (fo=1, routed)           0.000    16.588    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.887 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.887    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.121 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.770    17.891    rv32i46f_5sp_mmio/mem_wb_register/alu/data1[7]
    SLICE_X75Y109        LUT4 (Prop_lut4_I0_O)        0.234    18.125 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_9/O
                         net (fo=1, routed)           0.309    18.434    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_2_1
    SLICE_X75Y113        LUT6 (Prop_lut6_I1_O)        0.097    18.531 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_4/O
                         net (fo=1, routed)           0.866    19.396    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.097    19.493 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_2/O
                         net (fo=36, routed)          0.633    20.127    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_8[5]
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.113    20.240 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11/O
                         net (fo=1, routed)           0.641    20.881    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11_n_0
    SLICE_X63Y122        LUT4 (Prop_lut4_I3_O)        0.247    21.128 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.580    21.707    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X57Y113        LUT6 (Prop_lut6_I3_O)        0.097    21.804 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=94, routed)          0.696    22.501    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X57Y104        LUT3 (Prop_lut3_I1_O)        0.097    22.598 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.598    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.010 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.010    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.099 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.099    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.258 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.511    23.769    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_7
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.240    24.009 r  rv32i46f_5sp_mmio/id_ex_register/pc[8]_i_3/O
                         net (fo=17, routed)          0.605    24.614    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.247    24.861 r  rv32i46f_5sp_mmio/program_counter/pc[8]_rep__5_i_1/O
                         net (fo=1, routed)           0.239    25.101    rv32i46f_5sp_mmio/program_counter/pc[8]_rep__5_i_1_n_0
    SLICE_X63Y102        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.172    25.960    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X63Y102        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__5/C
                         clock pessimism              0.384    26.343    
                         clock uncertainty           -0.035    26.308    
    SLICE_X63Y102        FDCE (Setup_fdce_C_D)       -0.034    26.274    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__5
  -------------------------------------------------------------------
                         required time                         26.274    
                         arrival time                         -25.101    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__12/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.838ns  (logic 5.114ns (27.147%)  route 13.724ns (72.853%))
  Logic Levels:           30  (CARRY4=6 LUT2=1 LUT3=1 LUT4=4 LUT6=14 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns = ( 26.076 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.240     6.411    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X75Y166        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_fdce_C_Q)         0.341     6.752 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4/Q
                         net (fo=150, routed)         1.440     8.192    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__4_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I0_O)        0.097     8.289 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79/O
                         net (fo=1, routed)           0.000     8.289    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_79_n_0
    SLICE_X65Y175        MUXF7 (Prop_muxf7_I1_O)      0.167     8.456 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43/O
                         net (fo=1, routed)           0.614     9.071    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_43_n_0
    SLICE_X65Y175        LUT6 (Prop_lut6_I1_O)        0.229     9.300 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25/O
                         net (fo=2, routed)           0.732    10.032    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_25_n_0
    SLICE_X61Y174        LUT6 (Prop_lut6_I5_O)        0.097    10.129 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20/O
                         net (fo=1, routed)           0.000    10.129    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[11]_i_20_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I0_O)      0.163    10.292 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16/O
                         net (fo=2, routed)           0.000    10.292    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[11]_i_16_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.072    10.364 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16/O
                         net (fo=1, routed)           1.332    11.696    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_16_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.239    11.935 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14/O
                         net (fo=1, routed)           0.316    12.251    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_14_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I2_O)        0.097    12.348 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12/O
                         net (fo=1, routed)           0.466    12.814    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_12_n_0
    SLICE_X58Y129        LUT6 (Prop_lut6_I2_O)        0.097    12.911 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10/O
                         net (fo=1, routed)           0.408    13.319    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_10_n_0
    SLICE_X58Y126        LUT6 (Prop_lut6_I2_O)        0.097    13.416 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_7/O
                         net (fo=1, routed)           0.000    13.416    rv32i46f_5sp_mmio/ex_mem_register/data_memory_read_data_muxed[11]
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.163    13.579 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4/O
                         net (fo=1, routed)           0.412    13.991    rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[3]_i_4_n_0
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.229    14.220 r  rv32i46f_5sp_mmio/ex_mem_register/WB_byte_enable_logic_register_file_write_data[3]_i_2/O
                         net (fo=2, routed)           0.741    14.961    rv32i46f_5sp_mmio/ex_mem_register/byte_enable_logic_register_file_write_data[3]
    SLICE_X61Y113        LUT6 (Prop_lut6_I3_O)        0.097    15.058 f  rv32i46f_5sp_mmio/ex_mem_register/MEM_read_data2[3]_i_3/O
                         net (fo=3, routed)           0.623    15.681    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_8
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.097    15.778 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[3]_i_16/O
                         net (fo=20, routed)          0.714    16.491    rv32i46f_5sp_mmio/mem_wb_register/WB_register_write_enable_reg_3
    SLICE_X73Y116        LUT2 (Prop_lut2_I0_O)        0.097    16.588 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31/O
                         net (fo=1, routed)           0.000    16.588    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[0]_i_31_n_0
    SLICE_X73Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.887 r  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.887    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[0]_i_19_n_0
    SLICE_X73Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.121 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]_i_15/O[3]
                         net (fo=1, routed)           0.770    17.891    rv32i46f_5sp_mmio/mem_wb_register/alu/data1[7]
    SLICE_X75Y109        LUT4 (Prop_lut4_I0_O)        0.234    18.125 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_9/O
                         net (fo=1, routed)           0.309    18.434    rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_2_1
    SLICE_X75Y113        LUT6 (Prop_lut6_I1_O)        0.097    18.531 f  rv32i46f_5sp_mmio/id_ex_register/MEM_alu_result[7]_i_4/O
                         net (fo=1, routed)           0.866    19.396    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result_reg[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.097    19.493 f  rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[7]_i_2/O
                         net (fo=36, routed)          0.633    20.127    rv32i46f_5sp_mmio/mem_wb_register/MEM_alu_result[31]_i_8[5]
    SLICE_X67Y123        LUT4 (Prop_lut4_I3_O)        0.113    20.240 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11/O
                         net (fo=1, routed)           0.641    20.881    rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_11_n_0
    SLICE_X63Y122        LUT4 (Prop_lut4_I3_O)        0.247    21.128 r  rv32i46f_5sp_mmio/mem_wb_register/prediction_counter[1]_i_4/O
                         net (fo=1, routed)           0.580    21.707    rv32i46f_5sp_mmio/id_ex_register/prediction_counter_reg[1]_1
    SLICE_X57Y113        LUT6 (Prop_lut6_I3_O)        0.097    21.804 r  rv32i46f_5sp_mmio/id_ex_register/prediction_counter[1]_i_2/O
                         net (fo=94, routed)          0.696    22.501    rv32i46f_5sp_mmio/id_ex_register/EX_funct3_reg[0]_0
    SLICE_X57Y104        LUT3 (Prop_lut3_I1_O)        0.097    22.598 r  rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10/O
                         net (fo=1, routed)           0.000    22.598    rv32i46f_5sp_mmio/id_ex_register/pc[3]_i_10_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.010 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.010    rv32i46f_5sp_mmio/id_ex_register/pc_reg[3]_i_6_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.099 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.099    rv32i46f_5sp_mmio/id_ex_register/pc_reg[7]_i_6_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.188 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.188    rv32i46f_5sp_mmio/id_ex_register/pc_reg[11]_i_6_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.347 r  rv32i46f_5sp_mmio/id_ex_register/pc_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.508    23.854    rv32i46f_5sp_mmio/id_ex_register/pc_reg[15]_i_6_n_7
    SLICE_X57Y103        LUT4 (Prop_lut4_I0_O)        0.232    24.086 r  rv32i46f_5sp_mmio/id_ex_register/pc[12]_i_3/O
                         net (fo=16, routed)          0.494    24.581    rv32i46f_5sp_mmio/program_counter/pc_reg[12]_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.239    24.820 r  rv32i46f_5sp_mmio/program_counter/pc[12]_rep__12_i_1/O
                         net (fo=1, routed)           0.430    25.250    rv32i46f_5sp_mmio/program_counter/pc[12]_rep__12_i_1_n_0
    SLICE_X56Y99         FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.289    26.076    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X56Y99         FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__12/C
                         clock pessimism              0.384    26.460    
                         clock uncertainty           -0.035    26.425    
    SLICE_X56Y99         FDCE (Setup_fdce_C_D)       -0.001    26.424    rv32i46f_5sp_mmio/program_counter/pc_reg[12]_rep__12
  -------------------------------------------------------------------
                         required time                         26.424    
                         arrival time                         -25.250    
  -------------------------------------------------------------------
                         slack                                  1.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.265%)  route 0.271ns (65.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.576     2.500    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X45Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDCE (Prop_fdce_C_Q)         0.141     2.641 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         0.271     2.911    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/A0
    SLICE_X44Y119        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.847     3.360    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/WCLK
    SLICE_X44Y119        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.844     2.516    
    SLICE_X44Y119        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.826    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.265%)  route 0.271ns (65.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.576     2.500    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X45Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDCE (Prop_fdce_C_Q)         0.141     2.641 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         0.271     2.911    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/A0
    SLICE_X44Y119        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.847     3.360    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/WCLK
    SLICE_X44Y119        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_B/CLK
                         clock pessimism             -0.844     2.516    
    SLICE_X44Y119        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.826    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.265%)  route 0.271ns (65.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.576     2.500    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X45Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDCE (Prop_fdce_C_Q)         0.141     2.641 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         0.271     2.911    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/A0
    SLICE_X44Y119        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.847     3.360    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/WCLK
    SLICE_X44Y119        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_C/CLK
                         clock pessimism             -0.844     2.516    
    SLICE_X44Y119        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.826    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.265%)  route 0.271ns (65.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.576     2.500    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X45Y121        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDCE (Prop_fdce_C_Q)         0.141     2.641 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         0.271     2.911    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/A0
    SLICE_X44Y119        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.847     3.360    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/WCLK
    SLICE_X44Y119        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_D/CLK
                         clock pessimism             -0.844     2.516    
    SLICE_X44Y119        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.826    rv32i46f_5sp_mmio/data_memory/memory_reg_1280_1535_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.581     2.505    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X61Y154        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y154        FDCE (Prop_fdce_C_Q)         0.141     2.646 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/Q
                         net (fo=160, routed)         0.345     2.991    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/A7
    SLICE_X60Y149        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.855     3.368    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/WCLK
    SLICE_X60Y149        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_A/CLK
                         clock pessimism             -0.589     2.779    
    SLICE_X60Y149        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     2.903    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.581     2.505    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X61Y154        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y154        FDCE (Prop_fdce_C_Q)         0.141     2.646 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/Q
                         net (fo=160, routed)         0.345     2.991    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/A7
    SLICE_X60Y149        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.855     3.368    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/WCLK
    SLICE_X60Y149        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.589     2.779    
    SLICE_X60Y149        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     2.903    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.581     2.505    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X61Y154        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y154        FDCE (Prop_fdce_C_Q)         0.141     2.646 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/Q
                         net (fo=160, routed)         0.345     2.991    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/A7
    SLICE_X60Y149        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.855     3.368    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/WCLK
    SLICE_X60Y149        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_C/CLK
                         clock pessimism             -0.589     2.779    
    SLICE_X60Y149        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     2.903    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.990%)  route 0.345ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.581     2.505    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X61Y154        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y154        FDCE (Prop_fdce_C_Q)         0.141     2.646 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__17/Q
                         net (fo=160, routed)         0.345     2.991    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/A7
    SLICE_X60Y149        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.855     3.368    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/WCLK
    SLICE_X60Y149        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_D/CLK
                         clock pessimism             -0.589     2.779    
    SLICE_X60Y149        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     2.903    rv32i46f_5sp_mmio/data_memory/memory_reg_3328_3583_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.569%)  route 0.457ns (76.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.586     2.510    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X57Y149        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y149        FDCE (Prop_fdce_C_Q)         0.141     2.651 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__13/Q
                         net (fo=128, routed)         0.457     3.108    rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/A3
    SLICE_X56Y150        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.854     3.368    rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/WCLK
    SLICE_X56Y150        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.589     2.779    
    SLICE_X56Y150        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     3.019    rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.569%)  route 0.457ns (76.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.586     2.510    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X57Y149        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y149        FDCE (Prop_fdce_C_Q)         0.141     2.651 r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[5]_rep__13/Q
                         net (fo=128, routed)         0.457     3.108    rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/A3
    SLICE_X56Y150        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.854     3.368    rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/WCLK
    SLICE_X56Y150        RAMS64E                                      r  rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.589     2.779    
    SLICE_X56Y150        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     3.019    rv32i46f_5sp_mmio/data_memory/memory_reg_6144_6399_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50mhz_bufg/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X78Y143  cpu_clk_enable_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X71Y142  reset_sync_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X71Y142  reset_sync_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X62Y137  reset_sync_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X51Y106  rv32i46f_5sp_mmio/instruction_retired_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X59Y105  rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X59Y105  rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X66Y103  rv32i46f_5sp_mmio/csr_file/csr_processing_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X70Y105  rv32i46f_5sp_mmio/csr_file/csr_read_out_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X72Y108  rv32i46f_5sp_mmio/csr_file/csr_read_out_reg[10]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X68Y106  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X68Y106  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X46Y128  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X68Y106  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X68Y106  rv32i46f_5sp_mmio/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack       10.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.169ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[24]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 0.393ns (4.151%)  route 9.074ns (95.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.271     6.442    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.393     6.835 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        9.074    15.909    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__14_1[0]
    SLICE_X58Y105        FDCE                                         f  rv32i46f_5sp_mmio/program_counter/pc_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X58Y105        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[24]/C
                         clock pessimism              0.443    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X58Y105        FDCE (Recov_fdce_C_CLR)     -0.293    26.078    rv32i46f_5sp_mmio/program_counter/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 10.169    

Slack (MET) :             10.169ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/program_counter/pc_reg[26]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 0.393ns (4.151%)  route 9.074ns (95.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.271     6.442    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.393     6.835 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        9.074    15.909    rv32i46f_5sp_mmio/program_counter/pc_reg[8]_rep__14_1[0]
    SLICE_X58Y105        FDCE                                         f  rv32i46f_5sp_mmio/program_counter/pc_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/program_counter/clk_50mhz
    SLICE_X58Y105        FDCE                                         r  rv32i46f_5sp_mmio/program_counter/pc_reg[26]/C
                         clock pessimism              0.443    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X58Y105        FDCE (Recov_fdce_C_CLR)     -0.293    26.078    rv32i46f_5sp_mmio/program_counter/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 10.169    

Slack (MET) :             10.172ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 0.393ns (4.153%)  route 9.071ns (95.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.271     6.442    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.393     6.835 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        9.071    15.906    rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[0]_1[0]
    SLICE_X59Y105        FDCE                                         f  rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/branch_predictor/clk_50mhz
    SLICE_X59Y105        FDCE                                         r  rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[0]/C
                         clock pessimism              0.443    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X59Y105        FDCE (Recov_fdce_C_CLR)     -0.293    26.078    rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.906    
  -------------------------------------------------------------------
                         slack                                 10.172    

Slack (MET) :             10.172ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 0.393ns (4.153%)  route 9.071ns (95.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.271     6.442    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.393     6.835 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        9.071    15.906    rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[0]_1[0]
    SLICE_X59Y105        FDCE                                         f  rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/branch_predictor/clk_50mhz
    SLICE_X59Y105        FDCE                                         r  rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[1]/C
                         clock pessimism              0.443    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X59Y105        FDCE (Recov_fdce_C_CLR)     -0.293    26.078    rv32i46f_5sp_mmio/branch_predictor/prediction_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.906    
  -------------------------------------------------------------------
                         slack                                 10.172    

Slack (MET) :             10.287ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.393ns (4.204%)  route 8.956ns (95.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.271     6.442    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.393     6.835 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        8.956    15.791    rv32i46f_5sp_mmio/id_ex_register/EX_csr_read_data_reg[0]_1[0]
    SLICE_X55Y104        FDCE                                         f  rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/id_ex_register/clk_50mhz
    SLICE_X55Y104        FDCE                                         r  rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[4]/C
                         clock pessimism              0.443    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.293    26.078    rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                 10.287    

Slack (MET) :             10.287ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.393ns (4.204%)  route 8.956ns (95.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.271     6.442    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.393     6.835 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        8.956    15.791    rv32i46f_5sp_mmio/id_ex_register/EX_csr_read_data_reg[0]_1[0]
    SLICE_X55Y104        FDCE                                         f  rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/id_ex_register/clk_50mhz
    SLICE_X55Y104        FDCE                                         r  rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[5]/C
                         clock pessimism              0.443    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.293    26.078    rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                 10.287    

Slack (MET) :             10.287ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/if_id_register/ID_pc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.393ns (4.204%)  route 8.956ns (95.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.271     6.442    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.393     6.835 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        8.956    15.791    rv32i46f_5sp_mmio/if_id_register/ID_branch_estimation_reg_1[0]
    SLICE_X55Y104        FDCE                                         f  rv32i46f_5sp_mmio/if_id_register/ID_pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/if_id_register/clk_50mhz
    SLICE_X55Y104        FDCE                                         r  rv32i46f_5sp_mmio/if_id_register/ID_pc_reg[4]/C
                         clock pessimism              0.443    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.293    26.078    rv32i46f_5sp_mmio/if_id_register/ID_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                 10.287    

Slack (MET) :             10.287ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/if_id_register/ID_pc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.393ns (4.204%)  route 8.956ns (95.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.271     6.442    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.393     6.835 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        8.956    15.791    rv32i46f_5sp_mmio/if_id_register/ID_branch_estimation_reg_1[0]
    SLICE_X55Y104        FDCE                                         f  rv32i46f_5sp_mmio/if_id_register/ID_pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/if_id_register/clk_50mhz
    SLICE_X55Y104        FDCE                                         r  rv32i46f_5sp_mmio/if_id_register/ID_pc_reg[5]/C
                         clock pessimism              0.443    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.293    26.078    rv32i46f_5sp_mmio/if_id_register/ID_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                 10.287    

Slack (MET) :             10.385ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 0.393ns (4.248%)  route 8.858ns (95.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.271     6.442    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.393     6.835 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        8.858    15.692    rv32i46f_5sp_mmio/id_ex_register/EX_csr_read_data_reg[0]_1[0]
    SLICE_X58Y104        FDCE                                         f  rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/id_ex_register/clk_50mhz
    SLICE_X58Y104        FDCE                                         r  rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[2]/C
                         clock pessimism              0.443    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.293    26.078    rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.692    
  -------------------------------------------------------------------
                         slack                                 10.385    

Slack (MET) :             10.385ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 0.393ns (4.248%)  route 8.858ns (95.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 25.963 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.271     6.442    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.393     6.835 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        8.858    15.692    rv32i46f_5sp_mmio/id_ex_register/EX_csr_read_data_reg[0]_1[0]
    SLICE_X58Y104        FDCE                                         f  rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.175    25.963    rv32i46f_5sp_mmio/id_ex_register/clk_50mhz
    SLICE_X58Y104        FDCE                                         r  rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[3]/C
                         clock pessimism              0.443    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.293    26.078    rv32i46f_5sp_mmio/id_ex_register/EX_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -15.692    
  -------------------------------------------------------------------
                         slack                                 10.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__20/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.702%)  route 0.239ns (59.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.578     2.502    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     2.666 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        0.239     2.905    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__10_0[0]
    SLICE_X65Y136        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__20/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.846     3.359    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X65Y136        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__20/C
                         clock pessimism             -0.823     2.536    
    SLICE_X65Y136        FDCE (Remov_fdce_C_CLR)     -0.092     2.444    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__20
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__16/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.702%)  route 0.239ns (59.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.578     2.502    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     2.666 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        0.239     2.905    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__10_0[0]
    SLICE_X65Y136        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.846     3.359    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X65Y136        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__16/C
                         clock pessimism             -0.823     2.536    
    SLICE_X65Y136        FDCE (Remov_fdce_C_CLR)     -0.092     2.444    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[9]_rep__16
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__15/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.084%)  route 0.303ns (64.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.578     2.502    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     2.666 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        0.303     2.969    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__10_0[0]
    SLICE_X61Y137        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.850     3.363    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X61Y137        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__15/C
                         clock pessimism             -0.823     2.540    
    SLICE_X61Y137        FDCE (Remov_fdce_C_CLR)     -0.092     2.448    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[4]_rep__15
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__13/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.084%)  route 0.303ns (64.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.578     2.502    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     2.666 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        0.303     2.969    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__10_0[0]
    SLICE_X61Y137        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.850     3.363    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X61Y137        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__13/C
                         clock pessimism             -0.823     2.540    
    SLICE_X61Y137        FDCE (Remov_fdce_C_CLR)     -0.092     2.448    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[6]_rep__13
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[10]_rep__0/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.084%)  route 0.420ns (71.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.578     2.502    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     2.666 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        0.420     3.086    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__10_0[0]
    SLICE_X59Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.852     3.365    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X59Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[10]_rep__0/C
                         clock pessimism             -0.823     2.542    
    SLICE_X59Y139        FDCE (Remov_fdce_C_CLR)     -0.092     2.450    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__0/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.084%)  route 0.420ns (71.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.578     2.502    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     2.666 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        0.420     3.086    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__10_0[0]
    SLICE_X59Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.852     3.365    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X59Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__0/C
                         clock pessimism             -0.823     2.542    
    SLICE_X59Y139        FDCE (Remov_fdce_C_CLR)     -0.092     2.450    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.084%)  route 0.420ns (71.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.578     2.502    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     2.666 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        0.420     3.086    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__10_0[0]
    SLICE_X59Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.852     3.365    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X59Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]/C
                         clock pessimism             -0.823     2.542    
    SLICE_X59Y139        FDCE (Remov_fdce_C_CLR)     -0.092     2.450    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_rep__1/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.084%)  route 0.420ns (71.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.578     2.502    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     2.666 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        0.420     3.086    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__10_0[0]
    SLICE_X59Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.852     3.365    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X59Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_rep__1/C
                         clock pessimism             -0.823     2.542    
    SLICE_X59Y139        FDCE (Remov_fdce_C_CLR)     -0.092     2.450    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__1/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.928%)  route 0.423ns (72.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.578     2.502    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     2.666 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        0.423     3.089    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__10_0[0]
    SLICE_X58Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.852     3.365    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X58Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__1/C
                         clock pessimism             -0.823     2.542    
    SLICE_X58Y139        FDCE (Remov_fdce_C_CLR)     -0.092     2.450    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__27/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.928%)  route 0.423ns (72.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.578     2.502    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     2.666 f  reset_sync_reg[2]/Q
                         net (fo=1633, routed)        0.423     3.089    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_rep__10_0[0]
    SLICE_X58Y139        FDCE                                         f  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.852     3.365    rv32i46f_5sp_mmio/ex_mem_register/clk_50mhz
    SLICE_X58Y139        FDCE                                         r  rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__27/C
                         clock pessimism             -0.823     2.542    
    SLICE_X58Y139        FDCE (Remov_fdce_C_CLR)     -0.092     2.450    rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[3]_rep__27
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.639    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50mhz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.291ns  (logic 0.914ns (17.271%)  route 4.377ns (82.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           1.125     5.291    reset
    SLICE_X62Y137        FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.169     5.957    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 0.914ns (18.546%)  route 4.014ns (81.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.762     4.928    reset
    SLICE_X71Y142        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.165     5.953    clk_50mhz
    SLICE_X71Y142        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 0.914ns (18.546%)  route 4.014ns (81.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.762     4.928    reset
    SLICE_X71Y142        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.165     5.953    clk_50mhz
    SLICE_X71Y142        FDPE                                         r  reset_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.541ns  (logic 0.171ns (6.727%)  route 2.370ns (93.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.454     2.541    reset
    SLICE_X71Y142        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.847     3.360    clk_50mhz
    SLICE_X71Y142        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.541ns  (logic 0.171ns (6.727%)  route 2.370ns (93.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.454     2.541    reset
    SLICE_X71Y142        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.847     3.360    clk_50mhz
    SLICE_X71Y142        FDPE                                         r  reset_sync_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.737ns  (logic 0.171ns (6.243%)  route 2.566ns (93.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.650     2.737    reset
    SLICE_X62Y137        FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.848     3.361    clk_50mhz
    SLICE_X62Y137        FDPE                                         r  reset_sync_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_50mhz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unified_uart_controller/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.622ns  (logic 0.918ns (16.320%)  route 4.704ns (83.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        5.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    F15                                               0.000     8.000 r  btn_up (IN)
                         net (fo=0)                   0.000     8.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.918     8.918 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           4.704    13.622    unified_uart_controller/D[0]
    SLICE_X78Y157        FDCE                                         r  unified_uart_controller/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.134     5.922    unified_uart_controller/CLK
    SLICE_X78Y157        FDCE                                         r  unified_uart_controller/btn_sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unified_uart_controller/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.963ns  (logic 0.193ns (6.530%)  route 2.769ns (93.470%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    F15                                               0.000     2.000 r  btn_up (IN)
                         net (fo=0)                   0.000     2.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.193     2.193 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           2.769     4.963    unified_uart_controller/D[0]
    SLICE_X78Y157        FDCE                                         r  unified_uart_controller/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.833     3.347    unified_uart_controller/CLK
    SLICE_X78Y157        FDCE                                         r  unified_uart_controller/btn_sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.914ns (20.286%)  route 3.591ns (79.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.339     4.505    reset
    SLICE_X83Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.264ns  (logic 0.171ns (7.548%)  route 2.093ns (92.452%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[2]_i_1/O
                         net (fo=4, routed)           0.177     2.264    reset
    SLICE_X83Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_clk_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.377ns  (logic 3.250ns (31.320%)  route 7.127ns (68.680%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.424ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.253     6.424    clk_50mhz
    SLICE_X78Y143        FDCE                                         r  cpu_clk_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y143        FDCE (Prop_fdce_C_Q)         0.313     6.737 f  cpu_clk_enable_reg/Q
                         net (fo=226, routed)         3.797    10.534    cpu_clk_enable
    SLICE_X51Y103        LUT1 (Prop_lut1_I0_O)        0.217    10.751 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.330    14.081    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.720    16.801 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.801    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 2.934ns (48.902%)  route 3.065ns (51.098%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.344     6.515    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X36Y109        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y109        FDCE (Prop_fdce_C_Q)         0.393     6.908 r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.065     9.973    lopt_2
    U16                  OBUF (Prop_obuf_I_O)         2.541    12.514 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.514    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.929ns  (logic 2.880ns (48.565%)  route 3.050ns (51.435%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.342     6.514    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X37Y110        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.341     6.855 r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.050     9.905    lopt_5
    W15                  OBUF (Prop_obuf_I_O)         2.539    12.443 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.443    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 2.896ns (48.927%)  route 3.023ns (51.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.342     6.514    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X37Y110        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.341     6.855 r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.023     9.878    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         2.555    12.432 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.432    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 2.965ns (50.648%)  route 2.890ns (49.352%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.345     6.517    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X36Y105        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDPE (Prop_fdpe_C_Q)         0.393     6.910 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.890     9.799    lopt
    T15                  OBUF (Prop_obuf_I_O)         2.572    12.372 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.372    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.807ns  (logic 2.880ns (49.585%)  route 2.928ns (50.415%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.345     6.516    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X37Y106        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDPE (Prop_fdpe_C_Q)         0.341     6.857 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.928     9.785    lopt_1
    T16                  OBUF (Prop_obuf_I_O)         2.539    12.323 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.323    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 2.937ns (51.372%)  route 2.780ns (48.628%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.345     6.517    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X36Y102        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDPE (Prop_fdpe_C_Q)         0.393     6.910 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.780     9.690    lopt_4
    W16                  OBUF (Prop_obuf_I_O)         2.544    12.234 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.234    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.465ns  (logic 2.985ns (54.617%)  route 2.480ns (45.383%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.344     6.515    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X36Y109        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y109        FDCE (Prop_fdce_C_Q)         0.393     6.908 r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.480     9.388    lopt_6
    Y13                  OBUF (Prop_obuf_I_O)         2.592    11.980 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.980    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.396ns (54.825%)  route 1.150ns (45.175%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.615     2.539    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X36Y109        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y109        FDCE (Prop_fdce_C_Q)         0.164     2.703 r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.150     3.853    lopt_6
    Y13                  OBUF (Prop_obuf_I_O)         1.232     5.085 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.085    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.349ns (51.993%)  route 1.245ns (48.007%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.617     2.541    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X36Y102        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDPE (Prop_fdpe_C_Q)         0.164     2.705 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.245     3.950    lopt_4
    W16                  OBUF (Prop_obuf_I_O)         1.185     5.135 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.135    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.320ns (48.199%)  route 1.419ns (51.801%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.616     2.540    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X37Y106        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDPE (Prop_fdpe_C_Q)         0.141     2.681 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.419     4.100    lopt_1
    T16                  OBUF (Prop_obuf_I_O)         1.179     5.279 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.279    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.336ns (48.202%)  route 1.436ns (51.798%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.614     2.538    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X37Y110        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.141     2.679 r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.436     4.115    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.195     5.310 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.310    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.377ns (49.659%)  route 1.396ns (50.341%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.616     2.540    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X36Y105        FDPE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDPE (Prop_fdpe_C_Q)         0.164     2.704 r  rv32i46f_5sp_mmio/mem_wb_register/WB_instruction_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.396     4.099    lopt
    T15                  OBUF (Prop_obuf_I_O)         1.213     5.312 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.312    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.801ns  (logic 1.320ns (47.133%)  route 1.481ns (52.867%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.614     2.538    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X37Y110        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.141     2.679 r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.481     4.160    lopt_5
    W15                  OBUF (Prop_obuf_I_O)         1.179     5.339 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.339    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.345ns (47.540%)  route 1.484ns (52.460%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.615     2.539    rv32i46f_5sp_mmio/mem_wb_register/clk_50mhz
    SLICE_X36Y109        FDCE                                         r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y109        FDCE (Prop_fdce_C_Q)         0.164     2.703 r  rv32i46f_5sp_mmio/mem_wb_register/WB_opcode_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.484     4.187    lopt_2
    U16                  OBUF (Prop_obuf_I_O)         1.181     5.368 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.368    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_clk_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.233ns  (logic 1.507ns (28.803%)  route 3.726ns (71.197%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.566     2.490    clk_50mhz
    SLICE_X78Y143        FDCE                                         r  cpu_clk_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y143        FDCE (Prop_fdce_C_Q)         0.128     2.618 f  cpu_clk_enable_reg/Q
                         net (fo=226, routed)         2.111     4.729    cpu_clk_enable
    SLICE_X51Y103        LUT1 (Prop_lut1_I0_O)        0.097     4.826 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.615     6.441    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.282     7.723 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.723    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.123ns  (logic 3.532ns (57.680%)  route 2.591ns (42.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        1.269     6.440    uart_tx/CLK
    SLICE_X49Y132        FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDPE (Prop_fdpe_C_Q)         0.341     6.781 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           2.591     9.372    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.191    12.563 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000    12.563    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.410ns (52.313%)  route 1.285ns (47.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=5819, routed)        0.580     2.504    uart_tx/CLK
    SLICE_X49Y132        FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDPE (Prop_fdpe_C_Q)         0.141     2.645 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           1.285     3.930    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.269     5.199 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000     5.199    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





