+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                                               design_1_i/top_0/inst/tdc1/latches_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[51]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[49]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[47]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[26]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[50]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                               design_1_i/top_0/inst/tdc1/latches_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[52]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                               design_1_i/top_0/inst/tdc1/latches_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[48]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[43]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[40]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                               design_1_i/top_0/inst/tdc1/latches_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                               design_1_i/top_0/inst/tdc1/latches_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[33]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[45]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[19]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[14]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[38]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[16]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[27]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                               design_1_i/top_0/inst/tdc1/latches_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[29]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[46]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[44]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[37]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[53]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[59]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[41]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[39]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                               design_1_i/top_0/inst/tdc1/latches_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[21]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[56]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                               design_1_i/top_0/inst/tdc1/latches_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[62]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[36]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[35]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                               design_1_i/top_0/inst/tdc1/latches_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[34]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[58]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[20]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                               design_1_i/top_0/inst/tdc1/latches_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[32]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[18]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[61]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[30]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[54]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[22]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[42]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[57]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[60]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                              design_1_i/top_0/inst/tdc1/latches_reg[55]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
