2-3-3-input OR-AND-AND-OR-Invert gate
.cell OAAOI233
.origin OAAOI232
.inputs C2 C1 C B2 B1 B A1 A 
.outputs Y 
pmos C2 N4 vdd vdd g 2 6 2
pmos C1 N4 vdd vdd g 2 5 2
pmos C N4 vdd vdd g 2 4 2
pmos B2 N1 N4 vdd g 1 4 1
pmos B1 N1 N4 vdd g 1 3 1
pmos B N1 N4 vdd g 1 2 1
pmos A1 N N4 vdd g 2 1 2
pmos A Y N vdd g 1 1 1
nmos C2 N6 gnd gnd 1 3 3 -3
nmos C1 N5 N6 gnd 1 2 3 -2
nmos C N4 N5 gnd 1 1 3 -1
nmos B2 N3 gnd gnd 1 4 2 -4
nmos B1 N2 N3 gnd 1 3 2 -3
nmos B N1 N2 gnd 1 2 2 -2
nmos A1 Y N1 gnd 1 1 2 -1
nmos A Y N1 gnd 1 1 1 -1
.end