Info: Generated by version: 19.1 build 240
Info: Starting: Create simulation model
Info: qsys-generate E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_add_sub.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_add_sub --family="Stratix 10" --part=1SX280HU2F50E1VG
Info: FPU_add_sub: "Transforming system: FPU_add_sub"
Info: FPU_add_sub: "Naming system components in system: FPU_add_sub"
Info: FPU_add_sub: "Processing generation queue"
Info: FPU_add_sub: "Generating: FPU_add_sub"
Info: FPU_add_sub: "Generating: FPU_add_sub_altera_fp_functions_191_274fvhq"
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 100 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 150 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 125 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 112 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 119 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 115 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 113 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 114 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 115 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 114 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: Could achieve 2 cycles latency maximum at Frequency 115 MHz, padding with registers to reach requested 2 cycles latency
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 114 -name FPU_add_sub_altera_fp_functions_191_274fvhq -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -constrainLatency 2 -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: DSP Blocks Used: 0
Info: fp_functions_0: LUTs Used: 915
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: FPU_add_sub: Done "FPU_add_sub" with 2 modules, 4 files
Info: Generating the following file(s) for MODELSIM simulator in E:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU/FPU_add_sub/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU/FPU_add_sub/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU/FPU_add_sub/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_add_sub.ip --output-directory=E:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU/FPU_add_sub/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU/FPU_add_sub/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU/FPU_add_sub/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU/FPU_add_sub/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_add_sub.ip --block-symbol-file --output-directory=E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_add_sub --family="Stratix 10" --part=1SX280HU2F50E1VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_add_sub.ip --synthesis=VERILOG --output-directory=E:\RESEARCH_AVANCEMENT\Design_Architect\Test_PE\PE_FPU\FPU_add_sub --family="Stratix 10" --part=1SX280HU2F50E1VG
Info: FPU_add_sub: "Transforming system: FPU_add_sub"
Info: FPU_add_sub: "Naming system components in system: FPU_add_sub"
Info: FPU_add_sub: "Processing generation queue"
Info: FPU_add_sub: "Generating: FPU_add_sub"
Info: FPU_add_sub: "Generating: FPU_add_sub_altera_fp_functions_191_274fvhq"
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 100 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 150 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 125 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 112 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 119 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 115 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 113 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 114 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 115 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 114 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: Could achieve 2 cycles latency maximum at Frequency 115 MHz, padding with registers to reach requested 2 cycles latency
Info: fp_functions_0: D:/asset/nam4hk2/de10_pro/tool_de10_pro/pathforinstall/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 114 -name FPU_add_sub_altera_fp_functions_191_274fvhq -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -constrainLatency 2 -correctRounding -speedgrade 1 FPFusedAddSub 8 23
Info: fp_functions_0: DSP Blocks Used: 0
Info: fp_functions_0: LUTs Used: 915
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: FPU_add_sub: Done "FPU_add_sub" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in FPU_add_sub. No files generated.
Info: Finished: Generate IP Core Documentation
