multiline_comment|/*&n; * linux/drivers/ide/pci/sis5513.c&t;Version 0.16ac+vp&t;Jun 18, 2003&n; *&n; * Copyright (C) 1999-2000&t;Andre Hedrick &lt;andre@linux-ide.org&gt;&n; * Copyright (C) 2002&t;&t;Lionel Bouton &lt;Lionel.Bouton@inet6.fr&gt;, Maintainer&n; * Copyright (C) 2003&t;&t;Vojtech Pavlik &lt;vojtech@suse.cz&gt;&n; * May be copied or modified under the terms of the GNU General Public License&n; *&n; *&n; * Thanks :&n; *&n; * SiS Taiwan&t;&t;: for direct support and hardware.&n; * Daniela Engert&t;: for initial ATA100 advices and numerous others.&n; * John Fremlin, Manfred Spraul, Dave Morgan, Peter Kjellerstedt&t;:&n; *&t;&t;&t;  for checking code correctness, providing patches.&n; *&n; *&n; * Original tests and design on the SiS620 chipset.&n; * ATA100 tests and design on the SiS735 chipset.&n; * ATA16/33 support from specs&n; * ATA133 support for SiS961/962 by L.C. Chang &lt;lcchang@sis.com.tw&gt;&n; * ATA133 961/962/963 fixes by Vojtech Pavlik &lt;vojtech@suse.cz&gt;&n; *&n; * Documentation:&n; *&t;SiS chipset documentation available under NDA to companies only&n; *      (not to individuals).&n; */
multiline_comment|/*&n; * The original SiS5513 comes from a SiS5511/55112/5513 chipset. The original&n; * SiS5513 was also used in the SiS5596/5513 chipset. Thus if we see a SiS5511&n; * or SiS5596, we can assume we see the first MWDMA-16 capable SiS5513 chip.&n; *&n; * Later SiS chipsets integrated the 5513 functionality into the NorthBridge,&n; * starting with SiS5571 and up to SiS745. The PCI ID didn&squot;t change, though. We&n; * can figure out that we have a more modern and more capable 5513 by looking&n; * for the respective NorthBridge IDs.&n; *&n; * Even later (96x family) SiS chipsets use the MuTIOL link and place the 5513&n; * into the SouthBrige. Here we cannot rely on looking up the NorthBridge PCI&n; * ID, while the now ATA-133 capable 5513 still has the same PCI ID.&n; * Fortunately the 5513 can be &squot;unmasked&squot; by fiddling with some config space&n; * bits, changing its device id to the true one - 5517 for 961 and 5518 for&n; * 962/963.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/timer.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/blkdev.h&gt;
macro_line|#include &lt;linux/hdreg.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/ide.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &quot;ide-timing.h&quot;
DECL|macro|DISPLAY_SIS_TIMINGS
mdefine_line|#define DISPLAY_SIS_TIMINGS
multiline_comment|/* registers layout and init values are chipset family dependant */
DECL|macro|ATA_16
mdefine_line|#define ATA_16&t;&t;0x01
DECL|macro|ATA_33
mdefine_line|#define ATA_33&t;&t;0x02
DECL|macro|ATA_66
mdefine_line|#define ATA_66&t;&t;0x03
DECL|macro|ATA_100a
mdefine_line|#define ATA_100a&t;0x04 
singleline_comment|// SiS730/SiS550 is ATA100 with ATA66 layout
DECL|macro|ATA_100
mdefine_line|#define ATA_100&t;&t;0x05
DECL|macro|ATA_133a
mdefine_line|#define ATA_133a&t;0x06 
singleline_comment|// SiS961b with 133 support
DECL|macro|ATA_133
mdefine_line|#define ATA_133&t;&t;0x07 
singleline_comment|// SiS962/963
DECL|variable|chipset_family
r_static
id|u8
id|chipset_family
suffix:semicolon
multiline_comment|/*&n; * Devices supported&n; */
r_static
r_const
r_struct
(brace
DECL|member|name
r_const
r_char
op_star
id|name
suffix:semicolon
DECL|member|host_id
id|u16
id|host_id
suffix:semicolon
DECL|member|chipset_family
id|u8
id|chipset_family
suffix:semicolon
DECL|member|flags
id|u8
id|flags
suffix:semicolon
DECL|variable|SiSHostChipInfo
)brace
id|SiSHostChipInfo
(braket
)braket
op_assign
(brace
(brace
l_string|&quot;SiS745&quot;
comma
id|PCI_DEVICE_ID_SI_745
comma
id|ATA_100
)brace
comma
(brace
l_string|&quot;SiS735&quot;
comma
id|PCI_DEVICE_ID_SI_735
comma
id|ATA_100
)brace
comma
(brace
l_string|&quot;SiS733&quot;
comma
id|PCI_DEVICE_ID_SI_733
comma
id|ATA_100
)brace
comma
(brace
l_string|&quot;SiS635&quot;
comma
id|PCI_DEVICE_ID_SI_635
comma
id|ATA_100
)brace
comma
(brace
l_string|&quot;SiS633&quot;
comma
id|PCI_DEVICE_ID_SI_633
comma
id|ATA_100
)brace
comma
(brace
l_string|&quot;SiS730&quot;
comma
id|PCI_DEVICE_ID_SI_730
comma
id|ATA_100a
)brace
comma
(brace
l_string|&quot;SiS550&quot;
comma
id|PCI_DEVICE_ID_SI_550
comma
id|ATA_100a
)brace
comma
(brace
l_string|&quot;SiS640&quot;
comma
id|PCI_DEVICE_ID_SI_640
comma
id|ATA_66
)brace
comma
(brace
l_string|&quot;SiS630&quot;
comma
id|PCI_DEVICE_ID_SI_630
comma
id|ATA_66
)brace
comma
(brace
l_string|&quot;SiS620&quot;
comma
id|PCI_DEVICE_ID_SI_620
comma
id|ATA_66
)brace
comma
(brace
l_string|&quot;SiS540&quot;
comma
id|PCI_DEVICE_ID_SI_540
comma
id|ATA_66
)brace
comma
(brace
l_string|&quot;SiS530&quot;
comma
id|PCI_DEVICE_ID_SI_530
comma
id|ATA_66
)brace
comma
(brace
l_string|&quot;SiS5600&quot;
comma
id|PCI_DEVICE_ID_SI_5600
comma
id|ATA_33
)brace
comma
(brace
l_string|&quot;SiS5598&quot;
comma
id|PCI_DEVICE_ID_SI_5598
comma
id|ATA_33
)brace
comma
(brace
l_string|&quot;SiS5597&quot;
comma
id|PCI_DEVICE_ID_SI_5597
comma
id|ATA_33
)brace
comma
(brace
l_string|&quot;SiS5591/2&quot;
comma
id|PCI_DEVICE_ID_SI_5591
comma
id|ATA_33
)brace
comma
(brace
l_string|&quot;SiS5582&quot;
comma
id|PCI_DEVICE_ID_SI_5582
comma
id|ATA_33
)brace
comma
(brace
l_string|&quot;SiS5581&quot;
comma
id|PCI_DEVICE_ID_SI_5581
comma
id|ATA_33
)brace
comma
(brace
l_string|&quot;SiS5596&quot;
comma
id|PCI_DEVICE_ID_SI_5596
comma
id|ATA_16
)brace
comma
(brace
l_string|&quot;SiS5571&quot;
comma
id|PCI_DEVICE_ID_SI_5571
comma
id|ATA_16
)brace
comma
(brace
l_string|&quot;SiS551x&quot;
comma
id|PCI_DEVICE_ID_SI_5511
comma
id|ATA_16
)brace
comma
)brace
suffix:semicolon
multiline_comment|/* Cycle time bits and values vary across chip dma capabilities&n;   These three arrays hold the register layout and the values to set.&n;   Indexed by chipset_family and (dma_mode - XFER_UDMA_0) */
multiline_comment|/* {0, ATA_16, ATA_33, ATA_66, ATA_100a, ATA_100, ATA_133} */
DECL|variable|cycle_time_offset
r_static
id|u8
id|cycle_time_offset
(braket
)braket
op_assign
(brace
l_int|0
comma
l_int|0
comma
l_int|5
comma
l_int|4
comma
l_int|4
comma
l_int|0
comma
l_int|0
)brace
suffix:semicolon
DECL|variable|cycle_time_range
r_static
id|u8
id|cycle_time_range
(braket
)braket
op_assign
(brace
l_int|0
comma
l_int|0
comma
l_int|2
comma
l_int|3
comma
l_int|3
comma
l_int|4
comma
l_int|4
)brace
suffix:semicolon
DECL|variable|cycle_time_value
r_static
id|u8
id|cycle_time_value
(braket
)braket
(braket
id|XFER_UDMA_6
op_minus
id|XFER_UDMA_0
op_plus
l_int|1
)braket
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* no udma */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* no udma */
(brace
l_int|3
comma
l_int|2
comma
l_int|1
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* ATA_33 */
(brace
l_int|7
comma
l_int|5
comma
l_int|3
comma
l_int|2
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* ATA_66 */
(brace
l_int|7
comma
l_int|5
comma
l_int|3
comma
l_int|2
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* ATA_100a (730 specific), differences are on cycle_time range and offset */
(brace
l_int|11
comma
l_int|7
comma
l_int|5
comma
l_int|4
comma
l_int|2
comma
l_int|1
comma
l_int|0
)brace
comma
multiline_comment|/* ATA_100 */
(brace
l_int|15
comma
l_int|10
comma
l_int|7
comma
l_int|5
comma
l_int|3
comma
l_int|2
comma
l_int|1
)brace
comma
multiline_comment|/* ATA_133a (earliest 691 southbridges) */
(brace
l_int|15
comma
l_int|10
comma
l_int|7
comma
l_int|5
comma
l_int|3
comma
l_int|2
comma
l_int|1
)brace
comma
multiline_comment|/* ATA_133 */
)brace
suffix:semicolon
multiline_comment|/* CRC Valid Setup Time vary across IDE clock setting 33/66/100/133&n;   See SiS962 data sheet for more detail */
DECL|variable|cvs_time_value
r_static
id|u8
id|cvs_time_value
(braket
)braket
(braket
id|XFER_UDMA_6
op_minus
id|XFER_UDMA_0
op_plus
l_int|1
)braket
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* no udma */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* no udma */
(brace
l_int|2
comma
l_int|1
comma
l_int|1
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|4
comma
l_int|3
comma
l_int|2
comma
l_int|1
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|4
comma
l_int|3
comma
l_int|2
comma
l_int|1
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|6
comma
l_int|4
comma
l_int|3
comma
l_int|1
comma
l_int|1
comma
l_int|1
comma
l_int|0
)brace
comma
(brace
l_int|9
comma
l_int|6
comma
l_int|4
comma
l_int|2
comma
l_int|2
comma
l_int|2
comma
l_int|2
)brace
comma
(brace
l_int|9
comma
l_int|6
comma
l_int|4
comma
l_int|2
comma
l_int|2
comma
l_int|2
comma
l_int|2
)brace
comma
)brace
suffix:semicolon
multiline_comment|/* Initialize time, Active time, Recovery time vary across&n;   IDE clock settings. These 3 arrays hold the register value&n;   for PIO0/1/2/3/4 and DMA0/1/2 mode in order */
DECL|variable|ini_time_value
r_static
id|u8
id|ini_time_value
(braket
)braket
(braket
l_int|8
)braket
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|2
comma
l_int|1
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|4
comma
l_int|3
comma
l_int|1
comma
l_int|1
comma
l_int|1
comma
l_int|3
comma
l_int|1
comma
l_int|1
)brace
comma
(brace
l_int|4
comma
l_int|3
comma
l_int|1
comma
l_int|1
comma
l_int|1
comma
l_int|3
comma
l_int|1
comma
l_int|1
)brace
comma
(brace
l_int|6
comma
l_int|4
comma
l_int|2
comma
l_int|2
comma
l_int|2
comma
l_int|4
comma
l_int|2
comma
l_int|2
)brace
comma
(brace
l_int|9
comma
l_int|6
comma
l_int|3
comma
l_int|3
comma
l_int|3
comma
l_int|6
comma
l_int|3
comma
l_int|3
)brace
comma
(brace
l_int|9
comma
l_int|6
comma
l_int|3
comma
l_int|3
comma
l_int|3
comma
l_int|6
comma
l_int|3
comma
l_int|3
)brace
comma
)brace
suffix:semicolon
DECL|variable|act_time_value
r_static
id|u8
id|act_time_value
(braket
)braket
(braket
l_int|8
)braket
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|9
comma
l_int|9
comma
l_int|9
comma
l_int|2
comma
l_int|2
comma
l_int|7
comma
l_int|2
comma
l_int|2
)brace
comma
(brace
l_int|19
comma
l_int|19
comma
l_int|19
comma
l_int|5
comma
l_int|4
comma
l_int|14
comma
l_int|5
comma
l_int|4
)brace
comma
(brace
l_int|19
comma
l_int|19
comma
l_int|19
comma
l_int|5
comma
l_int|4
comma
l_int|14
comma
l_int|5
comma
l_int|4
)brace
comma
(brace
l_int|28
comma
l_int|28
comma
l_int|28
comma
l_int|7
comma
l_int|6
comma
l_int|21
comma
l_int|7
comma
l_int|6
)brace
comma
(brace
l_int|38
comma
l_int|38
comma
l_int|38
comma
l_int|10
comma
l_int|9
comma
l_int|28
comma
l_int|10
comma
l_int|9
)brace
comma
(brace
l_int|38
comma
l_int|38
comma
l_int|38
comma
l_int|10
comma
l_int|9
comma
l_int|28
comma
l_int|10
comma
l_int|9
)brace
comma
)brace
suffix:semicolon
DECL|variable|rco_time_value
r_static
id|u8
id|rco_time_value
(braket
)braket
(braket
l_int|8
)braket
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|9
comma
l_int|2
comma
l_int|0
comma
l_int|2
comma
l_int|0
comma
l_int|7
comma
l_int|1
comma
l_int|1
)brace
comma
(brace
l_int|19
comma
l_int|5
comma
l_int|1
comma
l_int|5
comma
l_int|2
comma
l_int|16
comma
l_int|3
comma
l_int|2
)brace
comma
(brace
l_int|19
comma
l_int|5
comma
l_int|1
comma
l_int|5
comma
l_int|2
comma
l_int|16
comma
l_int|3
comma
l_int|2
)brace
comma
(brace
l_int|30
comma
l_int|9
comma
l_int|3
comma
l_int|9
comma
l_int|4
comma
l_int|25
comma
l_int|6
comma
l_int|4
)brace
comma
(brace
l_int|40
comma
l_int|12
comma
l_int|4
comma
l_int|12
comma
l_int|5
comma
l_int|34
comma
l_int|12
comma
l_int|5
)brace
comma
(brace
l_int|40
comma
l_int|12
comma
l_int|4
comma
l_int|12
comma
l_int|5
comma
l_int|34
comma
l_int|12
comma
l_int|5
)brace
comma
)brace
suffix:semicolon
multiline_comment|/*&n; * Printing configuration&n; */
multiline_comment|/* Used for chipset type printing at boot time */
DECL|variable|chipset_capability
r_static
r_char
op_star
id|chipset_capability
(braket
)braket
op_assign
(brace
l_string|&quot;ATA&quot;
comma
l_string|&quot;ATA 16&quot;
comma
l_string|&quot;ATA 33&quot;
comma
l_string|&quot;ATA 66&quot;
comma
l_string|&quot;ATA 100 (1st gen)&quot;
comma
l_string|&quot;ATA 100 (2nd gen)&quot;
comma
l_string|&quot;ATA 133 (1st gen)&quot;
comma
l_string|&quot;ATA 133 (2nd gen)&quot;
)brace
suffix:semicolon
macro_line|#if defined(DISPLAY_SIS_TIMINGS) &amp;&amp; defined(CONFIG_PROC_FS)
macro_line|#include &lt;linux/stat.h&gt;
macro_line|#include &lt;linux/proc_fs.h&gt;
DECL|variable|sis_proc
r_static
id|u8
id|sis_proc
op_assign
l_int|0
suffix:semicolon
DECL|variable|bmide_dev
r_static
r_struct
id|pci_dev
op_star
id|bmide_dev
suffix:semicolon
DECL|variable|cable_type
r_static
r_char
op_star
id|cable_type
(braket
)braket
op_assign
(brace
l_string|&quot;80 pins&quot;
comma
l_string|&quot;40 pins&quot;
)brace
suffix:semicolon
DECL|variable|recovery_time
r_static
r_char
op_star
id|recovery_time
(braket
)braket
op_assign
initialization_block
suffix:semicolon
DECL|variable|active_time
r_static
r_char
op_star
id|active_time
(braket
)braket
op_assign
(brace
l_string|&quot;8 PCICLK&quot;
comma
l_string|&quot;1 PCICLCK&quot;
comma
l_string|&quot;2 PCICLK&quot;
comma
l_string|&quot;3 PCICLK&quot;
comma
l_string|&quot;4 PCICLK&quot;
comma
l_string|&quot;5 PCICLK&quot;
comma
l_string|&quot;6 PCICLK&quot;
comma
l_string|&quot;12 PCICLK&quot;
)brace
suffix:semicolon
DECL|variable|cycle_time
r_static
r_char
op_star
id|cycle_time
(braket
)braket
op_assign
(brace
l_string|&quot;Reserved&quot;
comma
l_string|&quot;2 CLK&quot;
comma
l_string|&quot;3 CLK&quot;
comma
l_string|&quot;4 CLK&quot;
comma
l_string|&quot;5 CLK&quot;
comma
l_string|&quot;6 CLK&quot;
comma
l_string|&quot;7 CLK&quot;
comma
l_string|&quot;8 CLK&quot;
comma
l_string|&quot;9 CLK&quot;
comma
l_string|&quot;10 CLK&quot;
comma
l_string|&quot;11 CLK&quot;
comma
l_string|&quot;12 CLK&quot;
comma
l_string|&quot;13 CLK&quot;
comma
l_string|&quot;14 CLK&quot;
comma
l_string|&quot;15 CLK&quot;
comma
l_string|&quot;16 CLK&quot;
)brace
suffix:semicolon
multiline_comment|/* Generic add master or slave info function */
DECL|function|get_drives_info
r_static
r_char
op_star
id|get_drives_info
(paren
r_char
op_star
id|buffer
comma
id|u8
id|pos
)paren
(brace
id|u8
id|reg00
comma
id|reg01
comma
id|reg10
comma
id|reg11
suffix:semicolon
multiline_comment|/* timing registers */
id|u32
id|regdw0
comma
id|regdw1
suffix:semicolon
r_char
op_star
id|p
op_assign
id|buffer
suffix:semicolon
multiline_comment|/* Postwrite/Prefetch */
r_if
c_cond
(paren
id|chipset_family
OL
id|ATA_133
)paren
(brace
id|pci_read_config_byte
c_func
(paren
id|bmide_dev
comma
l_int|0x4b
comma
op_amp
id|reg00
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Drive %d:        Postwrite %s &bslash;t &bslash;t Postwrite %s&bslash;n&quot;
comma
id|pos
comma
(paren
id|reg00
op_amp
(paren
l_int|0x10
op_lshift
id|pos
)paren
)paren
ques
c_cond
l_string|&quot;Enabled&quot;
suffix:colon
l_string|&quot;Disabled&quot;
comma
(paren
id|reg00
op_amp
(paren
l_int|0x40
op_lshift
id|pos
)paren
)paren
ques
c_cond
l_string|&quot;Enabled&quot;
suffix:colon
l_string|&quot;Disabled&quot;
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;                Prefetch  %s &bslash;t &bslash;t Prefetch  %s&bslash;n&quot;
comma
(paren
id|reg00
op_amp
(paren
l_int|0x01
op_lshift
id|pos
)paren
)paren
ques
c_cond
l_string|&quot;Enabled&quot;
suffix:colon
l_string|&quot;Disabled&quot;
comma
(paren
id|reg00
op_amp
(paren
l_int|0x04
op_lshift
id|pos
)paren
)paren
ques
c_cond
l_string|&quot;Enabled&quot;
suffix:colon
l_string|&quot;Disabled&quot;
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|bmide_dev
comma
l_int|0x40
op_plus
l_int|2
op_star
id|pos
comma
op_amp
id|reg00
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|bmide_dev
comma
l_int|0x41
op_plus
l_int|2
op_star
id|pos
comma
op_amp
id|reg01
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|bmide_dev
comma
l_int|0x44
op_plus
l_int|2
op_star
id|pos
comma
op_amp
id|reg10
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|bmide_dev
comma
l_int|0x45
op_plus
l_int|2
op_star
id|pos
comma
op_amp
id|reg11
)paren
suffix:semicolon
)brace
r_else
(brace
id|u32
id|reg54h
suffix:semicolon
id|u8
id|drive_pci
op_assign
l_int|0x40
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|bmide_dev
comma
l_int|0x54
comma
op_amp
id|reg54h
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg54h
op_amp
l_int|0x40000000
)paren
(brace
singleline_comment|// Configuration space remapped to 0x70
id|drive_pci
op_assign
l_int|0x70
suffix:semicolon
)brace
id|pci_read_config_dword
c_func
(paren
id|bmide_dev
comma
(paren
r_int
r_int
)paren
id|drive_pci
op_plus
l_int|4
op_star
id|pos
comma
op_amp
id|regdw0
)paren
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|bmide_dev
comma
(paren
r_int
r_int
)paren
id|drive_pci
op_plus
l_int|4
op_star
id|pos
op_plus
l_int|8
comma
op_amp
id|regdw1
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Drive %d:&bslash;n&quot;
comma
id|pos
)paren
suffix:semicolon
)brace
multiline_comment|/* UDMA */
r_if
c_cond
(paren
id|chipset_family
op_ge
id|ATA_133
)paren
(brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;                UDMA %s &bslash;t &bslash;t &bslash;t UDMA %s&bslash;n&quot;
comma
(paren
id|regdw0
op_amp
l_int|0x04
)paren
ques
c_cond
l_string|&quot;Enabled&quot;
suffix:colon
l_string|&quot;Disabled&quot;
comma
(paren
id|regdw1
op_amp
l_int|0x04
)paren
ques
c_cond
l_string|&quot;Enabled&quot;
suffix:colon
l_string|&quot;Disabled&quot;
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;                UDMA Cycle Time    %s &bslash;t UDMA Cycle Time    %s&bslash;n&quot;
comma
id|cycle_time
(braket
(paren
id|regdw0
op_amp
l_int|0xF0
)paren
op_rshift
l_int|4
)braket
comma
id|cycle_time
(braket
(paren
id|regdw1
op_amp
l_int|0xF0
)paren
op_rshift
l_int|4
)braket
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|chipset_family
op_ge
id|ATA_33
)paren
(brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;                UDMA %s &bslash;t &bslash;t &bslash;t UDMA %s&bslash;n&quot;
comma
(paren
id|reg01
op_amp
l_int|0x80
)paren
ques
c_cond
l_string|&quot;Enabled&quot;
suffix:colon
l_string|&quot;Disabled&quot;
comma
(paren
id|reg11
op_amp
l_int|0x80
)paren
ques
c_cond
l_string|&quot;Enabled&quot;
suffix:colon
l_string|&quot;Disabled&quot;
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;                UDMA Cycle Time    &quot;
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|chipset_family
)paren
(brace
r_case
id|ATA_33
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
id|cycle_time
(braket
(paren
id|reg01
op_amp
l_int|0x60
)paren
op_rshift
l_int|5
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_66
suffix:colon
r_case
id|ATA_100a
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
id|cycle_time
(braket
(paren
id|reg01
op_amp
l_int|0x70
)paren
op_rshift
l_int|4
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_100
suffix:colon
r_case
id|ATA_133a
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
id|cycle_time
(braket
id|reg01
op_amp
l_int|0x0F
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;?&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot; &bslash;t UDMA Cycle Time    &quot;
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|chipset_family
)paren
(brace
r_case
id|ATA_33
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
id|cycle_time
(braket
(paren
id|reg11
op_amp
l_int|0x60
)paren
op_rshift
l_int|5
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_66
suffix:colon
r_case
id|ATA_100a
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
id|cycle_time
(braket
(paren
id|reg11
op_amp
l_int|0x70
)paren
op_rshift
l_int|4
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_100
suffix:colon
r_case
id|ATA_133a
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
id|cycle_time
(braket
id|reg11
op_amp
l_int|0x0F
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;?&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|chipset_family
OL
id|ATA_133
)paren
(brace
multiline_comment|/* else case TODO */
multiline_comment|/* Data Active */
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;                Data Active Time   &quot;
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|chipset_family
)paren
(brace
r_case
id|ATA_16
suffix:colon
multiline_comment|/* confirmed */
r_case
id|ATA_33
suffix:colon
r_case
id|ATA_66
suffix:colon
r_case
id|ATA_100a
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
id|active_time
(braket
id|reg01
op_amp
l_int|0x07
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_100
suffix:colon
r_case
id|ATA_133a
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
id|active_time
(braket
(paren
id|reg00
op_amp
l_int|0x70
)paren
op_rshift
l_int|4
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;?&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot; &bslash;t Data Active Time   &quot;
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|chipset_family
)paren
(brace
r_case
id|ATA_16
suffix:colon
r_case
id|ATA_33
suffix:colon
r_case
id|ATA_66
suffix:colon
r_case
id|ATA_100a
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
id|active_time
(braket
id|reg11
op_amp
l_int|0x07
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_100
suffix:colon
r_case
id|ATA_133a
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
id|active_time
(braket
(paren
id|reg10
op_amp
l_int|0x70
)paren
op_rshift
l_int|4
)braket
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;?&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
multiline_comment|/* Data Recovery */
multiline_comment|/* warning: may need (reg&amp;0x07) for pre ATA66 chips */
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;                Data Recovery Time %s &bslash;t Data Recovery Time %s&bslash;n&quot;
comma
id|recovery_time
(braket
id|reg00
op_amp
l_int|0x0f
)braket
comma
id|recovery_time
(braket
id|reg10
op_amp
l_int|0x0f
)braket
)paren
suffix:semicolon
)brace
r_return
id|p
suffix:semicolon
)brace
DECL|function|get_masters_info
r_static
r_char
op_star
id|get_masters_info
c_func
(paren
r_char
op_star
id|buffer
)paren
(brace
r_return
id|get_drives_info
c_func
(paren
id|buffer
comma
l_int|0
)paren
suffix:semicolon
)brace
DECL|function|get_slaves_info
r_static
r_char
op_star
id|get_slaves_info
c_func
(paren
r_char
op_star
id|buffer
)paren
(brace
r_return
id|get_drives_info
c_func
(paren
id|buffer
comma
l_int|1
)paren
suffix:semicolon
)brace
multiline_comment|/* Main get_info, called on /proc/ide/sis reads */
DECL|function|sis_get_info
r_static
r_int
id|sis_get_info
(paren
r_char
op_star
id|buffer
comma
r_char
op_star
op_star
id|addr
comma
id|off_t
id|offset
comma
r_int
id|count
)paren
(brace
r_char
op_star
id|p
op_assign
id|buffer
suffix:semicolon
r_int
id|len
suffix:semicolon
id|u8
id|reg
suffix:semicolon
id|u16
id|reg2
comma
id|reg3
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;&bslash;nSiS 5513 &quot;
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|chipset_family
)paren
(brace
r_case
id|ATA_16
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;DMA 16&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_33
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Ultra 33&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_66
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Ultra 66&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_100a
suffix:colon
r_case
id|ATA_100
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Ultra 100&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_133a
suffix:colon
r_case
id|ATA_133
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Ultra 133&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Unknown???&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot; chipset&bslash;n&quot;
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;--------------- Primary Channel &quot;
l_string|&quot;---------------- Secondary Channel &quot;
l_string|&quot;-------------&bslash;n&quot;
)paren
suffix:semicolon
multiline_comment|/* Status */
id|pci_read_config_byte
c_func
(paren
id|bmide_dev
comma
l_int|0x4a
comma
op_amp
id|reg
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chipset_family
op_eq
id|ATA_133
)paren
(brace
id|pci_read_config_word
c_func
(paren
id|bmide_dev
comma
l_int|0x50
comma
op_amp
id|reg2
)paren
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|bmide_dev
comma
l_int|0x52
comma
op_amp
id|reg3
)paren
suffix:semicolon
)brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Channel Status: &quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chipset_family
OL
id|ATA_66
)paren
(brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;%s &bslash;t &bslash;t &bslash;t &bslash;t %s&bslash;n&quot;
comma
(paren
id|reg
op_amp
l_int|0x04
)paren
ques
c_cond
l_string|&quot;On&quot;
suffix:colon
l_string|&quot;Off&quot;
comma
(paren
id|reg
op_amp
l_int|0x02
)paren
ques
c_cond
l_string|&quot;On&quot;
suffix:colon
l_string|&quot;Off&quot;
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|chipset_family
OL
id|ATA_133
)paren
(brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;%s &bslash;t &bslash;t &bslash;t &bslash;t %s &bslash;n&quot;
comma
(paren
id|reg
op_amp
l_int|0x02
)paren
ques
c_cond
l_string|&quot;On&quot;
suffix:colon
l_string|&quot;Off&quot;
comma
(paren
id|reg
op_amp
l_int|0x04
)paren
ques
c_cond
l_string|&quot;On&quot;
suffix:colon
l_string|&quot;Off&quot;
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* ATA_133 */
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;%s &bslash;t &bslash;t &bslash;t &bslash;t %s &bslash;n&quot;
comma
(paren
id|reg2
op_amp
l_int|0x02
)paren
ques
c_cond
l_string|&quot;On&quot;
suffix:colon
l_string|&quot;Off&quot;
comma
(paren
id|reg3
op_amp
l_int|0x02
)paren
ques
c_cond
l_string|&quot;On&quot;
suffix:colon
l_string|&quot;Off&quot;
)paren
suffix:semicolon
)brace
multiline_comment|/* Operation Mode */
id|pci_read_config_byte
c_func
(paren
id|bmide_dev
comma
l_int|0x09
comma
op_amp
id|reg
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Operation Mode: %s &bslash;t &bslash;t &bslash;t %s &bslash;n&quot;
comma
(paren
id|reg
op_amp
l_int|0x01
)paren
ques
c_cond
l_string|&quot;Native&quot;
suffix:colon
l_string|&quot;Compatible&quot;
comma
(paren
id|reg
op_amp
l_int|0x04
)paren
ques
c_cond
l_string|&quot;Native&quot;
suffix:colon
l_string|&quot;Compatible&quot;
)paren
suffix:semicolon
multiline_comment|/* 80-pin cable ? */
r_if
c_cond
(paren
id|chipset_family
op_ge
id|ATA_133
)paren
(brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Cable Type:     %s &bslash;t &bslash;t &bslash;t %s&bslash;n&quot;
comma
(paren
id|reg2
op_amp
l_int|0x01
)paren
ques
c_cond
id|cable_type
(braket
l_int|1
)braket
suffix:colon
id|cable_type
(braket
l_int|0
)braket
comma
(paren
id|reg3
op_amp
l_int|0x01
)paren
ques
c_cond
id|cable_type
(braket
l_int|1
)braket
suffix:colon
id|cable_type
(braket
l_int|0
)braket
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|chipset_family
OG
id|ATA_33
)paren
(brace
id|pci_read_config_byte
c_func
(paren
id|bmide_dev
comma
l_int|0x48
comma
op_amp
id|reg
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Cable Type:     %s &bslash;t &bslash;t &bslash;t %s&bslash;n&quot;
comma
(paren
id|reg
op_amp
l_int|0x10
)paren
ques
c_cond
id|cable_type
(braket
l_int|1
)braket
suffix:colon
id|cable_type
(braket
l_int|0
)braket
comma
(paren
id|reg
op_amp
l_int|0x20
)paren
ques
c_cond
id|cable_type
(braket
l_int|1
)braket
suffix:colon
id|cable_type
(braket
l_int|0
)braket
)paren
suffix:semicolon
)brace
multiline_comment|/* Prefetch Count */
r_if
c_cond
(paren
id|chipset_family
OL
id|ATA_133
)paren
(brace
id|pci_read_config_word
c_func
(paren
id|bmide_dev
comma
l_int|0x4c
comma
op_amp
id|reg2
)paren
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|bmide_dev
comma
l_int|0x4e
comma
op_amp
id|reg3
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Prefetch Count: %d &bslash;t &bslash;t &bslash;t &bslash;t %d&bslash;n&quot;
comma
id|reg2
comma
id|reg3
)paren
suffix:semicolon
)brace
id|p
op_assign
id|get_masters_info
c_func
(paren
id|p
)paren
suffix:semicolon
id|p
op_assign
id|get_slaves_info
c_func
(paren
id|p
)paren
suffix:semicolon
id|len
op_assign
(paren
id|p
op_minus
id|buffer
)paren
op_minus
id|offset
suffix:semicolon
op_star
id|addr
op_assign
id|buffer
op_plus
id|offset
suffix:semicolon
r_return
id|len
OG
id|count
ques
c_cond
id|count
suffix:colon
id|len
suffix:semicolon
)brace
macro_line|#endif /* defined(DISPLAY_SIS_TIMINGS) &amp;&amp; defined(CONFIG_PROC_FS) */
DECL|function|sis5513_ratemask
r_static
id|u8
id|sis5513_ratemask
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|u8
id|rates
(braket
)braket
op_assign
(brace
l_int|0
comma
l_int|0
comma
l_int|1
comma
l_int|2
comma
l_int|3
comma
l_int|3
comma
l_int|4
comma
l_int|4
)brace
suffix:semicolon
id|u8
id|mode
op_assign
id|rates
(braket
id|chipset_family
)braket
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|eighty_ninty_three
c_func
(paren
id|drive
)paren
)paren
id|mode
op_assign
id|min
c_func
(paren
id|mode
comma
(paren
id|u8
)paren
l_int|1
)paren
suffix:semicolon
r_return
id|mode
suffix:semicolon
)brace
multiline_comment|/*&n; * Configuration functions&n; */
multiline_comment|/* Enables per-drive prefetch and postwrite */
DECL|function|config_drive_art_rwp
r_static
r_void
id|config_drive_art_rwp
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
id|u8
id|reg4bh
op_assign
l_int|0
suffix:semicolon
id|u8
id|rw_prefetch
op_assign
(paren
l_int|0x11
op_lshift
id|drive-&gt;dn
)paren
suffix:semicolon
r_if
c_cond
(paren
id|drive-&gt;media
op_ne
id|ide_disk
)paren
r_return
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x4b
comma
op_amp
id|reg4bh
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|reg4bh
op_amp
id|rw_prefetch
)paren
op_ne
id|rw_prefetch
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x4b
comma
id|reg4bh
op_or
id|rw_prefetch
)paren
suffix:semicolon
)brace
multiline_comment|/* Set per-drive active and recovery time */
DECL|function|config_art_rwp_pio
r_static
r_void
id|config_art_rwp_pio
(paren
id|ide_drive_t
op_star
id|drive
comma
id|u8
id|pio
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
id|u8
id|timing
comma
id|drive_pci
comma
id|test1
comma
id|test2
suffix:semicolon
id|u16
id|eide_pio_timing
(braket
l_int|6
)braket
op_assign
(brace
l_int|600
comma
l_int|390
comma
l_int|240
comma
l_int|180
comma
l_int|120
comma
l_int|90
)brace
suffix:semicolon
id|u16
id|xfer_pio
op_assign
id|drive-&gt;id-&gt;eide_pio_modes
suffix:semicolon
id|config_drive_art_rwp
c_func
(paren
id|drive
)paren
suffix:semicolon
id|pio
op_assign
id|ide_get_best_pio_mode
c_func
(paren
id|drive
comma
l_int|255
comma
id|pio
comma
l_int|NULL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|xfer_pio
OG
l_int|4
)paren
id|xfer_pio
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|drive-&gt;id-&gt;eide_pio_iordy
OG
l_int|0
)paren
(brace
r_for
c_loop
(paren
id|xfer_pio
op_assign
l_int|5
suffix:semicolon
(paren
id|xfer_pio
OG
l_int|0
)paren
op_logical_and
(paren
id|drive-&gt;id-&gt;eide_pio_iordy
OG
id|eide_pio_timing
(braket
id|xfer_pio
)braket
)paren
suffix:semicolon
id|xfer_pio
op_decrement
)paren
suffix:semicolon
)brace
r_else
(brace
id|xfer_pio
op_assign
(paren
id|drive-&gt;id-&gt;eide_pio_modes
op_amp
l_int|4
)paren
ques
c_cond
l_int|0x05
suffix:colon
(paren
id|drive-&gt;id-&gt;eide_pio_modes
op_amp
l_int|2
)paren
ques
c_cond
l_int|0x04
suffix:colon
(paren
id|drive-&gt;id-&gt;eide_pio_modes
op_amp
l_int|1
)paren
ques
c_cond
l_int|0x03
suffix:colon
id|xfer_pio
suffix:semicolon
)brace
id|timing
op_assign
(paren
id|xfer_pio
op_ge
id|pio
)paren
ques
c_cond
id|xfer_pio
suffix:colon
id|pio
suffix:semicolon
multiline_comment|/* In pre ATA_133 case, drives sit at 0x40 + 4*drive-&gt;dn */
id|drive_pci
op_assign
l_int|0x40
suffix:semicolon
multiline_comment|/* In SiS962 case drives sit at (0x40 or 0x70) + 8*drive-&gt;dn) */
r_if
c_cond
(paren
id|chipset_family
op_ge
id|ATA_133
)paren
(brace
id|u32
id|reg54h
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
l_int|0x54
comma
op_amp
id|reg54h
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg54h
op_amp
l_int|0x40000000
)paren
id|drive_pci
op_assign
l_int|0x70
suffix:semicolon
id|drive_pci
op_add_assign
(paren
(paren
id|drive-&gt;dn
)paren
op_star
l_int|0x4
)paren
suffix:semicolon
)brace
r_else
(brace
id|drive_pci
op_add_assign
(paren
(paren
id|drive-&gt;dn
)paren
op_star
l_int|0x2
)paren
suffix:semicolon
)brace
multiline_comment|/* register layout changed with newer ATA100 chips */
r_if
c_cond
(paren
id|chipset_family
OL
id|ATA_100
)paren
(brace
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|drive_pci
comma
op_amp
id|test1
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|drive_pci
op_plus
l_int|1
comma
op_amp
id|test2
)paren
suffix:semicolon
multiline_comment|/* Clear active and recovery timings */
id|test1
op_and_assign
op_complement
l_int|0x0F
suffix:semicolon
id|test2
op_and_assign
op_complement
l_int|0x07
suffix:semicolon
r_switch
c_cond
(paren
id|timing
)paren
(brace
r_case
l_int|4
suffix:colon
id|test1
op_or_assign
l_int|0x01
suffix:semicolon
id|test2
op_or_assign
l_int|0x03
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|test1
op_or_assign
l_int|0x03
suffix:semicolon
id|test2
op_or_assign
l_int|0x03
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|test1
op_or_assign
l_int|0x04
suffix:semicolon
id|test2
op_or_assign
l_int|0x04
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|test1
op_or_assign
l_int|0x07
suffix:semicolon
id|test2
op_or_assign
l_int|0x06
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|drive_pci
comma
id|test1
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|drive_pci
op_plus
l_int|1
comma
id|test2
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|chipset_family
OL
id|ATA_133
)paren
(brace
r_switch
c_cond
(paren
id|timing
)paren
(brace
multiline_comment|/*&t;&t;active  recovery&n;&t;&t;&t;&t;&t;&t;  v     v */
r_case
l_int|4
suffix:colon
id|test1
op_assign
l_int|0x30
op_or
l_int|0x01
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|test1
op_assign
l_int|0x30
op_or
l_int|0x03
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|test1
op_assign
l_int|0x40
op_or
l_int|0x04
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|test1
op_assign
l_int|0x60
op_or
l_int|0x07
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|drive_pci
comma
id|test1
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* ATA_133 */
id|u32
id|test3
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|drive_pci
comma
op_amp
id|test3
)paren
suffix:semicolon
id|test3
op_and_assign
l_int|0xc0c00fff
suffix:semicolon
r_if
c_cond
(paren
id|test3
op_amp
l_int|0x08
)paren
(brace
id|test3
op_or_assign
(paren
r_int
r_int
)paren
id|ini_time_value
(braket
id|ATA_133
)braket
(braket
id|timing
)braket
op_lshift
l_int|12
suffix:semicolon
id|test3
op_or_assign
(paren
r_int
r_int
)paren
id|act_time_value
(braket
id|ATA_133
)braket
(braket
id|timing
)braket
op_lshift
l_int|16
suffix:semicolon
id|test3
op_or_assign
(paren
r_int
r_int
)paren
id|rco_time_value
(braket
id|ATA_133
)braket
(braket
id|timing
)braket
op_lshift
l_int|24
suffix:semicolon
)brace
r_else
(brace
id|test3
op_or_assign
(paren
r_int
r_int
)paren
id|ini_time_value
(braket
id|ATA_100
)braket
(braket
id|timing
)braket
op_lshift
l_int|12
suffix:semicolon
id|test3
op_or_assign
(paren
r_int
r_int
)paren
id|act_time_value
(braket
id|ATA_100
)braket
(braket
id|timing
)braket
op_lshift
l_int|16
suffix:semicolon
id|test3
op_or_assign
(paren
r_int
r_int
)paren
id|rco_time_value
(braket
id|ATA_100
)braket
(braket
id|timing
)braket
op_lshift
l_int|24
suffix:semicolon
)brace
id|pci_write_config_dword
c_func
(paren
id|dev
comma
id|drive_pci
comma
id|test3
)paren
suffix:semicolon
)brace
)brace
DECL|function|config_chipset_for_pio
r_static
r_int
id|config_chipset_for_pio
(paren
id|ide_drive_t
op_star
id|drive
comma
id|u8
id|pio
)paren
(brace
r_if
c_cond
(paren
id|pio
op_eq
l_int|255
)paren
id|pio
op_assign
id|ide_find_best_mode
c_func
(paren
id|drive
comma
id|XFER_PIO
op_or
id|XFER_EPIO
)paren
op_minus
id|XFER_PIO_0
suffix:semicolon
id|config_art_rwp_pio
c_func
(paren
id|drive
comma
id|pio
)paren
suffix:semicolon
r_return
id|ide_config_drive_speed
c_func
(paren
id|drive
comma
id|XFER_PIO_0
op_plus
id|min_t
c_func
(paren
id|u8
comma
id|pio
comma
l_int|4
)paren
)paren
suffix:semicolon
)brace
DECL|function|sis5513_tune_chipset
r_static
r_int
id|sis5513_tune_chipset
(paren
id|ide_drive_t
op_star
id|drive
comma
id|u8
id|xferspeed
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
id|u8
id|drive_pci
comma
id|reg
comma
id|speed
suffix:semicolon
id|u32
id|regdw
suffix:semicolon
id|speed
op_assign
id|ide_rate_filter
c_func
(paren
id|sis5513_ratemask
c_func
(paren
id|drive
)paren
comma
id|xferspeed
)paren
suffix:semicolon
multiline_comment|/* See config_art_rwp_pio for drive pci config registers */
id|drive_pci
op_assign
l_int|0x40
suffix:semicolon
r_if
c_cond
(paren
id|chipset_family
op_ge
id|ATA_133
)paren
(brace
id|u32
id|reg54h
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
l_int|0x54
comma
op_amp
id|reg54h
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg54h
op_amp
l_int|0x40000000
)paren
id|drive_pci
op_assign
l_int|0x70
suffix:semicolon
id|drive_pci
op_add_assign
(paren
(paren
id|drive-&gt;dn
)paren
op_star
l_int|0x4
)paren
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
(paren
r_int
r_int
)paren
id|drive_pci
comma
op_amp
id|regdw
)paren
suffix:semicolon
multiline_comment|/* Disable UDMA bit for non UDMA modes on UDMA chips */
r_if
c_cond
(paren
id|speed
OL
id|XFER_UDMA_0
)paren
(brace
id|regdw
op_and_assign
l_int|0xfffffffb
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|dev
comma
(paren
r_int
r_int
)paren
id|drive_pci
comma
id|regdw
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
id|drive_pci
op_add_assign
(paren
(paren
id|drive-&gt;dn
)paren
op_star
l_int|0x2
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|drive_pci
op_plus
l_int|1
comma
op_amp
id|reg
)paren
suffix:semicolon
multiline_comment|/* Disable UDMA bit for non UDMA modes on UDMA chips */
r_if
c_cond
(paren
(paren
id|speed
OL
id|XFER_UDMA_0
)paren
op_logical_and
(paren
id|chipset_family
OG
id|ATA_16
)paren
)paren
(brace
id|reg
op_and_assign
l_int|0x7F
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|drive_pci
op_plus
l_int|1
comma
id|reg
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Config chip for mode */
r_switch
c_cond
(paren
id|speed
)paren
(brace
r_case
id|XFER_UDMA_6
suffix:colon
r_case
id|XFER_UDMA_5
suffix:colon
r_case
id|XFER_UDMA_4
suffix:colon
r_case
id|XFER_UDMA_3
suffix:colon
r_case
id|XFER_UDMA_2
suffix:colon
r_case
id|XFER_UDMA_1
suffix:colon
r_case
id|XFER_UDMA_0
suffix:colon
r_if
c_cond
(paren
id|chipset_family
op_ge
id|ATA_133
)paren
(brace
id|regdw
op_or_assign
l_int|0x04
suffix:semicolon
id|regdw
op_and_assign
l_int|0xfffff00f
suffix:semicolon
multiline_comment|/* check if ATA133 enable */
r_if
c_cond
(paren
id|regdw
op_amp
l_int|0x08
)paren
(brace
id|regdw
op_or_assign
(paren
r_int
r_int
)paren
id|cycle_time_value
(braket
id|ATA_133
)braket
(braket
id|speed
op_minus
id|XFER_UDMA_0
)braket
op_lshift
l_int|4
suffix:semicolon
id|regdw
op_or_assign
(paren
r_int
r_int
)paren
id|cvs_time_value
(braket
id|ATA_133
)braket
(braket
id|speed
op_minus
id|XFER_UDMA_0
)braket
op_lshift
l_int|8
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* if ATA133 disable, we should not set speed above UDMA5 */
r_if
c_cond
(paren
id|speed
OG
id|XFER_UDMA_5
)paren
id|speed
op_assign
id|XFER_UDMA_5
suffix:semicolon
id|regdw
op_or_assign
(paren
r_int
r_int
)paren
id|cycle_time_value
(braket
id|ATA_100
)braket
(braket
id|speed
op_minus
id|XFER_UDMA_0
)braket
op_lshift
l_int|4
suffix:semicolon
id|regdw
op_or_assign
(paren
r_int
r_int
)paren
id|cvs_time_value
(braket
id|ATA_100
)braket
(braket
id|speed
op_minus
id|XFER_UDMA_0
)braket
op_lshift
l_int|8
suffix:semicolon
)brace
id|pci_write_config_dword
c_func
(paren
id|dev
comma
(paren
r_int
r_int
)paren
id|drive_pci
comma
id|regdw
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Force the UDMA bit on if we want to use UDMA */
id|reg
op_or_assign
l_int|0x80
suffix:semicolon
multiline_comment|/* clean reg cycle time bits */
id|reg
op_and_assign
op_complement
(paren
(paren
l_int|0xFF
op_rshift
(paren
l_int|8
op_minus
id|cycle_time_range
(braket
id|chipset_family
)braket
)paren
)paren
op_lshift
id|cycle_time_offset
(braket
id|chipset_family
)braket
)paren
suffix:semicolon
multiline_comment|/* set reg cycle time bits */
id|reg
op_or_assign
id|cycle_time_value
(braket
id|chipset_family
)braket
(braket
id|speed
op_minus
id|XFER_UDMA_0
)braket
op_lshift
id|cycle_time_offset
(braket
id|chipset_family
)braket
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|drive_pci
op_plus
l_int|1
comma
id|reg
)paren
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|XFER_MW_DMA_2
suffix:colon
r_case
id|XFER_MW_DMA_1
suffix:colon
r_case
id|XFER_MW_DMA_0
suffix:colon
r_case
id|XFER_SW_DMA_2
suffix:colon
r_case
id|XFER_SW_DMA_1
suffix:colon
r_case
id|XFER_SW_DMA_0
suffix:colon
r_break
suffix:semicolon
r_case
id|XFER_PIO_4
suffix:colon
r_return
(paren
r_int
)paren
id|config_chipset_for_pio
c_func
(paren
id|drive
comma
l_int|4
)paren
suffix:semicolon
r_case
id|XFER_PIO_3
suffix:colon
r_return
(paren
r_int
)paren
id|config_chipset_for_pio
c_func
(paren
id|drive
comma
l_int|3
)paren
suffix:semicolon
r_case
id|XFER_PIO_2
suffix:colon
r_return
(paren
r_int
)paren
id|config_chipset_for_pio
c_func
(paren
id|drive
comma
l_int|2
)paren
suffix:semicolon
r_case
id|XFER_PIO_1
suffix:colon
r_return
(paren
r_int
)paren
id|config_chipset_for_pio
c_func
(paren
id|drive
comma
l_int|1
)paren
suffix:semicolon
r_case
id|XFER_PIO_0
suffix:colon
r_default
suffix:colon
r_return
(paren
r_int
)paren
id|config_chipset_for_pio
c_func
(paren
id|drive
comma
l_int|0
)paren
suffix:semicolon
)brace
r_return
(paren
(paren
r_int
)paren
id|ide_config_drive_speed
c_func
(paren
id|drive
comma
id|speed
)paren
)paren
suffix:semicolon
)brace
DECL|function|sis5513_tune_drive
r_static
r_void
id|sis5513_tune_drive
(paren
id|ide_drive_t
op_star
id|drive
comma
id|u8
id|pio
)paren
(brace
(paren
r_void
)paren
id|config_chipset_for_pio
c_func
(paren
id|drive
comma
id|pio
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * ((id-&gt;hw_config &amp; 0x4000|0x2000) &amp;&amp; (HWIF(drive)-&gt;udma_four))&n; */
DECL|function|config_chipset_for_dma
r_static
r_int
id|config_chipset_for_dma
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|u8
id|speed
op_assign
id|ide_dma_speed
c_func
(paren
id|drive
comma
id|sis5513_ratemask
c_func
(paren
id|drive
)paren
)paren
suffix:semicolon
macro_line|#ifdef DEBUG
id|printk
c_func
(paren
l_string|&quot;SIS5513: config_chipset_for_dma, drive %d, ultra %x&bslash;n&quot;
comma
id|drive-&gt;dn
comma
id|drive-&gt;id-&gt;dma_ultra
)paren
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
op_logical_neg
(paren
id|speed
)paren
)paren
r_return
l_int|0
suffix:semicolon
id|sis5513_tune_chipset
c_func
(paren
id|drive
comma
id|speed
)paren
suffix:semicolon
r_return
id|ide_dma_enable
c_func
(paren
id|drive
)paren
suffix:semicolon
)brace
DECL|function|sis5513_config_drive_xfer_rate
r_static
r_int
id|sis5513_config_drive_xfer_rate
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_struct
id|hd_driveid
op_star
id|id
op_assign
id|drive-&gt;id
suffix:semicolon
id|drive-&gt;init_speed
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|id
op_logical_and
(paren
id|id-&gt;capability
op_amp
l_int|1
)paren
op_logical_and
id|drive-&gt;autodma
)paren
(brace
r_if
c_cond
(paren
id|ide_use_dma
c_func
(paren
id|drive
)paren
)paren
(brace
r_if
c_cond
(paren
id|config_chipset_for_dma
c_func
(paren
id|drive
)paren
)paren
r_return
id|hwif
op_member_access_from_pointer
id|ide_dma_on
c_func
(paren
id|drive
)paren
suffix:semicolon
)brace
r_goto
id|fast_ata_pio
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
(paren
id|id-&gt;capability
op_amp
l_int|8
)paren
op_logical_or
(paren
id|id-&gt;field_valid
op_amp
l_int|2
)paren
)paren
(brace
id|fast_ata_pio
suffix:colon
id|sis5513_tune_drive
c_func
(paren
id|drive
comma
l_int|5
)paren
suffix:semicolon
r_return
id|hwif
op_member_access_from_pointer
id|ide_dma_off_quietly
c_func
(paren
id|drive
)paren
suffix:semicolon
)brace
multiline_comment|/* IORDY not supported */
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* initiates/aborts (U)DMA read/write operations on a drive. */
DECL|function|sis5513_config_xfer_rate
r_static
r_int
id|sis5513_config_xfer_rate
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|config_drive_art_rwp
c_func
(paren
id|drive
)paren
suffix:semicolon
id|config_art_rwp_pio
c_func
(paren
id|drive
comma
l_int|5
)paren
suffix:semicolon
r_return
id|sis5513_config_drive_xfer_rate
c_func
(paren
id|drive
)paren
suffix:semicolon
)brace
multiline_comment|/*&n;  Future simpler config_xfer_rate :&n;   When ide_find_best_mode is made bad-drive aware&n;   - remove config_drive_xfer_rate and config_chipset_for_dma,&n;   - replace config_xfer_rate with the following&n;&n;static int sis5513_config_xfer_rate (ide_drive_t *drive)&n;{&n;&t;u16 w80 = HWIF(drive)-&gt;udma_four;&n;&t;u16 speed;&n;&n;&t;config_drive_art_rwp(drive);&n;&t;config_art_rwp_pio(drive, 5);&n;&n;&t;speed = ide_find_best_mode(drive,&n;&t;&t;XFER_PIO | XFER_EPIO | XFER_SWDMA | XFER_MWDMA |&n;&t;&t;(chipset_family &gt;= ATA_33 ? XFER_UDMA : 0) |&n;&t;&t;(w80 &amp;&amp; chipset_family &gt;= ATA_66 ? XFER_UDMA_66 : 0) |&n;&t;&t;(w80 &amp;&amp; chipset_family &gt;= ATA_100a ? XFER_UDMA_100 : 0) |&n;&t;&t;(w80 &amp;&amp; chipset_family &gt;= ATA_133a ? XFER_UDMA_133 : 0));&n;&n;&t;sis5513_tune_chipset(drive, speed);&n;&n;&t;if (drive-&gt;autodma &amp;&amp; (speed &amp; XFER_MODE) != XFER_PIO)&n;&t;&t;return HWIF(drive)-&gt;ide_dma_on(drive);&n;&t;return HWIF(drive)-&gt;ide_dma_off_quietly(drive);&n;}&n;*/
multiline_comment|/* Chip detection and general config */
DECL|function|init_chipset_sis5513
r_static
r_int
r_int
id|__init
id|init_chipset_sis5513
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_const
r_char
op_star
id|name
)paren
(brace
r_struct
id|pci_dev
op_star
id|host
suffix:semicolon
r_int
id|i
op_assign
l_int|0
suffix:semicolon
id|chipset_family
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|ARRAY_SIZE
c_func
(paren
id|SiSHostChipInfo
)paren
op_logical_and
op_logical_neg
id|chipset_family
suffix:semicolon
id|i
op_increment
)paren
(brace
id|host
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_SI
comma
id|SiSHostChipInfo
(braket
id|i
)braket
dot
id|host_id
comma
l_int|NULL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|host
)paren
r_continue
suffix:semicolon
id|chipset_family
op_assign
id|SiSHostChipInfo
(braket
id|i
)braket
dot
id|chipset_family
suffix:semicolon
multiline_comment|/* Special case for SiS630 : 630S/ET is ATA_100a */
r_if
c_cond
(paren
id|SiSHostChipInfo
(braket
id|i
)braket
dot
id|host_id
op_eq
id|PCI_DEVICE_ID_SI_630
)paren
(brace
id|u8
id|hostrev
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|host
comma
id|PCI_REVISION_ID
comma
op_amp
id|hostrev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|hostrev
op_ge
l_int|0x30
)paren
id|chipset_family
op_assign
id|ATA_100a
suffix:semicolon
)brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;SIS5513: %s %s controller&bslash;n&quot;
comma
id|SiSHostChipInfo
(braket
id|i
)braket
dot
id|name
comma
id|chipset_capability
(braket
id|chipset_family
)braket
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|chipset_family
)paren
(brace
multiline_comment|/* Belongs to pci-quirks */
id|u32
id|idemisc
suffix:semicolon
id|u16
id|trueid
suffix:semicolon
multiline_comment|/* Disable ID masking and register remapping */
id|pci_read_config_dword
c_func
(paren
id|dev
comma
l_int|0x54
comma
op_amp
id|idemisc
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|dev
comma
l_int|0x54
comma
(paren
id|idemisc
op_amp
l_int|0x7fffffff
)paren
)paren
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|dev
comma
id|PCI_DEVICE_ID
comma
op_amp
id|trueid
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|dev
comma
l_int|0x54
comma
id|idemisc
)paren
suffix:semicolon
r_if
c_cond
(paren
id|trueid
op_eq
l_int|0x5518
)paren
(brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;SIS5513: SiS 962/963 MuTIOL IDE UDMA133 controller&bslash;n&quot;
)paren
suffix:semicolon
id|chipset_family
op_assign
id|ATA_133
suffix:semicolon
multiline_comment|/* Check for 5513 compability mapping&n;&t;&t;&t;&t; * We must use this, else the port enabled code will fail,&n;&t;&t;&t;&t; * as it expects the enablebits at 0x4a.&n;&t;&t;&t;&t; */
r_if
c_cond
(paren
(paren
id|idemisc
op_amp
l_int|0x40000000
)paren
op_eq
l_int|0
)paren
(brace
id|pci_write_config_dword
c_func
(paren
id|dev
comma
l_int|0x54
comma
id|idemisc
op_or
l_int|0x40000000
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;SIS5513: Switching to 5513 register mapping&bslash;n&quot;
)paren
suffix:semicolon
)brace
)brace
)brace
r_if
c_cond
(paren
op_logical_neg
id|chipset_family
)paren
(brace
multiline_comment|/* Belongs to pci-quirks */
r_struct
id|pci_dev
op_star
id|lpc_bridge
suffix:semicolon
id|u16
id|trueid
suffix:semicolon
id|u8
id|prefctl
suffix:semicolon
id|u8
id|idecfg
suffix:semicolon
id|u8
id|sbrev
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x4a
comma
op_amp
id|idecfg
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x4a
comma
id|idecfg
op_or
l_int|0x10
)paren
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|dev
comma
id|PCI_DEVICE_ID
comma
op_amp
id|trueid
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x4a
comma
id|idecfg
)paren
suffix:semicolon
r_if
c_cond
(paren
id|trueid
op_eq
l_int|0x5517
)paren
(brace
multiline_comment|/* SiS 961/961B */
id|lpc_bridge
op_assign
id|pci_find_slot
c_func
(paren
l_int|0x00
comma
l_int|0x10
)paren
suffix:semicolon
multiline_comment|/* Bus 0, Dev 2, Fn 0 */
id|pci_read_config_byte
c_func
(paren
id|lpc_bridge
comma
id|PCI_REVISION_ID
comma
op_amp
id|sbrev
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x49
comma
op_amp
id|prefctl
)paren
suffix:semicolon
r_if
c_cond
(paren
id|sbrev
op_eq
l_int|0x10
op_logical_and
(paren
id|prefctl
op_amp
l_int|0x80
)paren
)paren
(brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;SIS5513: SiS 961B MuTIOL IDE UDMA133 controller&bslash;n&quot;
)paren
suffix:semicolon
id|chipset_family
op_assign
id|ATA_133a
suffix:semicolon
)brace
r_else
(brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;SIS5513: SiS 961 MuTIOL IDE UDMA100 controller&bslash;n&quot;
)paren
suffix:semicolon
id|chipset_family
op_assign
id|ATA_100
suffix:semicolon
)brace
)brace
)brace
r_if
c_cond
(paren
op_logical_neg
id|chipset_family
)paren
r_return
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* Make general config ops here&n;&t;   1/ tell IDE channels to operate in Compatibility mode only&n;&t;   2/ tell old chips to allow per drive IDE timings */
(brace
id|u8
id|reg
suffix:semicolon
id|u16
id|regw
suffix:semicolon
r_switch
c_cond
(paren
id|chipset_family
)paren
(brace
r_case
id|ATA_133
suffix:colon
multiline_comment|/* SiS962 operation mode */
id|pci_read_config_word
c_func
(paren
id|dev
comma
l_int|0x50
comma
op_amp
id|regw
)paren
suffix:semicolon
r_if
c_cond
(paren
id|regw
op_amp
l_int|0x08
)paren
id|pci_write_config_word
c_func
(paren
id|dev
comma
l_int|0x50
comma
id|regw
op_amp
l_int|0xfff7
)paren
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|dev
comma
l_int|0x52
comma
op_amp
id|regw
)paren
suffix:semicolon
r_if
c_cond
(paren
id|regw
op_amp
l_int|0x08
)paren
id|pci_write_config_word
c_func
(paren
id|dev
comma
l_int|0x52
comma
id|regw
op_amp
l_int|0xfff7
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ATA_133a
suffix:colon
r_case
id|ATA_100
suffix:colon
multiline_comment|/* Fixup latency */
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_LATENCY_TIMER
comma
l_int|0x80
)paren
suffix:semicolon
multiline_comment|/* Set compatibility bit */
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x49
comma
op_amp
id|reg
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|reg
op_amp
l_int|0x01
)paren
)paren
(brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x49
comma
id|reg
op_or
l_int|0x01
)paren
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|ATA_100a
suffix:colon
r_case
id|ATA_66
suffix:colon
multiline_comment|/* Fixup latency */
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_LATENCY_TIMER
comma
l_int|0x10
)paren
suffix:semicolon
multiline_comment|/* On ATA_66 chips the bit was elsewhere */
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x52
comma
op_amp
id|reg
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|reg
op_amp
l_int|0x04
)paren
)paren
(brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x52
comma
id|reg
op_or
l_int|0x04
)paren
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|ATA_33
suffix:colon
multiline_comment|/* On ATA_33 we didn&squot;t have a single bit to set */
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x09
comma
op_amp
id|reg
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|reg
op_amp
l_int|0x0f
)paren
op_ne
l_int|0x00
)paren
(brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x09
comma
id|reg
op_amp
l_int|0xf0
)paren
suffix:semicolon
)brace
r_case
id|ATA_16
suffix:colon
multiline_comment|/* force per drive recovery and active timings&n;&t;&t;&t;&t;   needed on ATA_33 and below chips */
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x52
comma
op_amp
id|reg
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|reg
op_amp
l_int|0x08
)paren
)paren
(brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x52
comma
id|reg
op_or
l_int|0x08
)paren
suffix:semicolon
)brace
r_break
suffix:semicolon
)brace
macro_line|#if defined(DISPLAY_SIS_TIMINGS) &amp;&amp; defined(CONFIG_PROC_FS)
r_if
c_cond
(paren
op_logical_neg
id|sis_proc
)paren
(brace
id|sis_proc
op_assign
l_int|1
suffix:semicolon
id|bmide_dev
op_assign
id|dev
suffix:semicolon
id|ide_pci_create_host_proc
c_func
(paren
l_string|&quot;sis&quot;
comma
id|sis_get_info
)paren
suffix:semicolon
)brace
macro_line|#endif
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|ata66_sis5513
r_static
r_int
r_int
id|__init
id|ata66_sis5513
(paren
id|ide_hwif_t
op_star
id|hwif
)paren
(brace
id|u8
id|ata66
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|chipset_family
op_ge
id|ATA_133
)paren
(brace
id|u16
id|regw
op_assign
l_int|0
suffix:semicolon
id|u16
id|reg_addr
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|0x52
suffix:colon
l_int|0x50
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|hwif-&gt;pci_dev
comma
id|reg_addr
comma
op_amp
id|regw
)paren
suffix:semicolon
id|ata66
op_assign
(paren
id|regw
op_amp
l_int|0x8000
)paren
ques
c_cond
l_int|0
suffix:colon
l_int|1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|chipset_family
op_ge
id|ATA_66
)paren
(brace
id|u8
id|reg48h
op_assign
l_int|0
suffix:semicolon
id|u8
id|mask
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|0x20
suffix:colon
l_int|0x10
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
l_int|0x48
comma
op_amp
id|reg48h
)paren
suffix:semicolon
id|ata66
op_assign
(paren
id|reg48h
op_amp
id|mask
)paren
ques
c_cond
l_int|0
suffix:colon
l_int|1
suffix:semicolon
)brace
r_return
id|ata66
suffix:semicolon
)brace
DECL|function|init_hwif_sis5513
r_static
r_void
id|__init
id|init_hwif_sis5513
(paren
id|ide_hwif_t
op_star
id|hwif
)paren
(brace
id|hwif-&gt;autodma
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hwif-&gt;irq
)paren
id|hwif-&gt;irq
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|15
suffix:colon
l_int|14
suffix:semicolon
id|hwif-&gt;tuneproc
op_assign
op_amp
id|sis5513_tune_drive
suffix:semicolon
id|hwif-&gt;speedproc
op_assign
op_amp
id|sis5513_tune_chipset
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|hwif-&gt;dma_base
)paren
)paren
(brace
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
r_return
suffix:semicolon
)brace
id|hwif-&gt;atapi_dma
op_assign
l_int|1
suffix:semicolon
id|hwif-&gt;ultra_mask
op_assign
l_int|0x7f
suffix:semicolon
id|hwif-&gt;mwdma_mask
op_assign
l_int|0x07
suffix:semicolon
id|hwif-&gt;swdma_mask
op_assign
l_int|0x07
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|chipset_family
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|hwif-&gt;udma_four
)paren
)paren
id|hwif-&gt;udma_four
op_assign
id|ata66_sis5513
c_func
(paren
id|hwif
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chipset_family
OG
id|ATA_16
)paren
(brace
id|hwif-&gt;ide_dma_check
op_assign
op_amp
id|sis5513_config_xfer_rate
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|noautodma
)paren
id|hwif-&gt;autodma
op_assign
l_int|1
suffix:semicolon
)brace
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|autodma
op_assign
id|hwif-&gt;autodma
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|autodma
op_assign
id|hwif-&gt;autodma
suffix:semicolon
r_return
suffix:semicolon
)brace
DECL|variable|__devinitdata
r_static
id|ide_pci_device_t
id|sis5513_chipset
id|__devinitdata
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;SIS5513&quot;
comma
dot
id|init_chipset
op_assign
id|init_chipset_sis5513
comma
dot
id|init_hwif
op_assign
id|init_hwif_sis5513
comma
dot
id|channels
op_assign
l_int|2
comma
dot
id|autodma
op_assign
id|NOAUTODMA
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x4a
comma
l_int|0x02
comma
l_int|0x02
)brace
comma
(brace
l_int|0x4a
comma
l_int|0x04
comma
l_int|0x04
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
comma
)brace
suffix:semicolon
DECL|function|sis5513_init_one
r_static
r_int
id|__devinit
id|sis5513_init_one
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_const
r_struct
id|pci_device_id
op_star
id|id
)paren
(brace
r_return
id|ide_setup_pci_device
c_func
(paren
id|dev
comma
op_amp
id|sis5513_chipset
)paren
suffix:semicolon
)brace
DECL|variable|sis5513_pci_tbl
r_static
r_struct
id|pci_device_id
id|sis5513_pci_tbl
(braket
)braket
op_assign
(brace
(brace
id|PCI_VENDOR_ID_SI
comma
id|PCI_DEVICE_ID_SI_5513
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_SI
comma
id|PCI_DEVICE_ID_SI_5518
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
)brace
comma
)brace
suffix:semicolon
id|MODULE_DEVICE_TABLE
c_func
(paren
id|pci
comma
id|sis5513_pci_tbl
)paren
suffix:semicolon
DECL|variable|driver
r_static
r_struct
id|pci_driver
id|driver
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;SIS_IDE&quot;
comma
dot
id|id_table
op_assign
id|sis5513_pci_tbl
comma
dot
id|probe
op_assign
id|sis5513_init_one
comma
)brace
suffix:semicolon
DECL|function|sis5513_ide_init
r_static
r_int
id|sis5513_ide_init
c_func
(paren
r_void
)paren
(brace
r_return
id|ide_pci_register_driver
c_func
(paren
op_amp
id|driver
)paren
suffix:semicolon
)brace
DECL|variable|sis5513_ide_init
id|module_init
c_func
(paren
id|sis5513_ide_init
)paren
suffix:semicolon
id|MODULE_AUTHOR
c_func
(paren
l_string|&quot;Lionel Bouton, L C Chang, Andre Hedrick, Vojtech Pavlik&quot;
)paren
suffix:semicolon
id|MODULE_DESCRIPTION
c_func
(paren
l_string|&quot;PCI driver module for SIS IDE&quot;
)paren
suffix:semicolon
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
multiline_comment|/*&n; * TODO:&n; *&t;- CLEANUP&n; *&t;- Use drivers/ide/ide-timing.h !&n; *&t;- More checks in the config registers (force values instead of&n; *&t;  relying on the BIOS setting them correctly).&n; *&t;- Further optimisations ?&n; *&t;  . for example ATA66+ regs 0x48 &amp; 0x4A&n; */
eof
