<stg><name>mm2_stage_0.1</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
:0 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v611, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:2 %v19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v19"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:3 %d_row = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_row"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %store_ln55 = store i7 0, i7 %i1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln55 = br void

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %i1_1 = load i7 %i1

]]></Node>
<StgValue><ssdm name="i1_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln55 = icmp_eq  i7 %i1_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln55 = add i7 %i1_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln55 = br i1 %icmp_ln55, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="7">
<![CDATA[
.split10:0 %trunc_ln82 = trunc i7 %i1_1

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
.split10:3 %empty_41 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split10:4 %call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1, i32 %v611, i32 %v19

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split10:5 %call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2, i32 %d_row

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split10:8 %store_ln55 = store i7 %add_ln55, i7 %i1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
:0 %ret_ln85 = ret

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split10:4 %call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1, i32 %v611, i32 %v19

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split10:5 %call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2, i32 %d_row

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split10:6 %call_ln0 = call void @mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1, i32 %v19, i32 %v15, i32 %d_row

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split10:6 %call_ln0 = call void @mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1, i32 %v19, i32 %v15, i32 %d_row

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:1 %tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln82, i6 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split10:7 %call_ln56 = call void @mm2_stage_0.1_Pipeline_l_S_j_2_j2, i12 %tmp_3_cast, i32 %v16, i32 %d_row

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:2 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split10:7 %call_ln56 = call void @mm2_stage_0.1_Pipeline_l_S_j_2_j2, i12 %tmp_3_cast, i32 %v16, i32 %d_row

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.split10:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="v15" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="v16" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="v611" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="v611"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="i1" fromId="45" toId="8">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="49" from="v611" to="specinterface_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="51" from="empty_28" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="54" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="56" from="empty_24" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="59" from="empty_24" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="60" from="empty_24" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="61" from="empty_24" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="66" from="empty_24" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="67" from="empty_24" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_68" to="v19" fromId="68" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_68" to="d_row" fromId="68" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln55" fromId="71" toId="12">
</dataflow>
<dataflow id="73" from="i1" to="store_ln55" fromId="8" toId="12">
</dataflow>
<dataflow id="74" from="i1" to="i1_1" fromId="8" toId="14">
</dataflow>
<dataflow id="75" from="i1_1" to="icmp_ln55" fromId="14" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_76" to="icmp_ln55" fromId="76" toId="15">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="78" toId="16">
</dataflow>
<dataflow id="81" from="StgValue_80" to="empty" fromId="80" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_80" to="empty" fromId="80" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_80" to="empty" fromId="80" toId="16">
</dataflow>
<dataflow id="84" from="i1_1" to="add_ln55" fromId="14" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln55" fromId="85" toId="17">
</dataflow>
<dataflow id="87" from="icmp_ln55" to="br_ln55" fromId="15" toId="18">
</dataflow>
<dataflow id="88" from="i1_1" to="trunc_ln82" fromId="14" toId="19">
</dataflow>
<dataflow id="90" from="_ssdm_op_Wait" to="empty_41" fromId="89" toId="20">
</dataflow>
<dataflow id="92" from="mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1" to="call_ln0" fromId="91" toId="21">
</dataflow>
<dataflow id="93" from="v611" to="call_ln0" fromId="44" toId="21">
</dataflow>
<dataflow id="94" from="v19" to="call_ln0" fromId="10" toId="21">
</dataflow>
<dataflow id="96" from="mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2" to="call_ln0" fromId="95" toId="22">
</dataflow>
<dataflow id="97" from="d_row" to="call_ln0" fromId="11" toId="22">
</dataflow>
<dataflow id="98" from="add_ln55" to="store_ln55" fromId="17" toId="23">
</dataflow>
<dataflow id="99" from="i1" to="store_ln55" fromId="8" toId="23">
</dataflow>
<dataflow id="100" from="mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1" to="call_ln0" fromId="91" toId="25">
</dataflow>
<dataflow id="101" from="v611" to="call_ln0" fromId="44" toId="25">
</dataflow>
<dataflow id="102" from="v19" to="call_ln0" fromId="10" toId="25">
</dataflow>
<dataflow id="103" from="mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2" to="call_ln0" fromId="95" toId="26">
</dataflow>
<dataflow id="104" from="d_row" to="call_ln0" fromId="11" toId="26">
</dataflow>
<dataflow id="106" from="mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1" to="call_ln0" fromId="105" toId="27">
</dataflow>
<dataflow id="107" from="v19" to="call_ln0" fromId="10" toId="27">
</dataflow>
<dataflow id="108" from="v15" to="call_ln0" fromId="42" toId="27">
</dataflow>
<dataflow id="109" from="d_row" to="call_ln0" fromId="11" toId="27">
</dataflow>
<dataflow id="110" from="mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1" to="call_ln0" fromId="105" toId="28">
</dataflow>
<dataflow id="111" from="v19" to="call_ln0" fromId="10" toId="28">
</dataflow>
<dataflow id="112" from="v15" to="call_ln0" fromId="42" toId="28">
</dataflow>
<dataflow id="113" from="d_row" to="call_ln0" fromId="11" toId="28">
</dataflow>
<dataflow id="115" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_3_cast" fromId="114" toId="29">
</dataflow>
<dataflow id="116" from="trunc_ln82" to="tmp_3_cast" fromId="19" toId="29">
</dataflow>
<dataflow id="118" from="StgValue_117" to="tmp_3_cast" fromId="117" toId="29">
</dataflow>
<dataflow id="120" from="mm2_stage_0.1_Pipeline_l_S_j_2_j2" to="call_ln56" fromId="119" toId="30">
</dataflow>
<dataflow id="121" from="tmp_3_cast" to="call_ln56" fromId="29" toId="30">
</dataflow>
<dataflow id="122" from="v16" to="call_ln56" fromId="43" toId="30">
</dataflow>
<dataflow id="123" from="d_row" to="call_ln56" fromId="11" toId="30">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopName" to="specloopname_ln56" fromId="124" toId="31">
</dataflow>
<dataflow id="127" from="empty_13" to="specloopname_ln56" fromId="126" toId="31">
</dataflow>
<dataflow id="128" from="mm2_stage_0.1_Pipeline_l_S_j_2_j2" to="call_ln56" fromId="119" toId="32">
</dataflow>
<dataflow id="129" from="tmp_3_cast" to="call_ln56" fromId="29" toId="32">
</dataflow>
<dataflow id="130" from="v16" to="call_ln56" fromId="43" toId="32">
</dataflow>
<dataflow id="131" from="d_row" to="call_ln56" fromId="11" toId="32">
</dataflow>
<dataflow id="132" from="icmp_ln55" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
