Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Oct 11 15:59:24 2022
| Host         : pinceta-MS-7B98 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_bus_skew -warn_on_violation -file red_pitaya_top_bus_skew_routed.rpt -pb red_pitaya_top_bus_skew_routed.pb -rpx red_pitaya_top_bus_skew_routed.rpx
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   62        [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       1.089      6.911
2   64        [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       1.292      6.708
3   66        [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       1.061      6.939
4   68        [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       1.024      6.976


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk                   m_axi_dac1_aclk       system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                                                                            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.089      6.911


Slack (MET) :             6.911ns  (requirement - actual skew)
  Endpoint Source:        system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk)
  Endpoint Destination:   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk)
  Reference Source:       system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk)
  Reference Destination:  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.512ns
  Reference Relative Delay:   0.384ns
  Relative CRPR:              0.229ns
  Uncertainty:                0.189ns
  Actual Bus Skew:            1.089ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.662     1.662    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X28Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.478     2.140 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.593     2.733    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X29Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.488     1.488    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y58         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                         clock pessimism              0.000     1.488    
    SLICE_X29Y58         FDRE (Setup_fdre_C_D)       -0.267     1.221    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         data arrival                           2.733    
                         clock arrival                          1.221    
  -------------------------------------------------------------------
                         relative delay                         1.512    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.490     1.490    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.385     1.875 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.260     2.135    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y55         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.663     1.663    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y55         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.663    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.088     1.751    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.135    
                         clock arrival                          1.751    
  -------------------------------------------------------------------
                         relative delay                         0.384    



Id: 2
set_bus_skew -from [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
m_axi_dac1_aclk       clk                   system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         1.292      6.708


Slack (MET) :             6.708ns  (requirement - actual skew)
  Endpoint Source:        system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk)
  Endpoint Destination:   system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk)
  Reference Source:       system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk)
  Reference Destination:  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.617ns
  Reference Relative Delay:   0.400ns
  Relative CRPR:              0.114ns
  Uncertainty:                0.189ns
  Actual Bus Skew:            1.292ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.682     1.682    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X13Y49         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     2.138 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.875     3.013    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X17Y50         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.491     1.491    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y50         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     1.491    
    SLICE_X17Y50         FDRE (Setup_fdre_C_D)       -0.095     1.396    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.013    
                         clock arrival                          1.396    
  -------------------------------------------------------------------
                         relative delay                         1.617    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.497     1.497    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X13Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.370     2.234    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X15Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.665     1.665    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     1.665    
    SLICE_X15Y54         FDRE (Hold_fdre_C_D)         0.169     1.834    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           2.234    
                         clock arrival                          1.834    
  -------------------------------------------------------------------
                         relative delay                         0.400    



Id: 3
set_bus_skew -from [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk                   m_axi_dac1_aclk       system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         1.061      6.939


Slack (MET) :             6.939ns  (requirement - actual skew)
  Endpoint Source:        system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk)
  Endpoint Destination:   system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk)
  Reference Source:       system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk)
  Reference Destination:  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.379ns
  Reference Relative Delay:   0.393ns
  Relative CRPR:              0.114ns
  Uncertainty:                0.189ns
  Actual Bus Skew:            1.061ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.675     1.675    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X16Y49         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.581     2.774    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X17Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.490     1.490    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X17Y53         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.490    
    SLICE_X17Y53         FDRE (Setup_fdre_C_D)       -0.095     1.395    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.774    
                         clock arrival                          1.395    
  -------------------------------------------------------------------
                         relative delay                         1.379    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.492     1.492    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X14Y52         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.337     1.829 r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.258     2.087    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.665     1.665    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y54         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     1.665    
    SLICE_X14Y54         FDRE (Hold_fdre_C_D)         0.029     1.694    system_wrapper_i/rp_dac/inst/U_dac1/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           2.087    
                         clock arrival                          1.694    
  -------------------------------------------------------------------
                         relative delay                         0.393    



Id: 4
set_bus_skew -from [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
m_axi_dac1_aclk       clk                   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                            system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                                                                                                            Slow         1.024      6.976


Slack (MET) :             6.976ns  (requirement - actual skew)
  Endpoint Source:        system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk)
  Endpoint Destination:   system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk)
  Reference Source:       system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_dac1_aclk)
  Reference Destination:  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.407ns
  Reference Relative Delay:   0.343ns
  Relative CRPR:              0.229ns
  Uncertainty:                0.189ns
  Actual Bus Skew:            1.024ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.661     1.661    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y59         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.478     2.139 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.490     2.629    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X27Y59         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.487     1.487    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y59         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism              0.000     1.487    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)       -0.264     1.223    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                           2.629    
                         clock arrival                          1.223    
  -------------------------------------------------------------------
                         relative delay                         1.407    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_dac1_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout2_buf/O
                         net (fo=558, routed)         1.487     1.487    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X27Y60         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.367     1.854 r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.380     2.234    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X28Y60         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_wrapper_i/clk_gen/inst/clkout1_buf/O
                         net (fo=6606, routed)        1.661     1.661    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y60         FDRE                                         r  system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                         clock pessimism              0.000     1.661    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.230     1.891    system_wrapper_i/rp_dac/inst/U_dac2/U_dma_mm2s/U_fifo_axi_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         data arrival                           2.234    
                         clock arrival                          1.891    
  -------------------------------------------------------------------
                         relative delay                         0.343    



