read -sv run_verilog_mid/adder_32b_9_62_f092a67e5cf9caaa02220219f504e724.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_62_f092a67e5cf9caaa02220219f504e724_yosys.v
