/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Jun 16 14:47:10 2016
 *                 Full Compile MD5 Checksum  098033a88f172abd8fa618ee2737bdb7
 *                     (minus title and desc)
 *                 MD5 Checksum               d174f8c92909befa902ff630df348d55
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1009
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_HVD_INTR2_0_H__
#define BCHP_HVD_INTR2_0_H__

/***************************************************************************
 *HVD_INTR2_0
 ***************************************************************************/
#define BCHP_HVD_INTR2_0_CPU_STATUS              0x20080000 /* [RO] CPU interrupt Status Register */
#define BCHP_HVD_INTR2_0_CPU_SET                 0x20080004 /* [WO] CPU interrupt Set Register */
#define BCHP_HVD_INTR2_0_CPU_CLEAR               0x20080008 /* [WO] CPU interrupt Clear Register */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS         0x2008000c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET            0x20080010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR          0x20080014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_HVD_INTR2_0_PCI_STATUS              0x20080018 /* [RO] PCI interrupt Status Register */
#define BCHP_HVD_INTR2_0_PCI_SET                 0x2008001c /* [WO] PCI interrupt Set Register */
#define BCHP_HVD_INTR2_0_PCI_CLEAR               0x20080020 /* [WO] PCI interrupt Clear Register */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS         0x20080024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET            0x20080028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR          0x2008002c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR15_MASK             0x80000000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR15_SHIFT            31
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR15_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR14_MASK             0x40000000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR14_SHIFT            30
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR14_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR13_MASK             0x20000000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR13_SHIFT            29
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR13_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR12_MASK             0x10000000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR12_SHIFT            28
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR12_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR11_MASK             0x08000000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR11_SHIFT            27
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR11_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR10_MASK             0x04000000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR10_SHIFT            26
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR10_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR9_MASK              0x02000000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR9_SHIFT             25
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR9_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR8_MASK              0x01000000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR8_SHIFT             24
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR8_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR7_MASK              0x00800000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR7_SHIFT             23
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR7_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR6_MASK              0x00400000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR6_SHIFT             22
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR6_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR5_MASK              0x00200000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR5_SHIFT             21
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR5_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR4_MASK              0x00100000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR4_SHIFT             20
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR4_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR3_MASK              0x00080000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR3_SHIFT             19
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR3_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR2_MASK              0x00040000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR2_SHIFT             18
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR2_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR1_MASK              0x00020000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR1_SHIFT             17
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR1_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR0_MASK              0x00010000
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR0_SHIFT             16
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_SW_INTR0_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_RSVD_HW_INTR [15:09] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_RSVD_HW_INTR_MASK          0x0000fe00
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_RSVD_HW_INTR_SHIFT         9
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_RSVD_HW_INTR_DEFAULT       0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: VICH_IL2_INST_RD_INTR [08:08] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_IL2_INST_RD_INTR_MASK     0x00000100
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_IL2_INST_RD_INTR_SHIFT    8
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_IL2_INST_RD_INTR_DEFAULT  0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: VICH_IL_INST_RD_INTR [07:07] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_IL_INST_RD_INTR_MASK      0x00000080
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_IL_INST_RD_INTR_SHIFT     7
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_IL_INST_RD_INTR_DEFAULT   0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_WATCHDOG_INTR_MASK         0x00000040
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_WATCHDOG_INTR_SHIFT        6
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_WATCHDOG_INTR_DEFAULT      0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_REG_INTR_MASK             0x00000020
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_REG_INTR_SHIFT            5
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_REG_INTR_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_SCB_WR_INTR_MASK          0x00000010
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_SCB_WR_INTR_SHIFT         4
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_SCB_WR_INTR_DEFAULT       0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_PFRI_INTR_MASK             0x00000008
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_PFRI_INTR_SHIFT            3
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_PFRI_INTR_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_MBOX_INTR_MASK             0x00000004
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_MBOX_INTR_SHIFT            2
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_MBOX_INTR_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: VICH_OL_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_OL_INST_RD_INTR_MASK      0x00000002
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_OL_INST_RD_INTR_SHIFT     1
#define BCHP_HVD_INTR2_0_CPU_STATUS_VICH_OL_INST_RD_INTR_DEFAULT   0x00000000

/* HVD_INTR2_0 :: CPU_STATUS :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_RGR_BRIDGE_INTR_MASK       0x00000001
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_RGR_BRIDGE_INTR_SHIFT      0
#define BCHP_HVD_INTR2_0_CPU_STATUS_AVD_RGR_BRIDGE_INTR_DEFAULT    0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR15_MASK                0x80000000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR15_SHIFT               31
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR15_DEFAULT             0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR14_MASK                0x40000000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR14_SHIFT               30
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR14_DEFAULT             0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR13_MASK                0x20000000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR13_SHIFT               29
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR13_DEFAULT             0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR12_MASK                0x10000000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR12_SHIFT               28
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR12_DEFAULT             0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR11_MASK                0x08000000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR11_SHIFT               27
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR11_DEFAULT             0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR10_MASK                0x04000000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR10_SHIFT               26
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR10_DEFAULT             0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR9_MASK                 0x02000000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR9_SHIFT                25
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR9_DEFAULT              0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR8_MASK                 0x01000000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR8_SHIFT                24
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR8_DEFAULT              0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR7_MASK                 0x00800000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR7_SHIFT                23
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR7_DEFAULT              0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR6_MASK                 0x00400000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR6_SHIFT                22
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR6_DEFAULT              0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR5_MASK                 0x00200000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR5_SHIFT                21
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR5_DEFAULT              0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR4_MASK                 0x00100000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR4_SHIFT                20
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR4_DEFAULT              0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR3_MASK                 0x00080000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR3_SHIFT                19
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR3_DEFAULT              0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR2_MASK                 0x00040000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR2_SHIFT                18
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR2_DEFAULT              0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR1_MASK                 0x00020000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR1_SHIFT                17
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR1_DEFAULT              0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR0_MASK                 0x00010000
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR0_SHIFT                16
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_SW_INTR0_DEFAULT              0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_RSVD_HW_INTR [15:09] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_RSVD_HW_INTR_MASK             0x0000fe00
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_RSVD_HW_INTR_SHIFT            9
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_RSVD_HW_INTR_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_SET :: VICH_IL2_INST_RD_INTR [08:08] */
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_IL2_INST_RD_INTR_MASK        0x00000100
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_IL2_INST_RD_INTR_SHIFT       8
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_IL2_INST_RD_INTR_DEFAULT     0x00000000

/* HVD_INTR2_0 :: CPU_SET :: VICH_IL_INST_RD_INTR [07:07] */
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_IL_INST_RD_INTR_MASK         0x00000080
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_IL_INST_RD_INTR_SHIFT        7
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_IL_INST_RD_INTR_DEFAULT      0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_WATCHDOG_INTR_MASK            0x00000040
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_WATCHDOG_INTR_SHIFT           6
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_WATCHDOG_INTR_DEFAULT         0x00000000

/* HVD_INTR2_0 :: CPU_SET :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_REG_INTR_MASK                0x00000020
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_REG_INTR_SHIFT               5
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_REG_INTR_DEFAULT             0x00000000

/* HVD_INTR2_0 :: CPU_SET :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_SCB_WR_INTR_MASK             0x00000010
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_SCB_WR_INTR_SHIFT            4
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_SCB_WR_INTR_DEFAULT          0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_PFRI_INTR_MASK                0x00000008
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_PFRI_INTR_SHIFT               3
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_PFRI_INTR_DEFAULT             0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_MBOX_INTR_MASK                0x00000004
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_MBOX_INTR_SHIFT               2
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_MBOX_INTR_DEFAULT             0x00000000

/* HVD_INTR2_0 :: CPU_SET :: VICH_OL_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_OL_INST_RD_INTR_MASK         0x00000002
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_OL_INST_RD_INTR_SHIFT        1
#define BCHP_HVD_INTR2_0_CPU_SET_VICH_OL_INST_RD_INTR_DEFAULT      0x00000000

/* HVD_INTR2_0 :: CPU_SET :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_RGR_BRIDGE_INTR_MASK          0x00000001
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_RGR_BRIDGE_INTR_SHIFT         0
#define BCHP_HVD_INTR2_0_CPU_SET_AVD_RGR_BRIDGE_INTR_DEFAULT       0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR15_MASK              0x80000000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR15_SHIFT             31
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR15_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR14_MASK              0x40000000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR14_SHIFT             30
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR14_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR13_MASK              0x20000000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR13_SHIFT             29
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR13_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR12_MASK              0x10000000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR12_SHIFT             28
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR12_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR11_MASK              0x08000000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR11_SHIFT             27
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR11_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR10_MASK              0x04000000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR10_SHIFT             26
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR10_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR9_MASK               0x02000000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR9_SHIFT              25
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR9_DEFAULT            0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR8_MASK               0x01000000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR8_SHIFT              24
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR8_DEFAULT            0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR7_MASK               0x00800000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR7_SHIFT              23
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR7_DEFAULT            0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR6_MASK               0x00400000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR6_SHIFT              22
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR6_DEFAULT            0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR5_MASK               0x00200000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR5_SHIFT              21
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR5_DEFAULT            0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR4_MASK               0x00100000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR4_SHIFT              20
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR4_DEFAULT            0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR3_MASK               0x00080000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR3_SHIFT              19
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR3_DEFAULT            0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR2_MASK               0x00040000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR2_SHIFT              18
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR2_DEFAULT            0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR1_MASK               0x00020000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR1_SHIFT              17
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR1_DEFAULT            0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR0_MASK               0x00010000
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR0_SHIFT              16
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_SW_INTR0_DEFAULT            0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_RSVD_HW_INTR [15:09] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_RSVD_HW_INTR_MASK           0x0000fe00
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_RSVD_HW_INTR_SHIFT          9
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_RSVD_HW_INTR_DEFAULT        0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: VICH_IL2_INST_RD_INTR [08:08] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_IL2_INST_RD_INTR_MASK      0x00000100
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_IL2_INST_RD_INTR_SHIFT     8
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_IL2_INST_RD_INTR_DEFAULT   0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: VICH_IL_INST_RD_INTR [07:07] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_IL_INST_RD_INTR_MASK       0x00000080
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_IL_INST_RD_INTR_SHIFT      7
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_IL_INST_RD_INTR_DEFAULT    0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_WATCHDOG_INTR_MASK          0x00000040
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_WATCHDOG_INTR_SHIFT         6
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_WATCHDOG_INTR_DEFAULT       0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_REG_INTR_MASK              0x00000020
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_REG_INTR_SHIFT             5
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_REG_INTR_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_SCB_WR_INTR_MASK           0x00000010
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_SCB_WR_INTR_SHIFT          4
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_SCB_WR_INTR_DEFAULT        0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_PFRI_INTR_MASK              0x00000008
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_PFRI_INTR_SHIFT             3
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_PFRI_INTR_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_MBOX_INTR_MASK              0x00000004
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_MBOX_INTR_SHIFT             2
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_MBOX_INTR_DEFAULT           0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: VICH_OL_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_OL_INST_RD_INTR_MASK       0x00000002
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_OL_INST_RD_INTR_SHIFT      1
#define BCHP_HVD_INTR2_0_CPU_CLEAR_VICH_OL_INST_RD_INTR_DEFAULT    0x00000000

/* HVD_INTR2_0 :: CPU_CLEAR :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_RGR_BRIDGE_INTR_MASK        0x00000001
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_RGR_BRIDGE_INTR_SHIFT       0
#define BCHP_HVD_INTR2_0_CPU_CLEAR_AVD_RGR_BRIDGE_INTR_DEFAULT     0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR15_MASK        0x80000000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR15_SHIFT       31
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR15_DEFAULT     0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR14_MASK        0x40000000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR14_SHIFT       30
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR14_DEFAULT     0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR13_MASK        0x20000000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR13_SHIFT       29
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR13_DEFAULT     0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR12_MASK        0x10000000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR12_SHIFT       28
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR12_DEFAULT     0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR11_MASK        0x08000000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR11_SHIFT       27
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR11_DEFAULT     0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR10_MASK        0x04000000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR10_SHIFT       26
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR10_DEFAULT     0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR9_MASK         0x02000000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR9_SHIFT        25
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR9_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR8_MASK         0x01000000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR8_SHIFT        24
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR8_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR7_MASK         0x00800000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR7_SHIFT        23
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR7_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR6_MASK         0x00400000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR6_SHIFT        22
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR6_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR5_MASK         0x00200000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR5_SHIFT        21
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR5_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR4_MASK         0x00100000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR4_SHIFT        20
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR4_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR3_MASK         0x00080000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR3_SHIFT        19
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR3_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR2_MASK         0x00040000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR2_SHIFT        18
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR2_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR1_MASK         0x00020000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR1_SHIFT        17
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR1_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR0_MASK         0x00010000
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR0_SHIFT        16
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_SW_INTR0_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_RSVD_HW_INTR [15:07] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_RSVD_HW_INTR_MASK     0x0000ff80
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_RSVD_HW_INTR_SHIFT    7
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_RSVD_HW_INTR_DEFAULT  0x000001ff

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_WATCHDOG_INTR_MASK    0x00000040
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_WATCHDOG_INTR_SHIFT   6
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_WATCHDOG_INTR_DEFAULT 0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_VICH_REG_INTR_MASK        0x00000020
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_VICH_REG_INTR_SHIFT       5
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_VICH_REG_INTR_DEFAULT     0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_VICH_SCB_WR_INTR_MASK     0x00000010
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_VICH_SCB_WR_INTR_SHIFT    4
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_VICH_SCB_WR_INTR_DEFAULT  0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_PFRI_INTR_MASK        0x00000008
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_PFRI_INTR_SHIFT       3
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_PFRI_INTR_DEFAULT     0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_MBOX_INTR_MASK        0x00000004
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_MBOX_INTR_SHIFT       2
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_MBOX_INTR_DEFAULT     0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: VICH_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_VICH_INST_RD_INTR_MASK    0x00000002
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_VICH_INST_RD_INTR_SHIFT   1
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_VICH_INST_RD_INTR_DEFAULT 0x00000001

/* HVD_INTR2_0 :: CPU_MASK_STATUS :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_RGR_BRIDGE_INTR_MASK  0x00000001
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_RGR_BRIDGE_INTR_SHIFT 0
#define BCHP_HVD_INTR2_0_CPU_MASK_STATUS_AVD_RGR_BRIDGE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR15_MASK           0x80000000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR15_SHIFT          31
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR15_DEFAULT        0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR14_MASK           0x40000000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR14_SHIFT          30
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR14_DEFAULT        0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR13_MASK           0x20000000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR13_SHIFT          29
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR13_DEFAULT        0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR12_MASK           0x10000000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR12_SHIFT          28
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR12_DEFAULT        0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR11_MASK           0x08000000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR11_SHIFT          27
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR11_DEFAULT        0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR10_MASK           0x04000000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR10_SHIFT          26
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR10_DEFAULT        0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR9_MASK            0x02000000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR9_SHIFT           25
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR9_DEFAULT         0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR8_MASK            0x01000000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR8_SHIFT           24
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR8_DEFAULT         0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR7_MASK            0x00800000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR7_SHIFT           23
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR7_DEFAULT         0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR6_MASK            0x00400000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR6_SHIFT           22
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR6_DEFAULT         0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR5_MASK            0x00200000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR5_SHIFT           21
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR5_DEFAULT         0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR4_MASK            0x00100000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR4_SHIFT           20
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR4_DEFAULT         0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR3_MASK            0x00080000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR3_SHIFT           19
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR3_DEFAULT         0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR2_MASK            0x00040000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR2_SHIFT           18
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR2_DEFAULT         0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR1_MASK            0x00020000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR1_SHIFT           17
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR1_DEFAULT         0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR0_MASK            0x00010000
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR0_SHIFT           16
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_SW_INTR0_DEFAULT         0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_RSVD_HW_INTR [15:07] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_RSVD_HW_INTR_MASK        0x0000ff80
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_RSVD_HW_INTR_SHIFT       7
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_RSVD_HW_INTR_DEFAULT     0x000001ff

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_WATCHDOG_INTR_MASK       0x00000040
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_WATCHDOG_INTR_SHIFT      6
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_WATCHDOG_INTR_DEFAULT    0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_VICH_REG_INTR_MASK           0x00000020
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_VICH_REG_INTR_SHIFT          5
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_VICH_REG_INTR_DEFAULT        0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_VICH_SCB_WR_INTR_MASK        0x00000010
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_VICH_SCB_WR_INTR_SHIFT       4
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_VICH_SCB_WR_INTR_DEFAULT     0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_PFRI_INTR_MASK           0x00000008
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_PFRI_INTR_SHIFT          3
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_PFRI_INTR_DEFAULT        0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_MBOX_INTR_MASK           0x00000004
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_MBOX_INTR_SHIFT          2
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_MBOX_INTR_DEFAULT        0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: VICH_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_VICH_INST_RD_INTR_MASK       0x00000002
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_VICH_INST_RD_INTR_SHIFT      1
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_VICH_INST_RD_INTR_DEFAULT    0x00000001

/* HVD_INTR2_0 :: CPU_MASK_SET :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_RGR_BRIDGE_INTR_MASK     0x00000001
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_RGR_BRIDGE_INTR_SHIFT    0
#define BCHP_HVD_INTR2_0_CPU_MASK_SET_AVD_RGR_BRIDGE_INTR_DEFAULT  0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR15_MASK         0x80000000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR15_SHIFT        31
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR15_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR14_MASK         0x40000000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR14_SHIFT        30
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR14_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR13_MASK         0x20000000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR13_SHIFT        29
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR13_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR12_MASK         0x10000000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR12_SHIFT        28
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR12_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR11_MASK         0x08000000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR11_SHIFT        27
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR11_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR10_MASK         0x04000000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR10_SHIFT        26
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR10_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR9_MASK          0x02000000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR9_SHIFT         25
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR9_DEFAULT       0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR8_MASK          0x01000000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR8_SHIFT         24
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR8_DEFAULT       0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR7_MASK          0x00800000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR7_SHIFT         23
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR7_DEFAULT       0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR6_MASK          0x00400000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR6_SHIFT         22
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR6_DEFAULT       0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR5_MASK          0x00200000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR5_SHIFT         21
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR5_DEFAULT       0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR4_MASK          0x00100000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR4_SHIFT         20
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR4_DEFAULT       0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR3_MASK          0x00080000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR3_SHIFT         19
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR3_DEFAULT       0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR2_MASK          0x00040000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR2_SHIFT         18
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR2_DEFAULT       0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR1_MASK          0x00020000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR1_SHIFT         17
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR1_DEFAULT       0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR0_MASK          0x00010000
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR0_SHIFT         16
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_SW_INTR0_DEFAULT       0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_RSVD_HW_INTR [15:07] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_RSVD_HW_INTR_MASK      0x0000ff80
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_RSVD_HW_INTR_SHIFT     7
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_RSVD_HW_INTR_DEFAULT   0x000001ff

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_WATCHDOG_INTR_MASK     0x00000040
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_WATCHDOG_INTR_SHIFT    6
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_WATCHDOG_INTR_DEFAULT  0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_VICH_REG_INTR_MASK         0x00000020
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_VICH_REG_INTR_SHIFT        5
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_VICH_REG_INTR_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_VICH_SCB_WR_INTR_MASK      0x00000010
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_VICH_SCB_WR_INTR_SHIFT     4
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_VICH_SCB_WR_INTR_DEFAULT   0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_PFRI_INTR_MASK         0x00000008
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_PFRI_INTR_SHIFT        3
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_PFRI_INTR_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_MBOX_INTR_MASK         0x00000004
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_MBOX_INTR_SHIFT        2
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_MBOX_INTR_DEFAULT      0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: VICH_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_VICH_INST_RD_INTR_MASK     0x00000002
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_VICH_INST_RD_INTR_SHIFT    1
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_VICH_INST_RD_INTR_DEFAULT  0x00000001

/* HVD_INTR2_0 :: CPU_MASK_CLEAR :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_RGR_BRIDGE_INTR_MASK   0x00000001
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_RGR_BRIDGE_INTR_SHIFT  0
#define BCHP_HVD_INTR2_0_CPU_MASK_CLEAR_AVD_RGR_BRIDGE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR15_MASK             0x80000000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR15_SHIFT            31
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR15_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR14_MASK             0x40000000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR14_SHIFT            30
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR14_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR13_MASK             0x20000000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR13_SHIFT            29
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR13_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR12_MASK             0x10000000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR12_SHIFT            28
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR12_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR11_MASK             0x08000000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR11_SHIFT            27
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR11_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR10_MASK             0x04000000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR10_SHIFT            26
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR10_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR9_MASK              0x02000000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR9_SHIFT             25
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR9_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR8_MASK              0x01000000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR8_SHIFT             24
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR8_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR7_MASK              0x00800000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR7_SHIFT             23
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR7_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR6_MASK              0x00400000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR6_SHIFT             22
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR6_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR5_MASK              0x00200000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR5_SHIFT             21
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR5_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR4_MASK              0x00100000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR4_SHIFT             20
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR4_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR3_MASK              0x00080000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR3_SHIFT             19
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR3_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR2_MASK              0x00040000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR2_SHIFT             18
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR2_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR1_MASK              0x00020000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR1_SHIFT             17
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR1_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR0_MASK              0x00010000
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR0_SHIFT             16
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_SW_INTR0_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_RSVD_HW_INTR [15:09] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_RSVD_HW_INTR_MASK          0x0000fe00
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_RSVD_HW_INTR_SHIFT         9
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_RSVD_HW_INTR_DEFAULT       0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: VICH_IL2_INST_RD_INTR [08:08] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_IL2_INST_RD_INTR_MASK     0x00000100
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_IL2_INST_RD_INTR_SHIFT    8
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_IL2_INST_RD_INTR_DEFAULT  0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: VICH_IL_INST_RD_INTR [07:07] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_IL_INST_RD_INTR_MASK      0x00000080
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_IL_INST_RD_INTR_SHIFT     7
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_IL_INST_RD_INTR_DEFAULT   0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_WATCHDOG_INTR_MASK         0x00000040
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_WATCHDOG_INTR_SHIFT        6
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_WATCHDOG_INTR_DEFAULT      0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_REG_INTR_MASK             0x00000020
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_REG_INTR_SHIFT            5
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_REG_INTR_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_SCB_WR_INTR_MASK          0x00000010
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_SCB_WR_INTR_SHIFT         4
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_SCB_WR_INTR_DEFAULT       0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_PFRI_INTR_MASK             0x00000008
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_PFRI_INTR_SHIFT            3
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_PFRI_INTR_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_MBOX_INTR_MASK             0x00000004
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_MBOX_INTR_SHIFT            2
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_MBOX_INTR_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: VICH_OL_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_OL_INST_RD_INTR_MASK      0x00000002
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_OL_INST_RD_INTR_SHIFT     1
#define BCHP_HVD_INTR2_0_PCI_STATUS_VICH_OL_INST_RD_INTR_DEFAULT   0x00000000

/* HVD_INTR2_0 :: PCI_STATUS :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_RGR_BRIDGE_INTR_MASK       0x00000001
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_RGR_BRIDGE_INTR_SHIFT      0
#define BCHP_HVD_INTR2_0_PCI_STATUS_AVD_RGR_BRIDGE_INTR_DEFAULT    0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR15_MASK                0x80000000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR15_SHIFT               31
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR15_DEFAULT             0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR14_MASK                0x40000000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR14_SHIFT               30
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR14_DEFAULT             0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR13_MASK                0x20000000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR13_SHIFT               29
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR13_DEFAULT             0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR12_MASK                0x10000000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR12_SHIFT               28
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR12_DEFAULT             0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR11_MASK                0x08000000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR11_SHIFT               27
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR11_DEFAULT             0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR10_MASK                0x04000000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR10_SHIFT               26
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR10_DEFAULT             0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR9_MASK                 0x02000000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR9_SHIFT                25
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR9_DEFAULT              0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR8_MASK                 0x01000000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR8_SHIFT                24
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR8_DEFAULT              0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR7_MASK                 0x00800000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR7_SHIFT                23
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR7_DEFAULT              0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR6_MASK                 0x00400000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR6_SHIFT                22
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR6_DEFAULT              0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR5_MASK                 0x00200000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR5_SHIFT                21
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR5_DEFAULT              0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR4_MASK                 0x00100000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR4_SHIFT                20
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR4_DEFAULT              0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR3_MASK                 0x00080000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR3_SHIFT                19
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR3_DEFAULT              0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR2_MASK                 0x00040000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR2_SHIFT                18
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR2_DEFAULT              0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR1_MASK                 0x00020000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR1_SHIFT                17
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR1_DEFAULT              0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR0_MASK                 0x00010000
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR0_SHIFT                16
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_SW_INTR0_DEFAULT              0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_RSVD_HW_INTR [15:09] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_RSVD_HW_INTR_MASK             0x0000fe00
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_RSVD_HW_INTR_SHIFT            9
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_RSVD_HW_INTR_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_SET :: VICH_IL2_INST_RD_INTR [08:08] */
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_IL2_INST_RD_INTR_MASK        0x00000100
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_IL2_INST_RD_INTR_SHIFT       8
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_IL2_INST_RD_INTR_DEFAULT     0x00000000

/* HVD_INTR2_0 :: PCI_SET :: VICH_IL_INST_RD_INTR [07:07] */
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_IL_INST_RD_INTR_MASK         0x00000080
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_IL_INST_RD_INTR_SHIFT        7
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_IL_INST_RD_INTR_DEFAULT      0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_WATCHDOG_INTR_MASK            0x00000040
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_WATCHDOG_INTR_SHIFT           6
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_WATCHDOG_INTR_DEFAULT         0x00000000

/* HVD_INTR2_0 :: PCI_SET :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_REG_INTR_MASK                0x00000020
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_REG_INTR_SHIFT               5
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_REG_INTR_DEFAULT             0x00000000

/* HVD_INTR2_0 :: PCI_SET :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_SCB_WR_INTR_MASK             0x00000010
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_SCB_WR_INTR_SHIFT            4
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_SCB_WR_INTR_DEFAULT          0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_PFRI_INTR_MASK                0x00000008
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_PFRI_INTR_SHIFT               3
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_PFRI_INTR_DEFAULT             0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_MBOX_INTR_MASK                0x00000004
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_MBOX_INTR_SHIFT               2
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_MBOX_INTR_DEFAULT             0x00000000

/* HVD_INTR2_0 :: PCI_SET :: VICH_OL_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_OL_INST_RD_INTR_MASK         0x00000002
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_OL_INST_RD_INTR_SHIFT        1
#define BCHP_HVD_INTR2_0_PCI_SET_VICH_OL_INST_RD_INTR_DEFAULT      0x00000000

/* HVD_INTR2_0 :: PCI_SET :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_RGR_BRIDGE_INTR_MASK          0x00000001
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_RGR_BRIDGE_INTR_SHIFT         0
#define BCHP_HVD_INTR2_0_PCI_SET_AVD_RGR_BRIDGE_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR15_MASK              0x80000000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR15_SHIFT             31
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR15_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR14_MASK              0x40000000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR14_SHIFT             30
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR14_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR13_MASK              0x20000000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR13_SHIFT             29
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR13_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR12_MASK              0x10000000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR12_SHIFT             28
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR12_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR11_MASK              0x08000000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR11_SHIFT             27
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR11_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR10_MASK              0x04000000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR10_SHIFT             26
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR10_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR9_MASK               0x02000000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR9_SHIFT              25
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR9_DEFAULT            0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR8_MASK               0x01000000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR8_SHIFT              24
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR8_DEFAULT            0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR7_MASK               0x00800000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR7_SHIFT              23
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR7_DEFAULT            0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR6_MASK               0x00400000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR6_SHIFT              22
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR6_DEFAULT            0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR5_MASK               0x00200000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR5_SHIFT              21
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR5_DEFAULT            0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR4_MASK               0x00100000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR4_SHIFT              20
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR4_DEFAULT            0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR3_MASK               0x00080000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR3_SHIFT              19
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR3_DEFAULT            0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR2_MASK               0x00040000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR2_SHIFT              18
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR2_DEFAULT            0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR1_MASK               0x00020000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR1_SHIFT              17
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR1_DEFAULT            0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR0_MASK               0x00010000
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR0_SHIFT              16
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_SW_INTR0_DEFAULT            0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_RSVD_HW_INTR [15:09] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_RSVD_HW_INTR_MASK           0x0000fe00
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_RSVD_HW_INTR_SHIFT          9
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_RSVD_HW_INTR_DEFAULT        0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: VICH_IL2_INST_RD_INTR [08:08] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_IL2_INST_RD_INTR_MASK      0x00000100
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_IL2_INST_RD_INTR_SHIFT     8
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_IL2_INST_RD_INTR_DEFAULT   0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: VICH_IL_INST_RD_INTR [07:07] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_IL_INST_RD_INTR_MASK       0x00000080
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_IL_INST_RD_INTR_SHIFT      7
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_IL_INST_RD_INTR_DEFAULT    0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_WATCHDOG_INTR_MASK          0x00000040
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_WATCHDOG_INTR_SHIFT         6
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_WATCHDOG_INTR_DEFAULT       0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_REG_INTR_MASK              0x00000020
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_REG_INTR_SHIFT             5
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_REG_INTR_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_SCB_WR_INTR_MASK           0x00000010
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_SCB_WR_INTR_SHIFT          4
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_SCB_WR_INTR_DEFAULT        0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_PFRI_INTR_MASK              0x00000008
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_PFRI_INTR_SHIFT             3
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_PFRI_INTR_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_MBOX_INTR_MASK              0x00000004
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_MBOX_INTR_SHIFT             2
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_MBOX_INTR_DEFAULT           0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: VICH_OL_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_OL_INST_RD_INTR_MASK       0x00000002
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_OL_INST_RD_INTR_SHIFT      1
#define BCHP_HVD_INTR2_0_PCI_CLEAR_VICH_OL_INST_RD_INTR_DEFAULT    0x00000000

/* HVD_INTR2_0 :: PCI_CLEAR :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_RGR_BRIDGE_INTR_MASK        0x00000001
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_RGR_BRIDGE_INTR_SHIFT       0
#define BCHP_HVD_INTR2_0_PCI_CLEAR_AVD_RGR_BRIDGE_INTR_DEFAULT     0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR15_MASK        0x80000000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR15_SHIFT       31
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR15_DEFAULT     0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR14_MASK        0x40000000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR14_SHIFT       30
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR14_DEFAULT     0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR13_MASK        0x20000000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR13_SHIFT       29
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR13_DEFAULT     0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR12_MASK        0x10000000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR12_SHIFT       28
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR12_DEFAULT     0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR11_MASK        0x08000000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR11_SHIFT       27
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR11_DEFAULT     0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR10_MASK        0x04000000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR10_SHIFT       26
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR10_DEFAULT     0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR9_MASK         0x02000000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR9_SHIFT        25
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR9_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR8_MASK         0x01000000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR8_SHIFT        24
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR8_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR7_MASK         0x00800000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR7_SHIFT        23
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR7_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR6_MASK         0x00400000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR6_SHIFT        22
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR6_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR5_MASK         0x00200000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR5_SHIFT        21
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR5_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR4_MASK         0x00100000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR4_SHIFT        20
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR4_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR3_MASK         0x00080000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR3_SHIFT        19
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR3_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR2_MASK         0x00040000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR2_SHIFT        18
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR2_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR1_MASK         0x00020000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR1_SHIFT        17
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR1_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR0_MASK         0x00010000
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR0_SHIFT        16
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_SW_INTR0_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_RSVD_HW_INTR [15:07] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_RSVD_HW_INTR_MASK     0x0000ff80
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_RSVD_HW_INTR_SHIFT    7
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_RSVD_HW_INTR_DEFAULT  0x000001ff

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_WATCHDOG_INTR_MASK    0x00000040
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_WATCHDOG_INTR_SHIFT   6
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_WATCHDOG_INTR_DEFAULT 0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_VICH_REG_INTR_MASK        0x00000020
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_VICH_REG_INTR_SHIFT       5
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_VICH_REG_INTR_DEFAULT     0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_VICH_SCB_WR_INTR_MASK     0x00000010
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_VICH_SCB_WR_INTR_SHIFT    4
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_VICH_SCB_WR_INTR_DEFAULT  0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_PFRI_INTR_MASK        0x00000008
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_PFRI_INTR_SHIFT       3
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_PFRI_INTR_DEFAULT     0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_MBOX_INTR_MASK        0x00000004
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_MBOX_INTR_SHIFT       2
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_MBOX_INTR_DEFAULT     0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: VICH_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_VICH_INST_RD_INTR_MASK    0x00000002
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_VICH_INST_RD_INTR_SHIFT   1
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_VICH_INST_RD_INTR_DEFAULT 0x00000001

/* HVD_INTR2_0 :: PCI_MASK_STATUS :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_RGR_BRIDGE_INTR_MASK  0x00000001
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_RGR_BRIDGE_INTR_SHIFT 0
#define BCHP_HVD_INTR2_0_PCI_MASK_STATUS_AVD_RGR_BRIDGE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR15_MASK           0x80000000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR15_SHIFT          31
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR15_DEFAULT        0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR14_MASK           0x40000000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR14_SHIFT          30
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR14_DEFAULT        0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR13_MASK           0x20000000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR13_SHIFT          29
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR13_DEFAULT        0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR12_MASK           0x10000000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR12_SHIFT          28
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR12_DEFAULT        0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR11_MASK           0x08000000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR11_SHIFT          27
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR11_DEFAULT        0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR10_MASK           0x04000000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR10_SHIFT          26
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR10_DEFAULT        0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR9_MASK            0x02000000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR9_SHIFT           25
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR9_DEFAULT         0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR8_MASK            0x01000000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR8_SHIFT           24
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR8_DEFAULT         0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR7_MASK            0x00800000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR7_SHIFT           23
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR7_DEFAULT         0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR6_MASK            0x00400000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR6_SHIFT           22
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR6_DEFAULT         0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR5_MASK            0x00200000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR5_SHIFT           21
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR5_DEFAULT         0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR4_MASK            0x00100000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR4_SHIFT           20
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR4_DEFAULT         0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR3_MASK            0x00080000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR3_SHIFT           19
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR3_DEFAULT         0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR2_MASK            0x00040000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR2_SHIFT           18
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR2_DEFAULT         0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR1_MASK            0x00020000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR1_SHIFT           17
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR1_DEFAULT         0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR0_MASK            0x00010000
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR0_SHIFT           16
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_SW_INTR0_DEFAULT         0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_RSVD_HW_INTR [15:07] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_RSVD_HW_INTR_MASK        0x0000ff80
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_RSVD_HW_INTR_SHIFT       7
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_RSVD_HW_INTR_DEFAULT     0x000001ff

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_WATCHDOG_INTR_MASK       0x00000040
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_WATCHDOG_INTR_SHIFT      6
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_WATCHDOG_INTR_DEFAULT    0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_VICH_REG_INTR_MASK           0x00000020
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_VICH_REG_INTR_SHIFT          5
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_VICH_REG_INTR_DEFAULT        0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_VICH_SCB_WR_INTR_MASK        0x00000010
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_VICH_SCB_WR_INTR_SHIFT       4
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_VICH_SCB_WR_INTR_DEFAULT     0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_PFRI_INTR_MASK           0x00000008
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_PFRI_INTR_SHIFT          3
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_PFRI_INTR_DEFAULT        0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_MBOX_INTR_MASK           0x00000004
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_MBOX_INTR_SHIFT          2
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_MBOX_INTR_DEFAULT        0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: VICH_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_VICH_INST_RD_INTR_MASK       0x00000002
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_VICH_INST_RD_INTR_SHIFT      1
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_VICH_INST_RD_INTR_DEFAULT    0x00000001

/* HVD_INTR2_0 :: PCI_MASK_SET :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_RGR_BRIDGE_INTR_MASK     0x00000001
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_RGR_BRIDGE_INTR_SHIFT    0
#define BCHP_HVD_INTR2_0_PCI_MASK_SET_AVD_RGR_BRIDGE_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR15 [31:31] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR15_MASK         0x80000000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR15_SHIFT        31
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR15_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR14 [30:30] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR14_MASK         0x40000000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR14_SHIFT        30
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR14_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR13 [29:29] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR13_MASK         0x20000000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR13_SHIFT        29
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR13_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR12 [28:28] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR12_MASK         0x10000000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR12_SHIFT        28
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR12_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR11 [27:27] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR11_MASK         0x08000000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR11_SHIFT        27
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR11_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR10 [26:26] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR10_MASK         0x04000000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR10_SHIFT        26
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR10_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR9 [25:25] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR9_MASK          0x02000000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR9_SHIFT         25
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR9_DEFAULT       0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR8 [24:24] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR8_MASK          0x01000000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR8_SHIFT         24
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR8_DEFAULT       0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR7 [23:23] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR7_MASK          0x00800000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR7_SHIFT         23
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR7_DEFAULT       0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR6 [22:22] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR6_MASK          0x00400000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR6_SHIFT         22
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR6_DEFAULT       0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR5 [21:21] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR5_MASK          0x00200000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR5_SHIFT         21
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR5_DEFAULT       0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR4 [20:20] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR4_MASK          0x00100000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR4_SHIFT         20
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR4_DEFAULT       0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR3 [19:19] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR3_MASK          0x00080000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR3_SHIFT         19
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR3_DEFAULT       0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR2 [18:18] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR2_MASK          0x00040000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR2_SHIFT         18
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR2_DEFAULT       0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR1 [17:17] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR1_MASK          0x00020000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR1_SHIFT         17
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR1_DEFAULT       0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_SW_INTR0 [16:16] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR0_MASK          0x00010000
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR0_SHIFT         16
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_SW_INTR0_DEFAULT       0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_RSVD_HW_INTR [15:07] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_RSVD_HW_INTR_MASK      0x0000ff80
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_RSVD_HW_INTR_SHIFT     7
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_RSVD_HW_INTR_DEFAULT   0x000001ff

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_WATCHDOG_INTR [06:06] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_WATCHDOG_INTR_MASK     0x00000040
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_WATCHDOG_INTR_SHIFT    6
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_WATCHDOG_INTR_DEFAULT  0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: VICH_REG_INTR [05:05] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_VICH_REG_INTR_MASK         0x00000020
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_VICH_REG_INTR_SHIFT        5
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_VICH_REG_INTR_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: VICH_SCB_WR_INTR [04:04] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_VICH_SCB_WR_INTR_MASK      0x00000010
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_VICH_SCB_WR_INTR_SHIFT     4
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_VICH_SCB_WR_INTR_DEFAULT   0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_PFRI_INTR [03:03] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_PFRI_INTR_MASK         0x00000008
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_PFRI_INTR_SHIFT        3
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_PFRI_INTR_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_MBOX_INTR [02:02] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_MBOX_INTR_MASK         0x00000004
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_MBOX_INTR_SHIFT        2
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_MBOX_INTR_DEFAULT      0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: VICH_INST_RD_INTR [01:01] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_VICH_INST_RD_INTR_MASK     0x00000002
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_VICH_INST_RD_INTR_SHIFT    1
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_VICH_INST_RD_INTR_DEFAULT  0x00000001

/* HVD_INTR2_0 :: PCI_MASK_CLEAR :: AVD_RGR_BRIDGE_INTR [00:00] */
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_RGR_BRIDGE_INTR_MASK   0x00000001
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_RGR_BRIDGE_INTR_SHIFT  0
#define BCHP_HVD_INTR2_0_PCI_MASK_CLEAR_AVD_RGR_BRIDGE_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_HVD_INTR2_0_H__ */

/* End of File */
