Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May 25 15:28:07 2025
| Host         : administrateur-ThinkStation-P2-Tower running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
-------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+------------+---------------+------------+-------------+------------+
|                                                   Instance                                                  |                                                        Module                                                        |   Total LUTs  |   Logic LUTs  |  LUTRAMs  |    SRLs    |      FFs      |   RAMB36   |    RAMB18   | DSP Blocks |
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+------------+---------------+------------+-------------+------------+
| design_1_wrapper                                                                                            |                                                                                                                (top) | 27427(51.55%) | 26544(49.89%) | 22(0.13%) | 861(4.95%) | 28745(27.02%) | 23(16.43%) | 217(77.50%) |   0(0.00%) |
|   design_1_i                                                                                                |                                                                                                             design_1 | 27427(51.55%) | 26544(49.89%) | 22(0.13%) | 861(4.95%) | 28745(27.02%) | 23(16.43%) | 217(77.50%) |   0(0.00%) |
|     (design_1_i)                                                                                            |                                                                                                             design_1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|     axi_mem_intercon                                                                                        |                                                                                          design_1_axi_mem_intercon_0 |    994(1.87%) |    933(1.75%) | 10(0.06%) |  51(0.29%) |   1124(1.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       m00_couplers                                                                                          |                                                                                             m00_couplers_imp_1R706YB |    328(0.62%) |    318(0.60%) | 10(0.06%) |   0(0.00%) |    389(0.37%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         auto_pc                                                                                             |                                                                                                   design_1_auto_pc_1 |    328(0.62%) |    318(0.60%) | 10(0.06%) |   0(0.00%) |    389(0.37%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           inst                                                                                              |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_21_axi_protocol_converter |    328(0.62%) |    318(0.60%) | 10(0.06%) |   0(0.00%) |    389(0.37%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (inst)                                                                                          |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_21_axi_protocol_converter |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_axi4_axi3.axi3_conv_inst                                                                    |                                                          design_1_auto_pc_1_axi_protocol_converter_v2_1_21_axi3_conv |    328(0.62%) |    318(0.60%) | 10(0.06%) |   0(0.00%) |    389(0.37%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                           |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv__parameterized0 |    129(0.24%) |    127(0.24%) |  2(0.01%) |   0(0.00%) |    154(0.14%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                                                       |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv__parameterized0 |     86(0.16%) |     86(0.16%) |  0(0.00%) |   0(0.00%) |    116(0.11%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 USE_R_CHANNEL.cmd_queue                                                                     |                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_20_axic_fifo__parameterized0 |     46(0.09%) |     44(0.08%) |  2(0.01%) |   0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   inst                                                                                      |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__parameterized0 |     46(0.09%) |     44(0.08%) |  2(0.01%) |   0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     (inst)                                                                                  |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__parameterized0 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                           |                                                            design_1_auto_pc_1_fifo_generator_v13_2_5__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                         |                                                      design_1_auto_pc_1_fifo_generator_v13_2_5_synth__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                        |                                                                design_1_auto_pc_1_fifo_generator_top__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                            |                                                            design_1_auto_pc_1_fifo_generator_ramfifo__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                        |                                                                                        design_1_auto_pc_1_rd_logic_9 |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |     20(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                             |                                                                                        design_1_auto_pc_1_rd_fwft_13 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                                     |                                                                             design_1_auto_pc_1_rd_status_flags_ss_14 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               rpntr                                                                         |                                                                                    design_1_auto_pc_1_rd_bin_cntr_15 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                        |                                                                                       design_1_auto_pc_1_wr_logic_10 |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                                     |                                                                             design_1_auto_pc_1_wr_status_flags_ss_11 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               wpntr                                                                         |                                                                                    design_1_auto_pc_1_wr_bin_cntr_12 |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                           |                                                                            design_1_auto_pc_1_memory__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                       |                                                                            design_1_auto_pc_1_memory__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                                 |                                                                              design_1_auto_pc_1_dmem__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             rstblk                                                                          |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                      |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                                                 design_1_auto_pc_1_xpm_cdc_async_rst |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                         |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_b_downsizer |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                     |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv |    175(0.33%) |    167(0.31%) |  8(0.05%) |   0(0.00%) |    219(0.21%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                                 |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv |     83(0.16%) |     83(0.16%) |  0(0.00%) |   0(0.00%) |    127(0.12%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 USE_BURSTS.cmd_queue                                                                        |                                                        design_1_auto_pc_1_axi_data_fifo_v2_1_20_axic_fifo__xdcDup__1 |     46(0.09%) |     42(0.08%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   inst                                                                                      |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__xdcDup__1 |     46(0.09%) |     42(0.08%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     (inst)                                                                                  |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__xdcDup__1 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                           |                                                                 design_1_auto_pc_1_fifo_generator_v13_2_5__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                         |                                                           design_1_auto_pc_1_fifo_generator_v13_2_5_synth__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                        |                                                                     design_1_auto_pc_1_fifo_generator_top__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                            |                                                                 design_1_auto_pc_1_fifo_generator_ramfifo__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                        |                                                                                        design_1_auto_pc_1_rd_logic_0 |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |     20(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                             |                                                                                         design_1_auto_pc_1_rd_fwft_6 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                                     |                                                                              design_1_auto_pc_1_rd_status_flags_ss_7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               rpntr                                                                         |                                                                                     design_1_auto_pc_1_rd_bin_cntr_8 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                        |                                                                                        design_1_auto_pc_1_wr_logic_1 |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                                     |                                                                              design_1_auto_pc_1_wr_status_flags_ss_4 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               wpntr                                                                         |                                                                                     design_1_auto_pc_1_wr_bin_cntr_5 |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                           |                                                                                          design_1_auto_pc_1_memory_2 |      4(0.01%) |      0(0.00%) |  4(0.02%) |   0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                       |                                                                                          design_1_auto_pc_1_memory_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                                 |                                                                                            design_1_auto_pc_1_dmem_3 |      4(0.01%) |      0(0.00%) |  4(0.02%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             rstblk                                                                          |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                      |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 USE_B_CHANNEL.cmd_b_queue                                                                   |                                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_20_axic_fifo |     48(0.09%) |     44(0.08%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   inst                                                                                      |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen |     48(0.09%) |     44(0.08%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     (inst)                                                                                  |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                           |                                                                            design_1_auto_pc_1_fifo_generator_v13_2_5 |     29(0.05%) |     25(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                         |                                                                      design_1_auto_pc_1_fifo_generator_v13_2_5_synth |     29(0.05%) |     25(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                        |                                                                                design_1_auto_pc_1_fifo_generator_top |     29(0.05%) |     25(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                            |                                                                            design_1_auto_pc_1_fifo_generator_ramfifo |     29(0.05%) |     25(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                        |                                                                                          design_1_auto_pc_1_rd_logic |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |     20(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                             |                                                                                           design_1_auto_pc_1_rd_fwft |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                                     |                                                                                design_1_auto_pc_1_rd_status_flags_ss |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               rpntr                                                                         |                                                                                       design_1_auto_pc_1_rd_bin_cntr |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                        |                                                                                          design_1_auto_pc_1_wr_logic |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                                     |                                                                                design_1_auto_pc_1_wr_status_flags_ss |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               wpntr                                                                         |                                                                                       design_1_auto_pc_1_wr_bin_cntr |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                           |                                                                                            design_1_auto_pc_1_memory |      4(0.01%) |      0(0.00%) |  4(0.02%) |   0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                       |                                                                                            design_1_auto_pc_1_memory |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                                 |                                                                                              design_1_auto_pc_1_dmem |      4(0.01%) |      0(0.00%) |  4(0.02%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             rstblk                                                                          |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                      |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_data_inst                                                                     |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_w_axi3_conv |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       s00_couplers                                                                                          |                                                                                              s00_couplers_imp_7HNO1D |    192(0.36%) |    168(0.32%) |  0(0.00%) |  24(0.14%) |    235(0.22%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         auto_us                                                                                             |                                                                                                   design_1_auto_us_0 |    192(0.36%) |    168(0.32%) |  0(0.00%) |  24(0.14%) |    235(0.22%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           inst                                                                                              |                                                                  design_1_auto_us_0_axi_dwidth_converter_v2_1_21_top |    192(0.36%) |    168(0.32%) |  0(0.00%) |  24(0.14%) |    235(0.22%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                   |                                                          design_1_auto_us_0_axi_dwidth_converter_v2_1_21_axi_upsizer |    192(0.36%) |    168(0.32%) |  0(0.00%) |  24(0.14%) |    235(0.22%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                        |                                                     design_1_auto_us_0_axi_register_slice_v2_1_21_axi_register_slice |     36(0.07%) |     36(0.07%) |  0(0.00%) |   0(0.00%) |    136(0.13%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 r.r_pipe                                                                                    |                                    design_1_auto_us_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 |     36(0.07%) |     36(0.07%) |  0(0.00%) |   0(0.00%) |    136(0.13%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_21_r_upsizer |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     18(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_READ.read_addr_inst                                                                       |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_21_a_upsizer |     53(0.10%) |     29(0.05%) |  0(0.00%) |  24(0.14%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (USE_READ.read_addr_inst)                                                                   |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_21_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                     |                                                            design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo |     53(0.10%) |     29(0.05%) |  0(0.00%) |  24(0.14%) |     32(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               si_register_slice_inst                                                                        |                                     design_1_auto_us_0_axi_register_slice_v2_1_21_axi_register_slice__parameterized0 |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 ar.ar_pipe                                                                                  |                                                    design_1_auto_us_0_axi_register_slice_v2_1_21_axic_register_slice |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       s01_couplers                                                                                          |                                                                                             s01_couplers_imp_1W60HW0 |    193(0.36%) |    169(0.32%) |  0(0.00%) |  24(0.14%) |    171(0.16%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         auto_us                                                                                             |                                                                                                   design_1_auto_us_1 |    193(0.36%) |    169(0.32%) |  0(0.00%) |  24(0.14%) |    171(0.16%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           inst                                                                                              |                                                                  design_1_auto_us_1_axi_dwidth_converter_v2_1_21_top |    193(0.36%) |    169(0.32%) |  0(0.00%) |  24(0.14%) |    171(0.16%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                   |                                                          design_1_auto_us_1_axi_dwidth_converter_v2_1_21_axi_upsizer |    193(0.36%) |    169(0.32%) |  0(0.00%) |  24(0.14%) |    171(0.16%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                              |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_21_w_upsizer |     98(0.18%) |     98(0.18%) |  0(0.00%) |   0(0.00%) |     90(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                     |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_21_a_upsizer |     60(0.11%) |     36(0.07%) |  0(0.00%) |  24(0.14%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                                 |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_21_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                     |                                                            design_1_auto_us_1_generic_baseblocks_v2_1_0_command_fifo |     60(0.11%) |     36(0.07%) |  0(0.00%) |  24(0.14%) |     32(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               si_register_slice_inst                                                                        |                                                     design_1_auto_us_1_axi_register_slice_v2_1_21_axi_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 aw.aw_pipe                                                                                  |                                                    design_1_auto_us_1_axi_register_slice_v2_1_21_axic_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       xbar                                                                                                  |                                                                                                      design_1_xbar_0 |    282(0.53%) |    279(0.52%) |  0(0.00%) |   3(0.02%) |    329(0.31%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         inst                                                                                                |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_axi_crossbar |    282(0.53%) |    279(0.52%) |  0(0.00%) |   3(0.02%) |    329(0.31%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           gen_samd.crossbar_samd                                                                            |                                                                        design_1_xbar_0_axi_crossbar_v2_1_22_crossbar |    282(0.53%) |    279(0.52%) |  0(0.00%) |   3(0.02%) |    329(0.31%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (gen_samd.crossbar_samd)                                                                        |                                                                        design_1_xbar_0_axi_crossbar_v2_1_22_crossbar |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |     11(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             addr_arbiter_ar                                                                                 |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_addr_arbiter |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     54(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             addr_arbiter_aw                                                                                 |                                                                  design_1_xbar_0_axi_crossbar_v2_1_22_addr_arbiter_0 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     55(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_decerr_slave.decerr_slave_inst                                                              |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_decerr_slave |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     18(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                    |                                                                       design_1_xbar_0_axi_crossbar_v2_1_22_wdata_mux |     50(0.09%) |     49(0.09%) |  0(0.00%) |   1(0.01%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                         |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized0 |     50(0.09%) |     49(0.09%) |  0(0.00%) |   1(0.01%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                     |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized0 |     46(0.09%) |     46(0.09%) |  0(0.00%) |   0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                              |                                                    design_1_xbar_0_axi_data_fifo_v2_1_20_ndeep_srl__parameterized0_5 |      4(0.01%) |      3(0.01%) |  0(0.00%) |   1(0.01%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_master_slots[0].reg_slice_mi                                                                |                                                        design_1_xbar_0_axi_register_slice_v2_1_21_axi_register_slice |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |    142(0.13%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               b.b_pipe                                                                                      |                                     design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1_3 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               r.r_pipe                                                                                      |                                     design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2_4 |     55(0.10%) |     55(0.10%) |  0(0.00%) |   0(0.00%) |    136(0.13%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                    |                                                       design_1_xbar_0_axi_crossbar_v2_1_22_wdata_mux__parameterized0 |     12(0.02%) |     11(0.02%) |  0(0.00%) |   1(0.01%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                         |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized1 |     12(0.02%) |     11(0.02%) |  0(0.00%) |   1(0.01%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                     |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                              |                                                      design_1_xbar_0_axi_data_fifo_v2_1_20_ndeep_srl__parameterized1 |      3(0.01%) |      2(0.01%) |  0(0.00%) |   1(0.01%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_master_slots[1].reg_slice_mi                                                                |                                                      design_1_xbar_0_axi_register_slice_v2_1_21_axi_register_slice_1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               b.b_pipe                                                                                      |                                       design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               r.r_pipe                                                                                      |                                       design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                 |                                                                   design_1_xbar_0_axi_crossbar_v2_1_22_si_transactor |     25(0.05%) |     25(0.05%) |  0(0.00%) |   0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                |                                                   design_1_xbar_0_axi_crossbar_v2_1_22_si_transactor__parameterized0 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                  |                                                                        design_1_xbar_0_axi_crossbar_v2_1_22_splitter |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                  |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_wdata_router |     18(0.03%) |     17(0.03%) |  0(0.00%) |   1(0.01%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               wrouter_aw_fifo                                                                               |                                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo |     18(0.03%) |     17(0.03%) |  0(0.00%) |   1(0.01%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (wrouter_aw_fifo)                                                                           |                                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                              |                                                      design_1_xbar_0_axi_data_fifo_v2_1_20_ndeep_srl__parameterized0 |      5(0.01%) |      4(0.01%) |  0(0.00%) |   1(0.01%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             splitter_aw_mi                                                                                  |                                                                      design_1_xbar_0_axi_crossbar_v2_1_22_splitter_2 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|     hier_0                                                                                                  |                                                                                                    hier_0_imp_MHUNTD | 26064(48.99%) | 25302(47.56%) | 12(0.07%) | 750(4.31%) | 27144(25.51%) | 23(16.43%) | 217(77.50%) |   0(0.00%) |
|       axi_dma_0                                                                                             |                                                                                                 design_1_axi_dma_0_0 |   1414(2.66%) |   1295(2.43%) | 12(0.07%) | 107(0.61%) |   2094(1.97%) |   4(2.86%) |    2(0.71%) |   0(0.00%) |
|         U0                                                                                                  |                                                                                         design_1_axi_dma_0_0_axi_dma |   1414(2.66%) |   1295(2.43%) | 12(0.07%) | 107(0.61%) |   2094(1.97%) |   4(2.86%) |    2(0.71%) |   0(0.00%) |
|           (U0)                                                                                              |                                                                                         design_1_axi_dma_0_0_axi_dma |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                    |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     76(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                                                |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                         |                                                                             design_1_axi_dma_0_0_axi_dma_smple_sm_31 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |     65(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                              |                                                                          design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                            |                                                                           design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                    |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |     29(0.05%) |     29(0.05%) |  0(0.00%) |   0(0.00%) |    104(0.10%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                                                |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                         |                                                                                design_1_axi_dma_0_0_axi_dma_smple_sm |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |     65(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                              |                                                                          design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     35(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                            |                                                                           design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           I_AXI_DMA_REG_MODULE                                                                              |                                                                              design_1_axi_dma_0_0_axi_dma_reg_module |    152(0.29%) |    152(0.29%) |  0(0.00%) |   0(0.00%) |    265(0.25%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                   |                                                                                 design_1_axi_dma_0_0_axi_dma_lite_if |    121(0.23%) |    121(0.23%) |  0(0.00%) |   0(0.00%) |     85(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                          |                                                                                design_1_axi_dma_0_0_axi_dma_register |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |     90(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                          |                                                                           design_1_axi_dma_0_0_axi_dma_register_s2mm |     21(0.04%) |     21(0.04%) |  0(0.00%) |   0(0.00%) |     90(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           I_PRMRY_DATAMOVER                                                                                 |                                                                                   design_1_axi_dma_0_0_axi_datamover |   1203(2.26%) |   1084(2.04%) | 12(0.07%) | 107(0.61%) |   1611(1.51%) |   4(2.86%) |    2(0.71%) |   0(0.00%) |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                               |                                                                    design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    402(0.76%) |    367(0.69%) |  0(0.00%) |  35(0.20%) |    505(0.47%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                              |                                                                       design_1_axi_dma_0_0_axi_datamover_skid_buf_13 |     37(0.07%) |     37(0.07%) |  0(0.00%) |   0(0.00%) |     72(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                   |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     75(0.07%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                                               |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_DATA_FIFO                                                                                 |                                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     63(0.06%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                               |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     63(0.06%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                           |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                    |                                                                                   design_1_axi_dma_0_0_xpm_fifo_sync |     41(0.08%) |     41(0.08%) |  0(0.00%) |   0(0.00%) |     63(0.06%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                       xpm_fifo_base_inst                                                                    |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |     41(0.08%) |     41(0.08%) |  0(0.00%) |   0(0.00%) |     63(0.06%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                                 |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                     |                                                                                 design_1_axi_dma_0_0_xpm_memory_base |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                         rdp_inst                                                                            |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_24 |     21(0.04%) |     21(0.04%) |  0(0.00%) |   0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rdpp1_inst                                                                          |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_25 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     11(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rst_d1_inst                                                                         |                                                                             design_1_axi_dma_0_0_xpm_fifo_reg_bit_26 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrp_inst                                                                            |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_27 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrpp1_inst                                                                          |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_28 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |     11(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         xpm_fifo_rst_inst                                                                   |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_30 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                               |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                                                           |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_22 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_ADDR_CNTL                                                                                   |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |     32(0.06%) |      9(0.02%) |  0(0.00%) |  23(0.13%) |     54(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_ADDR_CNTL)                                                                               |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                              |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |     31(0.06%) |      8(0.02%) |  0(0.00%) |  23(0.13%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                          |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                                   design_1_axi_dma_0_0_srl_fifo_f_18 |     30(0.06%) |      7(0.01%) |  0(0.00%) |  23(0.13%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |     30(0.06%) |      7(0.01%) |  0(0.00%) |  23(0.13%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_20 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                                   design_1_axi_dma_0_0_dynshreg_f_21 |     25(0.05%) |      2(0.01%) |  0(0.00%) |  23(0.13%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_CMD_STATUS                                                                                  |                                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |     71(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_CMD_FIFO                                                                                  |                                                                           design_1_axi_dma_0_0_axi_datamover_fifo_16 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |     65(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_MSTR_PCC                                                                                    |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    200(0.38%) |    200(0.38%) |  0(0.00%) |   0(0.00%) |    182(0.17%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_MSTR_PCC)                                                                                |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    199(0.37%) |    199(0.37%) |  0(0.00%) |   0(0.00%) |    182(0.17%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_STRT_STRB_GEN                                                                             |                                                                         design_1_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_RD_DATA_CNTL                                                                                |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     60(0.11%) |     48(0.09%) |  0(0.00%) |  12(0.07%) |     43(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_RD_DATA_CNTL)                                                                            |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     23(0.04%) |     23(0.04%) |  0(0.00%) |   0(0.00%) |     37(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     38(0.07%) |     26(0.05%) |  0(0.00%) |  12(0.07%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                     |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |  12(0.07%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |  12(0.07%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized0 |     19(0.04%) |      7(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_RD_STATUS_CNTLR                                                                             |                                                                    design_1_axi_dma_0_0_axi_datamover_rd_status_cntl |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_RESET                                                                                       |                                                                          design_1_axi_dma_0_0_axi_datamover_reset_14 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                               |                                                                    design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap |    801(1.51%) |    717(1.35%) | 12(0.07%) |  72(0.41%) |   1106(1.04%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                         |                                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     80(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                           |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |    162(0.30%) |    150(0.28%) | 12(0.07%) |   0(0.00%) |    227(0.21%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                                                       |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |     22(0.04%) |     22(0.04%) |  0(0.00%) |   0(0.00%) |     22(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                       |                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     86(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_DATA_FIFO                                                                                 |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |     28(0.05%) |     28(0.05%) |  0(0.00%) |   0(0.00%) |     57(0.05%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                               |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |     28(0.05%) |     28(0.05%) |  0(0.00%) |   0(0.00%) |     57(0.05%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                           |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     57(0.05%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                       xpm_fifo_base_inst                                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     57(0.05%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                     |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                         rdp_inst                                                                            |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rdpp1_inst                                                                          |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     11(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rst_d1_inst                                                                         |                                                                              design_1_axi_dma_0_0_xpm_fifo_reg_bit_9 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrp_inst                                                                            |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_10 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrpp1_inst                                                                          |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_11 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |     11(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         xpm_fifo_rst_inst                                                                   |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_12 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_XD_FIFO                                                                                   |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |     64(0.12%) |     52(0.10%) | 12(0.07%) |   0(0.00%) |     62(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     64(0.12%) |     52(0.10%) | 12(0.07%) |   0(0.00%) |     62(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                       |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 |     48(0.09%) |     36(0.07%) | 12(0.07%) |   0(0.00%) |     62(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       xpm_fifo_base_inst                                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |     48(0.09%) |     36(0.07%) | 12(0.07%) |   0(0.00%) |     62(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                                 |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                     |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized0 |     12(0.02%) |      0(0.00%) | 12(0.07%) |   0(0.00%) |     26(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rdp_inst                                                                            |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rdpp1_inst                                                                          |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rst_d1_inst                                                                         |                                                                                design_1_axi_dma_0_0_xpm_fifo_reg_bit |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrp_inst                                                                            |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrpp1_inst                                                                          |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         xpm_fifo_rst_inst                                                                   |                                                                                    design_1_axi_dma_0_0_xpm_fifo_rst |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                         |                                                                            design_1_axi_dma_0_0_axi_datamover_ibttcc |    167(0.31%) |    167(0.31%) |  0(0.00%) |   0(0.00%) |    254(0.24%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                        |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |    213(0.40%) |    191(0.36%) |  0(0.00%) |  22(0.13%) |    190(0.18%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                                                    |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                          |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |    181(0.34%) |    176(0.33%) |  0(0.00%) |   5(0.03%) |    176(0.17%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                                                      |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |     83(0.16%) |     83(0.16%) |  0(0.00%) |   0(0.00%) |     71(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   I_MSSAI_SKID_BUF                                                                          |                                                                    design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf |     61(0.11%) |     61(0.11%) |  0(0.00%) |   0(0.00%) |     83(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   I_TSTRB_FIFO                                                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |     20(0.04%) |     15(0.03%) |  0(0.00%) |   5(0.03%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     (I_TSTRB_FIFO)                                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |   5(0.03%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       I_SRL_FIFO_RBU_F                                                                      |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |   5(0.03%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         (I_SRL_FIFO_RBU_F)                                                                  |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         CNTR_INCR_DECR_ADDN_F_I                                                             |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         DYNSHREG_F_I                                                                        |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized5 |      9(0.02%) |      4(0.01%) |  0(0.00%) |   5(0.03%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   SLICE_INSERTION                                                                           |                                                                             design_1_axi_dma_0_0_axi_datamover_slice |     21(0.04%) |     21(0.04%) |  0(0.00%) |   0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_DRE_CNTL_FIFO                                                                             |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |     31(0.06%) |     14(0.03%) |  0(0.00%) |  17(0.10%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (I_DRE_CNTL_FIFO)                                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized4 |     29(0.05%) |     12(0.02%) |  0(0.00%) |  17(0.10%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |     29(0.05%) |     12(0.02%) |  0(0.00%) |  17(0.10%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized4 |     25(0.05%) |      8(0.02%) |  0(0.00%) |  17(0.10%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_ADDR_CNTL                                                                                   |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |     32(0.06%) |      9(0.02%) |  0(0.00%) |  23(0.13%) |     53(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_ADDR_CNTL)                                                                               |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     47(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     31(0.06%) |      8(0.02%) |  0(0.00%) |  23(0.13%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                                      design_1_axi_dma_0_0_srl_fifo_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |  23(0.13%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |  23(0.13%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                                      design_1_axi_dma_0_0_dynshreg_f |     25(0.05%) |      2(0.01%) |  0(0.00%) |  23(0.13%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_CMD_STATUS                                                                                  |                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |     22(0.04%) |     22(0.04%) |  0(0.00%) |   0(0.00%) |     97(0.09%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     34(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_CMD_FIFO                                                                                  |                                                                              design_1_axi_dma_0_0_axi_datamover_fifo |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |     63(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_RESET                                                                                       |                                                                             design_1_axi_dma_0_0_axi_datamover_reset |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_S2MM_MMAP_SKID_BUF                                                                          |                                                                       design_1_axi_dma_0_0_axi_datamover_skid2mm_buf |     40(0.08%) |     40(0.08%) |  0(0.00%) |   0(0.00%) |     78(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_WR_DATA_CNTL                                                                                |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     83(0.16%) |     74(0.14%) |  0(0.00%) |   9(0.05%) |     66(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_WR_DATA_CNTL)                                                                            |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     60(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |     35(0.07%) |     26(0.05%) |  0(0.00%) |   9(0.05%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                     |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |   9(0.05%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |   9(0.05%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized6 |     17(0.03%) |      8(0.02%) |  0(0.00%) |   9(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_WR_STATUS_CNTLR                                                                             |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |     54(0.10%) |     36(0.07%) |  0(0.00%) |  18(0.10%) |     58(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_WR_STATUS_CNTLR)                                                                         |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |     43(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                             |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |     30(0.06%) |     14(0.03%) |  0(0.00%) |  16(0.09%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |  16(0.09%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |  16(0.09%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized3 |     23(0.04%) |      7(0.01%) |  0(0.00%) |  16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_WRESP_STATUS_FIFO                                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |     19(0.04%) |     17(0.03%) |  0(0.00%) |   2(0.01%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (I_WRESP_STATUS_FIFO)                                                                     |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |   2(0.01%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |   2(0.01%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized2 |      4(0.01%) |      2(0.01%) |  0(0.00%) |   2(0.01%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           I_RST_MODULE                                                                                      |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (I_RST_MODULE)                                                                                  |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                      |                                                                                   design_1_axi_dma_0_0_axi_dma_reset |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |     15(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                      |                                                                                 design_1_axi_dma_0_0_axi_dma_reset_1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |     13(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             REG_HRD_RST                                                                                     |                                                                                        design_1_axi_dma_0_0_cdc_sync |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             REG_HRD_RST_OUT                                                                                 |                                                                                      design_1_axi_dma_0_0_cdc_sync_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       myproject_axi_0                                                                                       |                                                                                           design_1_myproject_axi_0_0 | 24650(46.33%) | 24007(45.13%) |  0(0.00%) | 643(3.70%) | 25050(23.54%) | 19(13.57%) | 215(76.79%) |   0(0.00%) |
|         inst                                                                                                |                                                                             design_1_myproject_axi_0_0_myproject_axi | 24650(46.33%) | 24007(45.13%) |  0(0.00%) | 643(3.70%) | 25050(23.54%) | 19(13.57%) | 215(76.79%) |   0(0.00%) |
|           (inst)                                                                                            |                                                                             design_1_myproject_axi_0_0_myproject_axi |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           Loop_1_proc700_U0                                                                                 |                                                                            design_1_myproject_axi_0_0_Loop_1_proc700 |    231(0.43%) |    231(0.43%) |  0(0.00%) |   0(0.00%) |    356(0.33%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (Loop_1_proc700_U0)                                                                             |                                                                            design_1_myproject_axi_0_0_Loop_1_proc700 |    120(0.23%) |    120(0.23%) |  0(0.00%) |   0(0.00%) |    146(0.14%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             myproject_axi_ashr_54ns_32ns_54_2_1_U2                                                          |                                                       design_1_myproject_axi_0_0_myproject_axi_ashr_54ns_32ns_54_2_1 |     46(0.09%) |     46(0.09%) |  0(0.00%) |   0(0.00%) |     39(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             myproject_axi_fpext_32ns_64_3_1_U1                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_3_1 |     35(0.07%) |     35(0.07%) |  0(0.00%) |   0(0.00%) |    101(0.09%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (myproject_axi_fpext_32ns_64_3_1_U1)                                                          |                                                           design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_3_1 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     68(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               myproject_axi_ap_fpext_1_no_dsp_32_u                                                          |                                                        design_1_myproject_axi_0_0_myproject_axi_ap_fpext_1_no_dsp_32 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 U0                                                                                          |                                                                    design_1_myproject_axi_0_0_floating_point_v7_1_10 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   i_synth                                                                                   |                                                                design_1_myproject_axi_0_0_floating_point_v7_1_10_viv |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     FLT_TO_FLT_OP.SPD.OP                                                                    |                                                                           design_1_myproject_axi_0_0_flt_to_flt_conv |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       EXP                                                                                   |                                                                       design_1_myproject_axi_0_0_flt_to_flt_conv_exp |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         COND_DET                                                                            |                                                                            design_1_myproject_axi_0_0_special_detect |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                      |                                                                             design_1_myproject_axi_0_0_compare_eq_im |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             (MANT_CARRY.MANT_ALL_ZERO_DET)                                                  |                                                                             design_1_myproject_axi_0_0_compare_eq_im |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             CARRY_ZERO_DET                                                                  |                                                                               design_1_myproject_axi_0_0_carry_chain |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       OUTPUT                                                                                |                                                                                design_1_myproject_axi_0_0_flt_dec_op |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             regslice_both_in_data_U                                                                         |                                                         design_1_myproject_axi_0_0_regslice_both__parameterized0_451 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     66(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               ibuf_inst                                                                                     |                                                                  design_1_myproject_axi_0_0_ibuf__parameterized0_455 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               obuf_inst                                                                                     |                                                                  design_1_myproject_axi_0_0_obuf__parameterized0_456 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             regslice_both_in_last_V_U                                                                       |                                                                         design_1_myproject_axi_0_0_regslice_both_452 |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               ibuf_inst                                                                                     |                                                                                  design_1_myproject_axi_0_0_ibuf_453 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               obuf_inst                                                                                     |                                                                                  design_1_myproject_axi_0_0_obuf_454 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           Loop_2_proc_U0                                                                                    |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    302(0.57%) |    302(0.57%) |  0(0.00%) |   0(0.00%) |    354(0.33%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (Loop_2_proc_U0)                                                                                |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    187(0.35%) |    187(0.35%) |  0(0.00%) |   0(0.00%) |    246(0.23%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             myproject_axi_lshr_32ns_32ns_32_2_1_U1733                                                       |                                                       design_1_myproject_axi_0_0_myproject_axi_lshr_32ns_32ns_32_2_1 |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     20(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             myproject_axi_shl_64ns_32ns_64_2_1_U1734                                                        |                                                        design_1_myproject_axi_0_0_myproject_axi_shl_64ns_32ns_64_2_1 |     49(0.09%) |     49(0.09%) |  0(0.00%) |   0(0.00%) |     20(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             regslice_both_out_data_U                                                                        |                                                             design_1_myproject_axi_0_0_regslice_both__parameterized0 |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     64(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (regslice_both_out_data_U)                                                                    |                                                             design_1_myproject_axi_0_0_regslice_both__parameterized0 |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               ibuf_inst                                                                                     |                                                                      design_1_myproject_axi_0_0_ibuf__parameterized0 |     38(0.07%) |     38(0.07%) |  0(0.00%) |   0(0.00%) |     31(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               obuf_inst                                                                                     |                                                                      design_1_myproject_axi_0_0_obuf__parameterized0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |     31(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             regslice_both_out_last_V_U                                                                      |                                                                             design_1_myproject_axi_0_0_regslice_both |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               ibuf_inst                                                                                     |                                                                                      design_1_myproject_axi_0_0_ibuf |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               obuf_inst                                                                                     |                                                                                      design_1_myproject_axi_0_0_obuf |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           in_local_V_data_0_V_U                                                                             |                                                                         design_1_myproject_axi_0_0_fifo_w4_d4096_A_x |     62(0.12%) |     62(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           in_local_V_data_1_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_x_0 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           in_local_V_data_2_V_U                                                                             |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_x_1 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           is_last_0_i_loc_c_U                                                                               |                                                                              design_1_myproject_axi_0_0_fifo_w1_d3_A |      9(0.02%) |      8(0.02%) |  0(0.00%) |   1(0.01%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (is_last_0_i_loc_c_U)                                                                           |                                                                              design_1_myproject_axi_0_0_fifo_w1_d3_A |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             U_fifo_w1_d3_A_ram                                                                              |                                                                     design_1_myproject_axi_0_0_fifo_w1_d3_A_shiftReg |      2(0.01%) |      1(0.01%) |  0(0.00%) |   1(0.01%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           myproject_U0                                                                                      |                                                                                 design_1_myproject_axi_0_0_myproject | 23677(44.51%) | 23035(43.30%) |  0(0.00%) | 642(3.69%) | 23994(22.55%) | 19(13.57%) | 208(74.29%) |   0(0.00%) |
|             (myproject_U0)                                                                                  |                                                                                 design_1_myproject_axi_0_0_myproject |    193(0.36%) |    193(0.36%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0                             |                        design_1_myproject_axi_0_0_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_s |     41(0.08%) |     41(0.08%) |  0(0.00%) |   0(0.00%) |     20(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0                               |                          design_1_myproject_axi_0_0_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s |     79(0.15%) |     79(0.15%) |  0(0.00%) |   0(0.00%) |     23(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0)                           |                          design_1_myproject_axi_0_0_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46                  |                        design_1_myproject_axi_0_0_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s |     79(0.15%) |     79(0.15%) |  0(0.00%) |   0(0.00%) |     19(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0                          |                     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_s |   3934(7.39%) |   3806(7.15%) |  0(0.00%) | 128(0.74%) |   4188(3.94%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0)                      |                     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_s |    490(0.92%) |    490(0.92%) |  0(0.00%) |   0(0.00%) |     92(0.09%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407             |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s |   3445(6.48%) |   3317(6.23%) |  0(0.00%) | 128(0.74%) |   4096(3.85%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407)         |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s |    109(0.20%) |    109(0.20%) |  0(0.00%) |   0(0.00%) |   1003(0.94%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665                   |                                 design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s |    129(0.24%) |      1(0.01%) |  0(0.00%) | 128(0.74%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_0_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_387 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_450 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_10_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_388 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_449 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_11_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_389 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_448 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_12_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_390 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_447 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_13_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_391 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_446 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_14_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_392 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_445 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_15_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_393 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_444 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_1_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_394 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_443 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_2_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_395 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_442 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_3_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_396 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_441 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_4_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_397 |      5(0.01%) |      1(0.01%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_440 |      5(0.01%) |      1(0.01%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_5_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_398 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_439 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_6_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_399 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_438 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_7_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_400 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_437 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_8_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_401 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_436 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_9_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_402 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_435 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_0_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_403 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_434 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_10_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_404 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_433 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_11_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_405 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_432 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_12_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_406 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_431 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_13_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_407 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_430 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_14_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_408 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_429 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_15_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_409 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_428 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_1_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_410 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_427 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_2_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_411 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_426 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_3_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_412 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_425 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_4_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_413 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_424 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_5_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_414 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_423 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_6_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_415 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_422 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_7_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_416 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_421 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_8_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_417 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_420 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1559_9_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_418 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_419 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517                    |                             design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 |   3207(6.03%) |   3207(6.03%) |  0(0.00%) |   0(0.00%) |   3093(2.91%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0                           |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_s |   1448(2.72%) |   1316(2.47%) |  0(0.00%) | 132(0.76%) |   2057(1.93%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0)                       |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_s |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     92(0.09%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381              |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s |   1432(2.69%) |   1300(2.44%) |  0(0.00%) | 132(0.76%) |   1965(1.85%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381)          |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s |    108(0.20%) |    108(0.20%) |  0(0.00%) |   0(0.00%) |    947(0.89%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config15_s_fu_596                   |                                 design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config15_s |    133(0.25%) |      1(0.01%) |  0(0.00%) | 132(0.76%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_323 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_386 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_10_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_324 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_385 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_11_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_325 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_384 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_12_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_326 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_383 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_13_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_327 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_382 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_14_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_328 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_381 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_15_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_329 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_380 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_330 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_379 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_331 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_378 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_332 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_377 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_4_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_333 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_376 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_5_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_334 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_375 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_6_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_335 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_374 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_7_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_336 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_373 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_8_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_337 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_372 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_9_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_338 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_371 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_339 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_370 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_10_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_340 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_369 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_11_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_341 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_368 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_12_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_342 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_367 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_13_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_343 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_366 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_14_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_344 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_365 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_15_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_345 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_364 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_346 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_363 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_347 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_362 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_348 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_361 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_4_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_349 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_360 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_5_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_350 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_359 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_6_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_351 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_358 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_7_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_352 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_357 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_8_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_353 |      9(0.02%) |      1(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_356 |      9(0.02%) |      1(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_9_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_354 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_355 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0_fu_455              |                       design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0 |   1191(2.24%) |   1191(2.24%) |  0(0.00%) |   0(0.00%) |   1018(0.96%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0                             |                        design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_s |    432(0.81%) |    384(0.72%) |  0(0.00%) |  48(0.28%) |    745(0.70%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0)                         |                        design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_s |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     44(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123               |                      design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s |    421(0.79%) |    373(0.70%) |  0(0.00%) |  48(0.28%) |    701(0.66%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123)           |                      design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s |    105(0.20%) |    105(0.20%) |  0(0.00%) |   0(0.00%) |    485(0.46%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176                     |                                   design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s |     49(0.09%) |      1(0.01%) |  0(0.00%) |  48(0.28%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_0_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_311 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_322 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_312 |      9(0.02%) |      1(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_321 |      9(0.02%) |      1(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_313 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_320 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_314 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_319 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_315 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_318 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_316 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_317 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145               |                        design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0 |    267(0.50%) |    267(0.50%) |  0(0.00%) |   0(0.00%) |    216(0.20%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0                            |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_s |   1257(2.36%) |   1225(2.30%) |  0(0.00%) |  32(0.18%) |   1563(1.47%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0)                        |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_s |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     44(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167              |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s |   1238(2.33%) |   1206(2.27%) |  0(0.00%) |  32(0.18%) |   1519(1.43%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167)          |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s |    111(0.21%) |    111(0.21%) |  0(0.00%) |   0(0.00%) |    571(0.54%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269                     |                                   design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s |     33(0.06%) |      1(0.01%) |  0(0.00%) |  32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_0_0_U                                                               |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_310 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_297 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_309 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_298 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_308 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_0_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_299 |      5(0.01%) |      1(0.01%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_307 |      5(0.01%) |      1(0.01%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_300 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_306 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_301 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_305 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_302 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_304 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_1_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_303 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229                      |                               design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 |   1095(2.06%) |   1095(2.06%) |  0(0.00%) |   0(0.00%) |    948(0.89%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0                            |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_s |    536(1.01%) |    470(0.88%) |  0(0.00%) |  66(0.38%) |    866(0.81%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0)                        |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_s |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143              |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s |    527(0.99%) |    461(0.87%) |  0(0.00%) |  66(0.38%) |    818(0.77%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143)          |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s |    107(0.20%) |    105(0.20%) |  0(0.00%) |   2(0.01%) |    517(0.49%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_208                    |                                  design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config22_s |     65(0.12%) |      1(0.01%) |  0(0.00%) |  64(0.37%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_281 |      9(0.02%) |      1(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_296 |      9(0.02%) |      1(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_282 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_295 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_283 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_294 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_284 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_293 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_285 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_292 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_286 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_291 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_287 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_290 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_288 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_289 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_fu_169              |                       design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0 |    355(0.67%) |    355(0.67%) |  0(0.00%) |   0(0.00%) |    301(0.28%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0                             |                        design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_s |    594(1.12%) |    526(0.99%) |  0(0.00%) |  68(0.39%) |    895(0.84%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0)                         |                        design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_s |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143               |                      design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s |    586(1.10%) |    518(0.97%) |  0(0.00%) |  68(0.39%) |    847(0.80%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143)           |                      design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s |    167(0.31%) |    163(0.31%) |  0(0.00%) |   4(0.02%) |    519(0.49%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209                     |                                   design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s |     65(0.12%) |      1(0.01%) |  0(0.00%) |  64(0.37%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_265 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_280 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_266 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_279 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_267 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_278 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_268 |      9(0.02%) |      1(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_277 |      9(0.02%) |      1(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_269 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_276 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_270 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_275 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_271 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_274 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_272 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_273 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169               |                        design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0 |    354(0.67%) |    354(0.67%) |  0(0.00%) |   0(0.00%) |    328(0.31%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0                            |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_s |    854(1.61%) |    718(1.35%) |  0(0.00%) | 136(0.78%) |   1206(1.13%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0)                        |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_s |     32(0.06%) |     32(0.06%) |  0(0.00%) |   0(0.00%) |     64(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217              |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s |    822(1.55%) |    686(1.29%) |  0(0.00%) | 136(0.78%) |   1142(1.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217)          |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s |    100(0.19%) |    100(0.19%) |  0(0.00%) |   0(0.00%) |    655(0.62%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config19_s_fu_331                    |                                  design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config19_s |    137(0.26%) |      1(0.01%) |  0(0.00%) | 136(0.78%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_0_0_U                                                               |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb |     13(0.02%) |      1(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_264 |     13(0.02%) |      1(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_235 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_263 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_236 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_262 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_0_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_237 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_261 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_0_4_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_238 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_260 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_0_5_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_239 |     12(0.02%) |      0(0.00%) |  0(0.00%) |  12(0.07%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_259 |     12(0.02%) |      0(0.00%) |  0(0.00%) |  12(0.07%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_0_6_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_240 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_258 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_0_7_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_241 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_257 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_242 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_256 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_243 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_255 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_244 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_254 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_1_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_245 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_253 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_1_4_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_246 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_252 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_1_5_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_247 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_251 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_1_6_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_248 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_250 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_6_1_7_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_249 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0_fu_259              |                       design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0 |    585(1.10%) |    585(1.10%) |  0(0.00%) |   0(0.00%) |    487(0.46%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer10_out_V_data_0_V_U                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1024_A |     43(0.08%) |     43(0.08%) |  0(0.00%) |   0(0.00%) |     40(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_10_V_U                                                                       |                                                                         design_1_myproject_axi_0_0_fifo_w4_d1024_A_6 |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_11_V_U                                                                       |                                                                         design_1_myproject_axi_0_0_fifo_w4_d1024_A_7 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     38(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_12_V_U                                                                       |                                                                         design_1_myproject_axi_0_0_fifo_w4_d1024_A_8 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_13_V_U                                                                       |                                                                         design_1_myproject_axi_0_0_fifo_w4_d1024_A_9 |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_14_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_10 |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_15_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_11 |     49(0.09%) |     49(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_12 |     46(0.09%) |     46(0.09%) |  0(0.00%) |   0(0.00%) |     40(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_13 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     38(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_14 |     49(0.09%) |     49(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_4_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_15 |     46(0.09%) |     46(0.09%) |  0(0.00%) |   0(0.00%) |     40(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_5_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_16 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_6_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_17 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     40(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_7_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_18 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_8_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_19 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     38(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_9_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_20 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_21 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_10_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_22 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_11_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_23 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_12_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_24 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_13_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_25 |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_14_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_26 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_15_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_27 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_28 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_29 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_30 |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_4_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_31 |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_5_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_32 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_6_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_33 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_7_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_34 |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_8_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_35 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer11_out_V_data_9_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_36 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_37 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_10_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_38 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_11_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_39 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_12_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_40 |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_13_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_41 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_14_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_42 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_15_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_43 |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_44 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_45 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_46 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_4_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_47 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_5_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_48 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_6_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_49 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_7_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_50 |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_8_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_51 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_9_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_52 |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_53 |     49(0.09%) |     49(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_10_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_54 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_11_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_55 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_12_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_56 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_13_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_57 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_14_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_58 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_15_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_59 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_60 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_61 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_62 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_4_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_63 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_5_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_64 |     49(0.09%) |     49(0.09%) |  0(0.00%) |   0(0.00%) |     40(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_6_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_65 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_7_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_66 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_8_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_67 |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_9_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_68 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_69 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_10_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_70 |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_11_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_71 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_12_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_72 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_13_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_73 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_14_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_74 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_15_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_75 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_76 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_77 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_78 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_4_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_79 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_5_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_80 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_6_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_81 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_7_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_82 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_8_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_83 |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_9_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_84 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer15_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_85 |     43(0.08%) |     43(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer15_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_86 |     43(0.08%) |     43(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer15_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_87 |     43(0.08%) |     43(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer15_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_88 |     43(0.08%) |     43(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer16_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_89 |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer16_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_90 |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer16_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_91 |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer16_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d1024_A_92 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_0_V_U                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d4096_A |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d4096_A_93 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d4096_A_94 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d4096_A_95 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer18_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d4096_A_96 |     62(0.12%) |     62(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer18_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d4096_A_97 |     63(0.12%) |     63(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer18_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d4096_A_98 |     63(0.12%) |     63(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer18_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w4_d4096_A_99 |     62(0.12%) |     62(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer18_out_V_data_4_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_100 |     62(0.12%) |     62(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer18_out_V_data_5_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_101 |     63(0.12%) |     63(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer18_out_V_data_6_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_102 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer18_out_V_data_7_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_103 |     63(0.12%) |     63(0.12%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer19_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_104 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer19_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_105 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer19_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_106 |     60(0.11%) |     60(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer19_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_107 |     60(0.11%) |     60(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_108 |     56(0.11%) |     56(0.11%) |  0(0.00%) |   0(0.00%) |     44(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_109 |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     44(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_110 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     44(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_111 |     56(0.11%) |     56(0.11%) |  0(0.00%) |   0(0.00%) |     44(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_112 |     60(0.11%) |     60(0.11%) |  0(0.00%) |   0(0.00%) |     47(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_113 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_114 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_115 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer22_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_116 |     60(0.11%) |     60(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer22_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_117 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer22_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_118 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer22_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_119 |     60(0.11%) |     60(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer23_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_120 |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     44(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer23_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_121 |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     44(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer23_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_122 |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     44(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer23_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_123 |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     44(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_cpy1_V_data_0_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_124 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_cpy1_V_data_1_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_125 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_cpy1_V_data_2_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_126 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_cpy1_V_data_3_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_127 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_cpy2_V_data_0_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_128 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_cpy2_V_data_1_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_129 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_cpy2_V_data_2_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_130 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_cpy2_V_data_3_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_131 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_0_V_U                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d4356_A |     68(0.13%) |     68(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer26_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_132 |     68(0.13%) |     68(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer26_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_133 |     69(0.13%) |     69(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_134 |     68(0.13%) |     68(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_135 |     69(0.13%) |     69(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_136 |     68(0.13%) |     68(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_137 |     68(0.13%) |     68(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer28_out_V_data_0_V_U                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w4_d1156_A |     63(0.12%) |     63(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer28_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_138 |     62(0.12%) |     62(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer28_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_139 |     61(0.11%) |     61(0.11%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer28_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_140 |     61(0.11%) |     61(0.11%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_141 |     67(0.13%) |     67(0.13%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_10_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_142 |     67(0.13%) |     67(0.13%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_11_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_143 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_12_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_144 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_13_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_145 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_14_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_146 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_15_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_147 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_148 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_149 |     68(0.13%) |     68(0.13%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_150 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_4_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_151 |     67(0.13%) |     67(0.13%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_5_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_152 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_6_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_153 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_7_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_154 |     68(0.13%) |     68(0.13%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_8_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_155 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer29_out_V_data_9_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_156 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer2_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_157 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer2_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_158 |     60(0.11%) |     60(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer2_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_159 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer2_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_160 |     60(0.11%) |     60(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_161 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_10_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_162 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_11_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_163 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_12_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_164 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_13_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_165 |     67(0.13%) |     67(0.13%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_14_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_166 |     67(0.13%) |     67(0.13%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_15_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_167 |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_168 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_169 |     68(0.13%) |     68(0.13%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_170 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_4_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_171 |     67(0.13%) |     67(0.13%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_5_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_172 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_6_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_173 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_7_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_174 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_8_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_175 |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer30_out_V_data_9_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1156_A_176 |     67(0.13%) |     67(0.13%) |  0(0.00%) |   0(0.00%) |     45(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer31_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_177 |     70(0.13%) |     70(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer31_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_178 |     69(0.13%) |     69(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer31_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_179 |     69(0.13%) |     69(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer31_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_180 |     70(0.13%) |     70(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer31_out_V_data_4_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_181 |     69(0.13%) |     69(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer31_out_V_data_5_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_182 |     69(0.13%) |     69(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer31_out_V_data_6_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_183 |     71(0.13%) |     71(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer31_out_V_data_7_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_184 |     69(0.13%) |     69(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer32_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_185 |     70(0.13%) |     70(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer32_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_186 |     71(0.13%) |     71(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer32_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_187 |     71(0.13%) |     71(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer32_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4356_A_188 |     70(0.13%) |     70(0.13%) |  0(0.00%) |   0(0.00%) |     51(0.05%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer3_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_189 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer3_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_190 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer3_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_191 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer3_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_192 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer4_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_193 |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer4_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_194 |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer4_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_195 |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer4_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_196 |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_197 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_198 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_199 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_200 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_201 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_202 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_203 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_204 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer7_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_205 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer7_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_206 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer7_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_207 |     59(0.11%) |     59(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer7_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_208 |     58(0.11%) |     58(0.11%) |  0(0.00%) |   0(0.00%) |     48(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer8_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_209 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer8_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_210 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer8_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_211 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer8_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_212 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_213 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_10_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_214 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_11_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_215 |     49(0.09%) |     49(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_12_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_216 |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_13_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_217 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_14_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_218 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_15_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_219 |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_220 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_221 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_222 |     43(0.08%) |     43(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_4_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_223 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_5_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_224 |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_6_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_225 |     43(0.08%) |     43(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_7_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_226 |     46(0.09%) |     46(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_8_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_227 |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer9_out_V_data_9_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w4_d1024_A_228 |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0                           |                      design_1_myproject_axi_0_0_normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_s |     71(0.13%) |     71(0.13%) |  0(0.00%) |   0(0.00%) |    138(0.13%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0                           |                      design_1_myproject_axi_0_0_normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_s |     81(0.15%) |     81(0.15%) |  0(0.00%) |   0(0.00%) |    148(0.14%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0                             |                        design_1_myproject_axi_0_0_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_s |     29(0.05%) |     29(0.05%) |  0(0.00%) |   0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0                             |                        design_1_myproject_axi_0_0_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_s |     26(0.05%) |     26(0.05%) |  0(0.00%) |   0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0                              |                         design_1_myproject_axi_0_0_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_s |     95(0.18%) |     95(0.18%) |  0(0.00%) |   0(0.00%) |     56(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0                              |                         design_1_myproject_axi_0_0_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_s |     25(0.05%) |     25(0.05%) |  0(0.00%) |   0(0.00%) |     56(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0                           |                      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s |    273(0.51%) |    241(0.45%) |  0(0.00%) |  32(0.18%) |    365(0.34%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0)                       |                      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s |    239(0.45%) |    239(0.45%) |  0(0.00%) |   0(0.00%) |    365(0.34%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_0_U                                                                   |          design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core_234 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_1_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_229 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core_233 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_2_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_230 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core_232 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_3_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_231 |     12(0.02%) |      4(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core_U     |     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core |     12(0.02%) |      4(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0                           |                      design_1_myproject_axi_0_0_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s |     84(0.16%) |     84(0.16%) |  0(0.00%) |   0(0.00%) |    100(0.09%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0                           |                      design_1_myproject_axi_0_0_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s |     90(0.17%) |     90(0.17%) |  0(0.00%) |   0(0.00%) |    100(0.09%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0                             |                        design_1_myproject_axi_0_0_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_s |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     40(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0                             |                        design_1_myproject_axi_0_0_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_s |     35(0.07%) |     35(0.07%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0                             |                        design_1_myproject_axi_0_0_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_s |     40(0.08%) |     40(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0                              |                         design_1_myproject_axi_0_0_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_s |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0                              |                         design_1_myproject_axi_0_0_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_s |     40(0.08%) |     40(0.08%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0                                          |                                     design_1_myproject_axi_0_0_resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_s |    475(0.89%) |    475(0.89%) |  0(0.00%) |   0(0.00%) |    657(0.62%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0_U                 |             design_1_myproject_axi_0_0_start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0_U                   |               design_1_myproject_axi_0_0_start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12b3s_U              |          design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12b3s |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0_U               |           design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0_U                 |             design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0_U                |            design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0_U                |            design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0_U                 |             design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0_U                |            design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0_U               |           design_1_myproject_axi_0_0_start_for_normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0_U               |           design_1_myproject_axi_0_0_start_for_normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0_U                 |             design_1_myproject_axi_0_0_start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0_U                 |             design_1_myproject_axi_0_0_start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0_U                  |              design_1_myproject_axi_0_0_start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0_U                  |              design_1_myproject_axi_0_0_start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0_U               |           design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0 |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0_U               |           design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0_U               |           design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0_U                 |             design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0_U                 |             design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0_U                 |             design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0_U                  |              design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0_U                  |              design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0_U                              |                          design_1_myproject_axi_0_0_start_for_resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s_U              |          design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s_U              |          design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32b5t_U              |          design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32b5t |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31b4t_U              |          design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31b4t |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0_U                         |                     design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0_U                         |                     design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0                          |                     design_1_myproject_axi_0_0_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_s |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     41(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0                          |                     design_1_myproject_axi_0_0_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_s |     62(0.12%) |     62(0.12%) |  0(0.00%) |   0(0.00%) |     41(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0                          |                     design_1_myproject_axi_0_0_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_s |     46(0.09%) |     46(0.09%) |  0(0.00%) |   0(0.00%) |     36(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0                          |                     design_1_myproject_axi_0_0_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_s |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     41(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0                          |                     design_1_myproject_axi_0_0_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_s |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     41(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0                                     |                                design_1_myproject_axi_0_0_zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_s |     37(0.07%) |     37(0.07%) |  0(0.00%) |   0(0.00%) |     36(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0                                     |                                design_1_myproject_axi_0_0_zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_s |     50(0.09%) |     50(0.09%) |  0(0.00%) |   0(0.00%) |     36(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           out_local_V_data_0_V_U                                                                            |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_x_2 |     61(0.11%) |     61(0.11%) |  0(0.00%) |   0(0.00%) |     47(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           out_local_V_data_1_V_U                                                                            |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_x_3 |     61(0.11%) |     61(0.11%) |  0(0.00%) |   0(0.00%) |     47(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           out_local_V_data_2_V_U                                                                            |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_x_4 |     62(0.12%) |     62(0.12%) |  0(0.00%) |   0(0.00%) |     47(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           out_local_V_data_3_V_U                                                                            |                                                                       design_1_myproject_axi_0_0_fifo_w4_d4096_A_x_5 |     61(0.11%) |     61(0.11%) |  0(0.00%) |   0(0.00%) |     47(0.04%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           start_for_Loop_2_proc_U0_U                                                                        |                                                                  design_1_myproject_axi_0_0_start_for_Loop_2_proc_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           start_for_myproject_U0_U                                                                          |                                                                    design_1_myproject_axi_0_0_start_for_myproject_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|     processing_system7_0                                                                                    |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       (processing_system7_0)                                                                                |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       inst                                                                                                  |                                           design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|     ps7_0_axi_periph                                                                                        |                                                                                          design_1_ps7_0_axi_periph_0 |    352(0.66%) |    293(0.55%) |  0(0.00%) |  59(0.34%) |    444(0.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       s00_couplers                                                                                          |                                                                                              s00_couplers_imp_UYSKKA |    352(0.66%) |    293(0.55%) |  0(0.00%) |  59(0.34%) |    444(0.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         auto_pc                                                                                             |                                                                                                   design_1_auto_pc_0 |    352(0.66%) |    293(0.55%) |  0(0.00%) |  59(0.34%) |    444(0.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           inst                                                                                              |                                             design_1_auto_pc_0_axi_protocol_converter_v2_1_21_axi_protocol_converter |    352(0.66%) |    293(0.55%) |  0(0.00%) |  59(0.34%) |    444(0.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                            |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s |    352(0.66%) |    293(0.55%) |  0(0.00%) |  59(0.34%) |    444(0.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                        |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               RD.ar_channel_0                                                                               |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_ar_channel |     81(0.15%) |     81(0.15%) |  0(0.00%) |   0(0.00%) |     81(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (RD.ar_channel_0)                                                                           |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_ar_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 ar_cmd_fsm_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm |     35(0.07%) |     35(0.07%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 cmd_translator_0                                                                            |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator_1 |     46(0.09%) |     46(0.09%) |  0(0.00%) |   0(0.00%) |     67(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (cmd_translator_0)                                                                        |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator_1 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   incr_cmd_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_incr_cmd_2 |     33(0.06%) |     33(0.06%) |  0(0.00%) |   0(0.00%) |     22(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   wrap_cmd_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wrap_cmd_3 |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     42(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               RD.r_channel_0                                                                                |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_r_channel |     59(0.11%) |     14(0.03%) |  0(0.00%) |  45(0.26%) |     24(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (RD.r_channel_0)                                                                            |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_r_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |     14(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 rd_data_fifo_0                                                                              |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1 |     40(0.08%) |      8(0.02%) |  0(0.00%) |  32(0.18%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 transaction_fifo_0                                                                          |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2 |     21(0.04%) |      8(0.02%) |  0(0.00%) |  13(0.07%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               SI_REG                                                                                        |                                                     design_1_auto_pc_0_axi_register_slice_v2_1_21_axi_register_slice |    113(0.21%) |    113(0.21%) |  0(0.00%) |   0(0.00%) |    248(0.23%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 ar.ar_pipe                                                                                  |                                                    design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |   0(0.00%) |     67(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 aw.aw_pipe                                                                                  |                                                  design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice_0 |     39(0.07%) |     39(0.07%) |  0(0.00%) |   0(0.00%) |     59(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 b.b_pipe                                                                                    |                                    design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |     30(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 r.r_pipe                                                                                    |                                    design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 |     27(0.05%) |     27(0.05%) |  0(0.00%) |   0(0.00%) |     92(0.09%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               WR.aw_channel_0                                                                               |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_aw_channel |     66(0.12%) |     66(0.12%) |  0(0.00%) |   0(0.00%) |     73(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (WR.aw_channel_0)                                                                           |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_aw_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 aw_cmd_fsm_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 cmd_translator_0                                                                            |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     55(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (cmd_translator_0)                                                                        |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   incr_cmd_0                                                                                |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_incr_cmd |     29(0.05%) |     29(0.05%) |  0(0.00%) |   0(0.00%) |     18(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   wrap_cmd_0                                                                                |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wrap_cmd |     21(0.04%) |     21(0.04%) |  0(0.00%) |   0(0.00%) |     34(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               WR.b_channel_0                                                                                |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_b_channel |     37(0.07%) |     23(0.04%) |  0(0.00%) |  14(0.08%) |     17(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (WR.b_channel_0)                                                                            |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_b_channel |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |     13(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 bid_fifo_0                                                                                  |                                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo |     23(0.04%) |     11(0.02%) |  0(0.00%) |  12(0.07%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 bresp_fifo_0                                                                                |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0 |      6(0.01%) |      4(0.01%) |  0(0.00%) |   2(0.01%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|     rst_ps7_0_100M                                                                                          |                                                                                            design_1_rst_ps7_0_100M_0 |     17(0.03%) |     16(0.03%) |  0(0.00%) |   1(0.01%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       U0                                                                                                    |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |     17(0.03%) |     16(0.03%) |  0(0.00%) |   1(0.01%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         (U0)                                                                                                |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         EXT_LPF                                                                                             |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      5(0.01%) |      4(0.01%) |  0(0.00%) |   1(0.01%) |     17(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           (EXT_LPF)                                                                                         |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      2(0.01%) |      1(0.01%) |  0(0.00%) |   1(0.01%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                         |                                                                                   design_1_rst_ps7_0_100M_0_cdc_sync |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                         |                                                                                 design_1_rst_ps7_0_100M_0_cdc_sync_0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         SEQ                                                                                                 |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |     15(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           (SEQ)                                                                                             |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           SEQ_COUNTER                                                                                       |                                                                                    design_1_rst_ps7_0_100M_0_upcnt_n |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+------------+---------------+------------+-------------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


