;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Control : 
  module Control_type_decode : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, R_type : UInt<1>, Load : UInt<1>, S_type : UInt<1>, SB_type : UInt<1>, I_type : UInt<1>, JALR : UInt<1>, JAL : UInt<1>, LUI : UInt<1>, AUIPC : UInt<1>}
    
    node _T = eq(io.opcode, UInt<6>("h033")) @[Control_type_decode.scala 23:20]
    when _T : @[Control_type_decode.scala 23:37]
      io.R_type <= UInt<1>("h01") @[Control_type_decode.scala 24:19]
      io.Load <= UInt<1>("h00") @[Control_type_decode.scala 25:17]
      io.I_type <= UInt<1>("h00") @[Control_type_decode.scala 26:19]
      io.SB_type <= UInt<1>("h00") @[Control_type_decode.scala 27:20]
      io.S_type <= UInt<1>("h00") @[Control_type_decode.scala 28:19]
      io.JALR <= UInt<1>("h00") @[Control_type_decode.scala 29:17]
      io.JAL <= UInt<1>("h00") @[Control_type_decode.scala 30:16]
      io.LUI <= UInt<1>("h00") @[Control_type_decode.scala 31:16]
      io.AUIPC <= UInt<1>("h00") @[Control_type_decode.scala 32:18]
      skip @[Control_type_decode.scala 23:37]
    else : @[Control_type_decode.scala 33:43]
      node _T_1 = eq(io.opcode, UInt<5>("h013")) @[Control_type_decode.scala 33:26]
      when _T_1 : @[Control_type_decode.scala 33:43]
        io.R_type <= UInt<1>("h00") @[Control_type_decode.scala 34:19]
        io.Load <= UInt<1>("h00") @[Control_type_decode.scala 35:17]
        io.I_type <= UInt<1>("h01") @[Control_type_decode.scala 36:19]
        io.SB_type <= UInt<1>("h00") @[Control_type_decode.scala 37:20]
        io.S_type <= UInt<1>("h00") @[Control_type_decode.scala 38:19]
        io.JALR <= UInt<1>("h00") @[Control_type_decode.scala 39:17]
        io.JAL <= UInt<1>("h00") @[Control_type_decode.scala 40:16]
        io.LUI <= UInt<1>("h00") @[Control_type_decode.scala 41:16]
        io.AUIPC <= UInt<1>("h00") @[Control_type_decode.scala 42:18]
        skip @[Control_type_decode.scala 33:43]
      else : @[Control_type_decode.scala 43:43]
        node _T_2 = eq(io.opcode, UInt<6>("h023")) @[Control_type_decode.scala 43:26]
        when _T_2 : @[Control_type_decode.scala 43:43]
          io.R_type <= UInt<1>("h00") @[Control_type_decode.scala 44:19]
          io.Load <= UInt<1>("h00") @[Control_type_decode.scala 45:17]
          io.I_type <= UInt<1>("h00") @[Control_type_decode.scala 46:19]
          io.SB_type <= UInt<1>("h00") @[Control_type_decode.scala 47:20]
          io.S_type <= UInt<1>("h01") @[Control_type_decode.scala 48:19]
          io.JALR <= UInt<1>("h00") @[Control_type_decode.scala 49:17]
          io.JAL <= UInt<1>("h00") @[Control_type_decode.scala 50:16]
          io.LUI <= UInt<1>("h00") @[Control_type_decode.scala 51:16]
          io.AUIPC <= UInt<1>("h00") @[Control_type_decode.scala 52:18]
          skip @[Control_type_decode.scala 43:43]
        else : @[Control_type_decode.scala 53:43]
          node _T_3 = eq(io.opcode, UInt<5>("h017")) @[Control_type_decode.scala 53:26]
          when _T_3 : @[Control_type_decode.scala 53:43]
            io.R_type <= UInt<1>("h00") @[Control_type_decode.scala 54:19]
            io.Load <= UInt<1>("h00") @[Control_type_decode.scala 55:17]
            io.I_type <= UInt<1>("h00") @[Control_type_decode.scala 56:19]
            io.SB_type <= UInt<1>("h00") @[Control_type_decode.scala 57:20]
            io.S_type <= UInt<1>("h00") @[Control_type_decode.scala 58:19]
            io.JALR <= UInt<1>("h00") @[Control_type_decode.scala 59:17]
            io.JAL <= UInt<1>("h00") @[Control_type_decode.scala 60:16]
            io.LUI <= UInt<1>("h00") @[Control_type_decode.scala 61:16]
            io.AUIPC <= UInt<1>("h01") @[Control_type_decode.scala 62:18]
            skip @[Control_type_decode.scala 53:43]
          else : @[Control_type_decode.scala 63:43]
            node _T_4 = eq(io.opcode, UInt<7>("h063")) @[Control_type_decode.scala 63:26]
            when _T_4 : @[Control_type_decode.scala 63:43]
              io.R_type <= UInt<1>("h00") @[Control_type_decode.scala 64:19]
              io.Load <= UInt<1>("h00") @[Control_type_decode.scala 65:17]
              io.I_type <= UInt<1>("h00") @[Control_type_decode.scala 66:19]
              io.SB_type <= UInt<1>("h01") @[Control_type_decode.scala 67:20]
              io.S_type <= UInt<1>("h00") @[Control_type_decode.scala 68:19]
              io.JALR <= UInt<1>("h00") @[Control_type_decode.scala 69:17]
              io.JAL <= UInt<1>("h00") @[Control_type_decode.scala 70:16]
              io.LUI <= UInt<1>("h00") @[Control_type_decode.scala 71:16]
              io.AUIPC <= UInt<1>("h00") @[Control_type_decode.scala 72:18]
              skip @[Control_type_decode.scala 63:43]
            else : @[Control_type_decode.scala 73:43]
              node _T_5 = eq(io.opcode, UInt<7>("h067")) @[Control_type_decode.scala 73:26]
              when _T_5 : @[Control_type_decode.scala 73:43]
                io.R_type <= UInt<1>("h00") @[Control_type_decode.scala 74:19]
                io.Load <= UInt<1>("h00") @[Control_type_decode.scala 75:17]
                io.I_type <= UInt<1>("h00") @[Control_type_decode.scala 76:19]
                io.SB_type <= UInt<1>("h00") @[Control_type_decode.scala 77:20]
                io.S_type <= UInt<1>("h00") @[Control_type_decode.scala 78:19]
                io.JALR <= UInt<1>("h01") @[Control_type_decode.scala 79:17]
                io.JAL <= UInt<1>("h00") @[Control_type_decode.scala 80:16]
                io.LUI <= UInt<1>("h00") @[Control_type_decode.scala 81:16]
                io.AUIPC <= UInt<1>("h00") @[Control_type_decode.scala 82:18]
                skip @[Control_type_decode.scala 73:43]
              else : @[Control_type_decode.scala 83:43]
                node _T_6 = eq(io.opcode, UInt<6>("h037")) @[Control_type_decode.scala 83:26]
                when _T_6 : @[Control_type_decode.scala 83:43]
                  io.R_type <= UInt<1>("h00") @[Control_type_decode.scala 84:19]
                  io.Load <= UInt<1>("h00") @[Control_type_decode.scala 85:17]
                  io.I_type <= UInt<1>("h00") @[Control_type_decode.scala 86:19]
                  io.SB_type <= UInt<1>("h00") @[Control_type_decode.scala 87:20]
                  io.S_type <= UInt<1>("h00") @[Control_type_decode.scala 88:19]
                  io.JALR <= UInt<1>("h00") @[Control_type_decode.scala 89:17]
                  io.JAL <= UInt<1>("h00") @[Control_type_decode.scala 90:16]
                  io.LUI <= UInt<1>("h01") @[Control_type_decode.scala 91:16]
                  io.AUIPC <= UInt<1>("h00") @[Control_type_decode.scala 92:18]
                  skip @[Control_type_decode.scala 83:43]
                else : @[Control_type_decode.scala 93:43]
                  node _T_7 = eq(io.opcode, UInt<7>("h06f")) @[Control_type_decode.scala 93:26]
                  when _T_7 : @[Control_type_decode.scala 93:43]
                    io.R_type <= UInt<1>("h00") @[Control_type_decode.scala 94:19]
                    io.Load <= UInt<1>("h00") @[Control_type_decode.scala 95:17]
                    io.I_type <= UInt<1>("h00") @[Control_type_decode.scala 96:19]
                    io.SB_type <= UInt<1>("h00") @[Control_type_decode.scala 97:20]
                    io.S_type <= UInt<1>("h00") @[Control_type_decode.scala 98:19]
                    io.JALR <= UInt<1>("h00") @[Control_type_decode.scala 99:17]
                    io.JAL <= UInt<1>("h01") @[Control_type_decode.scala 100:16]
                    io.LUI <= UInt<1>("h00") @[Control_type_decode.scala 101:16]
                    io.AUIPC <= UInt<1>("h00") @[Control_type_decode.scala 102:18]
                    skip @[Control_type_decode.scala 93:43]
                  else : @[Control_type_decode.scala 103:43]
                    node _T_8 = eq(io.opcode, UInt<2>("h03")) @[Control_type_decode.scala 103:26]
                    when _T_8 : @[Control_type_decode.scala 103:43]
                      io.R_type <= UInt<1>("h00") @[Control_type_decode.scala 104:19]
                      io.Load <= UInt<1>("h01") @[Control_type_decode.scala 105:17]
                      io.I_type <= UInt<1>("h00") @[Control_type_decode.scala 106:19]
                      io.SB_type <= UInt<1>("h00") @[Control_type_decode.scala 107:20]
                      io.S_type <= UInt<1>("h00") @[Control_type_decode.scala 108:19]
                      io.JALR <= UInt<1>("h00") @[Control_type_decode.scala 109:17]
                      io.JAL <= UInt<1>("h00") @[Control_type_decode.scala 110:16]
                      io.LUI <= UInt<1>("h00") @[Control_type_decode.scala 111:16]
                      io.AUIPC <= UInt<1>("h00") @[Control_type_decode.scala 112:18]
                      skip @[Control_type_decode.scala 103:43]
                    else : @[Control_type_decode.scala 113:16]
                      io.R_type <= UInt<1>("h00") @[Control_type_decode.scala 114:19]
                      io.Load <= UInt<1>("h00") @[Control_type_decode.scala 115:17]
                      io.I_type <= UInt<1>("h00") @[Control_type_decode.scala 116:19]
                      io.SB_type <= UInt<1>("h00") @[Control_type_decode.scala 117:20]
                      io.S_type <= UInt<1>("h00") @[Control_type_decode.scala 118:19]
                      io.JALR <= UInt<1>("h00") @[Control_type_decode.scala 119:17]
                      io.JAL <= UInt<1>("h00") @[Control_type_decode.scala 120:16]
                      io.LUI <= UInt<1>("h00") @[Control_type_decode.scala 121:16]
                      io.AUIPC <= UInt<1>("h00") @[Control_type_decode.scala 122:18]
                      skip @[Control_type_decode.scala 113:16]
    
  module Control_control_decode : 
    input clock : Clock
    input reset : Reset
    output io : {flip R_type : UInt<1>, flip Load : UInt<1>, flip S_type : UInt<1>, flip SB_type : UInt<1>, flip I_type : UInt<1>, flip JALR : UInt<1>, flip JAL : UInt<1>, flip LUI : UInt<1>, flip AUIPC : UInt<1>, RegWrite : UInt<1>, MemWrite : UInt<1>, branch : UInt<1>, MemtoReg : UInt<1>, operand_A_sel : UInt<2>, operand_B_sel : UInt<1>, ALUoperation : UInt<3>, extend_sel : UInt<2>, Next_pc : UInt<2>}
    
    node _T = eq(io.R_type, UInt<1>("h01")) @[Control_control_decode.scala 33:32]
    when _T : @[Control_control_decode.scala 33:40]
      io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 34:37]
      io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 35:37]
      io.branch <= UInt<1>("h00") @[Control_control_decode.scala 36:35]
      io.MemtoReg <= UInt<1>("h01") @[Control_control_decode.scala 37:37]
      io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 38:42]
      io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 39:42]
      io.ALUoperation <= UInt<1>("h00") @[Control_control_decode.scala 40:41]
      io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 41:39]
      io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 42:36]
      skip @[Control_control_decode.scala 33:40]
    else : @[Control_control_decode.scala 43:44]
      node _T_1 = eq(io.Load, UInt<1>("h01")) @[Control_control_decode.scala 43:36]
      when _T_1 : @[Control_control_decode.scala 43:44]
        io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 44:37]
        io.MemWrite <= UInt<1>("h01") @[Control_control_decode.scala 45:37]
        io.branch <= UInt<1>("h00") @[Control_control_decode.scala 46:35]
        io.MemtoReg <= UInt<1>("h01") @[Control_control_decode.scala 47:37]
        io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 48:42]
        io.operand_B_sel <= UInt<1>("h01") @[Control_control_decode.scala 49:42]
        io.ALUoperation <= UInt<3>("h04") @[Control_control_decode.scala 50:41]
        io.extend_sel <= UInt<2>("h03") @[Control_control_decode.scala 51:39]
        io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 52:36]
        skip @[Control_control_decode.scala 43:44]
      else : @[Control_control_decode.scala 53:46]
        node _T_2 = eq(io.S_type, UInt<1>("h01")) @[Control_control_decode.scala 53:38]
        when _T_2 : @[Control_control_decode.scala 53:46]
          io.RegWrite <= UInt<1>("h00") @[Control_control_decode.scala 54:37]
          io.MemWrite <= UInt<1>("h01") @[Control_control_decode.scala 55:37]
          io.branch <= UInt<1>("h00") @[Control_control_decode.scala 56:35]
          io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 57:37]
          io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 58:42]
          io.operand_B_sel <= UInt<1>("h01") @[Control_control_decode.scala 59:42]
          io.ALUoperation <= UInt<3>("h05") @[Control_control_decode.scala 60:41]
          io.extend_sel <= UInt<2>("h02") @[Control_control_decode.scala 61:39]
          io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 62:36]
          skip @[Control_control_decode.scala 53:46]
        else : @[Control_control_decode.scala 63:47]
          node _T_3 = eq(io.SB_type, UInt<1>("h01")) @[Control_control_decode.scala 63:39]
          when _T_3 : @[Control_control_decode.scala 63:47]
            io.RegWrite <= UInt<1>("h00") @[Control_control_decode.scala 64:37]
            io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 65:37]
            io.branch <= UInt<1>("h01") @[Control_control_decode.scala 66:35]
            io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 67:37]
            io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 68:42]
            io.operand_B_sel <= UInt<1>("h01") @[Control_control_decode.scala 69:42]
            io.ALUoperation <= UInt<1>("h00") @[Control_control_decode.scala 70:41]
            io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 71:39]
            io.Next_pc <= UInt<1>("h01") @[Control_control_decode.scala 72:36]
            skip @[Control_control_decode.scala 63:47]
          else : @[Control_control_decode.scala 73:46]
            node _T_4 = eq(io.I_type, UInt<1>("h01")) @[Control_control_decode.scala 73:38]
            when _T_4 : @[Control_control_decode.scala 73:46]
              io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 74:37]
              io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 75:37]
              io.branch <= UInt<1>("h00") @[Control_control_decode.scala 76:35]
              io.MemtoReg <= UInt<1>("h01") @[Control_control_decode.scala 77:37]
              io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 78:42]
              io.operand_B_sel <= UInt<1>("h01") @[Control_control_decode.scala 79:42]
              io.ALUoperation <= UInt<1>("h01") @[Control_control_decode.scala 80:41]
              io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 81:39]
              io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 82:36]
              skip @[Control_control_decode.scala 73:46]
            else : @[Control_control_decode.scala 83:44]
              node _T_5 = eq(io.JALR, UInt<1>("h01")) @[Control_control_decode.scala 83:36]
              when _T_5 : @[Control_control_decode.scala 83:44]
                io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 84:37]
                io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 85:37]
                io.branch <= UInt<1>("h00") @[Control_control_decode.scala 86:35]
                io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 87:37]
                io.operand_A_sel <= UInt<2>("h02") @[Control_control_decode.scala 88:42]
                io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 89:42]
                io.ALUoperation <= UInt<2>("h03") @[Control_control_decode.scala 90:41]
                io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 91:39]
                io.Next_pc <= UInt<2>("h03") @[Control_control_decode.scala 92:36]
                skip @[Control_control_decode.scala 83:44]
              else : @[Control_control_decode.scala 93:43]
                node _T_6 = eq(io.JAL, UInt<1>("h01")) @[Control_control_decode.scala 93:35]
                when _T_6 : @[Control_control_decode.scala 93:43]
                  io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 94:37]
                  io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 95:37]
                  io.branch <= UInt<1>("h00") @[Control_control_decode.scala 96:35]
                  io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 97:37]
                  io.operand_A_sel <= UInt<2>("h02") @[Control_control_decode.scala 98:42]
                  io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 99:42]
                  io.ALUoperation <= UInt<2>("h03") @[Control_control_decode.scala 100:41]
                  io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 101:39]
                  io.Next_pc <= UInt<2>("h02") @[Control_control_decode.scala 102:36]
                  skip @[Control_control_decode.scala 93:43]
                else : @[Control_control_decode.scala 103:43]
                  node _T_7 = eq(io.LUI, UInt<1>("h01")) @[Control_control_decode.scala 103:35]
                  when _T_7 : @[Control_control_decode.scala 103:43]
                    io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 104:37]
                    io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 105:37]
                    io.branch <= UInt<1>("h00") @[Control_control_decode.scala 106:35]
                    io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 107:37]
                    io.operand_A_sel <= UInt<2>("h03") @[Control_control_decode.scala 108:42]
                    io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 109:42]
                    io.ALUoperation <= UInt<3>("h06") @[Control_control_decode.scala 110:41]
                    io.extend_sel <= UInt<1>("h01") @[Control_control_decode.scala 111:39]
                    io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 112:36]
                    skip @[Control_control_decode.scala 103:43]
                  else : @[Control_control_decode.scala 113:45]
                    node _T_8 = eq(io.AUIPC, UInt<1>("h01")) @[Control_control_decode.scala 113:37]
                    when _T_8 : @[Control_control_decode.scala 113:45]
                      io.RegWrite <= UInt<1>("h01") @[Control_control_decode.scala 114:37]
                      io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 115:37]
                      io.branch <= UInt<1>("h00") @[Control_control_decode.scala 116:35]
                      io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 117:37]
                      io.operand_A_sel <= UInt<2>("h02") @[Control_control_decode.scala 118:42]
                      io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 119:42]
                      io.ALUoperation <= UInt<3>("h06") @[Control_control_decode.scala 120:41]
                      io.extend_sel <= UInt<2>("h02") @[Control_control_decode.scala 121:39]
                      io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 122:36]
                      skip @[Control_control_decode.scala 113:45]
                    else : @[Control_control_decode.scala 123:28]
                      io.MemWrite <= UInt<1>("h00") @[Control_control_decode.scala 124:37]
                      io.branch <= UInt<1>("h00") @[Control_control_decode.scala 125:35]
                      io.RegWrite <= UInt<1>("h00") @[Control_control_decode.scala 126:37]
                      io.MemtoReg <= UInt<1>("h00") @[Control_control_decode.scala 127:37]
                      io.ALUoperation <= UInt<1>("h00") @[Control_control_decode.scala 128:41]
                      io.operand_A_sel <= UInt<1>("h00") @[Control_control_decode.scala 129:42]
                      io.operand_B_sel <= UInt<1>("h00") @[Control_control_decode.scala 130:42]
                      io.extend_sel <= UInt<1>("h00") @[Control_control_decode.scala 131:39]
                      io.Next_pc <= UInt<1>("h00") @[Control_control_decode.scala 132:36]
                      skip @[Control_control_decode.scala 123:28]
    
  module Control : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, MemWrite : UInt<1>, branch : UInt<1>, RegWrite : UInt<1>, MemtoReg : UInt<1>, ALUoperation : UInt<3>, operand_A_sel : UInt<2>, operand_B_sel : UInt<1>, extend_sel : UInt<2>, Next_pc : UInt<2>}
    
    inst typ_dec of Control_type_decode @[Control.scala 27:37]
    typ_dec.clock <= clock
    typ_dec.reset <= reset
    inst con_dec of Control_control_decode @[Control.scala 28:37]
    con_dec.clock <= clock
    con_dec.reset <= reset
    typ_dec.io.opcode <= io.opcode @[Control.scala 31:35]
    con_dec.io.R_type <= typ_dec.io.R_type @[Control.scala 34:35]
    con_dec.io.Load <= typ_dec.io.Load @[Control.scala 35:33]
    con_dec.io.S_type <= typ_dec.io.S_type @[Control.scala 36:35]
    con_dec.io.SB_type <= typ_dec.io.SB_type @[Control.scala 37:36]
    con_dec.io.I_type <= typ_dec.io.I_type @[Control.scala 38:35]
    con_dec.io.JALR <= typ_dec.io.JALR @[Control.scala 39:33]
    con_dec.io.JAL <= typ_dec.io.JAL @[Control.scala 40:32]
    con_dec.io.LUI <= typ_dec.io.LUI @[Control.scala 41:32]
    con_dec.io.AUIPC <= typ_dec.io.AUIPC @[Control.scala 42:26]
    io.MemWrite <= con_dec.io.MemWrite @[Control.scala 44:29]
    io.branch <= con_dec.io.branch @[Control.scala 45:27]
    io.RegWrite <= con_dec.io.RegWrite @[Control.scala 46:29]
    io.MemtoReg <= con_dec.io.MemtoReg @[Control.scala 47:29]
    io.ALUoperation <= con_dec.io.ALUoperation @[Control.scala 48:33]
    io.operand_A_sel <= con_dec.io.operand_A_sel @[Control.scala 49:34]
    io.operand_B_sel <= con_dec.io.operand_B_sel @[Control.scala 50:34]
    io.extend_sel <= con_dec.io.extend_sel @[Control.scala 51:31]
    io.Next_pc <= con_dec.io.Next_pc @[Control.scala 52:28]
    
