{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427994167027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427994167028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 01:02:46 2015 " "Processing started: Fri Apr 03 01:02:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427994167028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427994167028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427994167028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427994167675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_tx.vhd 4 2 " "Found 4 design units, including 2 entities, in source file uart_rx_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RXD-Behavioral " "Found design unit 1: UART_RXD-Behavioral" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168673 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UART_TXD-Behavioral " "Found design unit 2: UART_TXD-Behavioral" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168673 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RXD " "Found entity 1: UART_RXD" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168673 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_TXD " "Found entity 2: UART_TXD" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994168673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_base.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK " "Found entity 1: UART_CLK" {  } { { "UART_BASE.v" "" { Text "F:/UART/UART_BASE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994168677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BLOCK " "Found entity 1: UART_BLOCK" {  } { { "UART_BLOCK.bdf" "" { Schematic "F:/UART/UART_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994168680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_MAIN " "Found entity 1: UART_MAIN" {  } { { "UART_MAIN.bdf" "" { Schematic "F:/UART/UART_MAIN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994168683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift.v" "" { Text "F:/UART/shift.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994168686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shiftv2.v(73) " "Verilog HDL warning at shiftv2.v(73): extended using \"x\" or \"z\"" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427994168691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shiftv2.v(92) " "Verilog HDL warning at shiftv2.v(92): extended using \"x\" or \"z\"" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427994168691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shiftv2.v(104) " "Verilog HDL warning at shiftv2.v(104): extended using \"x\" or \"z\"" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427994168691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftv2.v 2 2 " "Found 2 design units, including 2 entities, in source file shiftv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_registerv2 " "Found entity 1: shift_registerv2" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168692 ""} { "Info" "ISGN_ENTITY_NAME" "2 select_addr " "Found entity 2: select_addr" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994168692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_txd_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_txd_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TXD_CACHE " "Found entity 1: UART_TXD_CACHE" {  } { { "UART_TXD_CACHE.v" "" { Text "F:/UART/UART_TXD_CACHE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427994168696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427994168696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_MAIN " "Elaborating entity \"UART_MAIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427994168763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BLOCK UART_BLOCK:inst " "Elaborating entity \"UART_BLOCK\" for hierarchy \"UART_BLOCK:inst\"" {  } { { "UART_MAIN.bdf" "inst" { Schematic "F:/UART/UART_MAIN.bdf" { { 104 224 440 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994168769 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "UART_CLK inst " "Block or symbol \"UART_CLK\" of instance \"inst\" overlaps another block or symbol" {  } { { "UART_BLOCK.bdf" "" { Schematic "F:/UART/UART_BLOCK.bdf" { { 128 264 392 208 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1427994168770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TXD UART_BLOCK:inst\|UART_TXD:inst4 " "Elaborating entity \"UART_TXD\" for hierarchy \"UART_BLOCK:inst\|UART_TXD:inst4\"" {  } { { "UART_BLOCK.bdf" "inst4" { Schematic "F:/UART/UART_BLOCK.bdf" { { 128 456 632 240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994168772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK UART_BLOCK:inst\|UART_CLK:inst " "Elaborating entity \"UART_CLK\" for hierarchy \"UART_BLOCK:inst\|UART_CLK:inst\"" {  } { { "UART_BLOCK.bdf" "inst" { Schematic "F:/UART/UART_BLOCK.bdf" { { 128 264 392 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994168776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TXD_CACHE UART_BLOCK:inst\|UART_TXD_CACHE:inst1 " "Elaborating entity \"UART_TXD_CACHE\" for hierarchy \"UART_BLOCK:inst\|UART_TXD_CACHE:inst1\"" {  } { { "UART_BLOCK.bdf" "inst1" { Schematic "F:/UART/UART_BLOCK.bdf" { { 24 176 392 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994168780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RXD UART_BLOCK:inst\|UART_RXD:inst5 " "Elaborating entity \"UART_RXD\" for hierarchy \"UART_BLOCK:inst\|UART_RXD:inst5\"" {  } { { "UART_BLOCK.bdf" "inst5" { Schematic "F:/UART/UART_BLOCK.bdf" { { 256 456 624 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994168784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_registerv2 shift_registerv2:inst5 " "Elaborating entity \"shift_registerv2\" for hierarchy \"shift_registerv2:inst5\"" {  } { { "UART_MAIN.bdf" "inst5" { Schematic "F:/UART/UART_MAIN.bdf" { { 280 400 608 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994168789 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count shiftv2.v(59) " "Verilog HDL Always Construct warning at shiftv2.v(59): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1427994168792 "|UART_MAIN|shift_registerv2:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:inst2 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:inst2\"" {  } { { "UART_MAIN.bdf" "inst2" { Schematic "F:/UART/UART_MAIN.bdf" { { 136 680 888 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994168833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_addr select_addr:inst6 " "Elaborating entity \"select_addr\" for hierarchy \"select_addr:inst6\"" {  } { { "UART_MAIN.bdf" "inst6" { Schematic "F:/UART/UART_MAIN.bdf" { { 264 712 920 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427994168838 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[0\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994169077 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[1\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994169077 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[2\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994169077 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[3\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994169077 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[4\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994169077 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[5\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994169077 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[6\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994169077 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "shift_registerv2:inst5\|data_out\[7\] " "Converted tri-state buffer \"shift_registerv2:inst5\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 76 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1427994169077 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1427994169077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1427994170355 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UART/output_files/UART.map.smsg " "Generated suppressed messages file F:/UART/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1427994170444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427994170948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427994170948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "305 " "Implemented 305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427994171115 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427994171115 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427994171115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427994171115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427994171184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 01:02:51 2015 " "Processing ended: Fri Apr 03 01:02:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427994171184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427994171184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427994171184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427994171184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427994172691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427994172692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 01:02:52 2015 " "Processing started: Fri Apr 03 01:02:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427994172692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1427994172692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1427994172693 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1427994172827 ""}
{ "Info" "0" "" "Project  = UART" {  } {  } 0 0 "Project  = UART" 0 0 "Fitter" 0 0 1427994172828 ""}
{ "Info" "0" "" "Revision = UART" {  } {  } 0 0 "Revision = UART" 0 0 "Fitter" 0 0 1427994172829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1427994172981 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1427994173003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427994173056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427994173057 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1427994173191 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427994173559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427994173559 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427994173559 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1427994173559 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427994173562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427994173562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427994173562 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1427994173562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1427994173844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1427994173844 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1427994173854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427994173899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst5\|current_state.IDLE " "Destination node shift_registerv2:inst5\|current_state.IDLE" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 11 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst5|current_state.IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173899 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427994173899 ""}  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "UART_MAIN.bdf" "" { Schematic "F:/UART/UART_MAIN.bdf" { { 128 -72 96 144 "CLK" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427994173899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_BLOCK:inst\|UART_CLK:inst\|bclk  " "Automatically promoted node UART_BLOCK:inst\|UART_CLK:inst\|bclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427994173900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_BLOCK:inst\|UART_CLK:inst\|bclk~0 " "Destination node UART_BLOCK:inst\|UART_CLK:inst\|bclk~0" {  } { { "UART_BASE.v" "" { Text "F:/UART/UART_BASE.v" 1 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_BLOCK:inst|UART_CLK:inst|bclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bclk " "Destination node bclk" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bclk } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bclk" } } } } { "UART_MAIN.bdf" "" { Schematic "F:/UART/UART_MAIN.bdf" { { -96 448 624 -80 "bclk" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173900 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427994173900 ""}  } { { "UART_BASE.v" "" { Text "F:/UART/UART_BASE.v" 1 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_BLOCK:inst|UART_CLK:inst|bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427994173900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_BLOCK:inst\|UART_RXD:inst5\|R_ready  " "Automatically promoted node UART_BLOCK:inst\|UART_RXD:inst5\|R_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427994173902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_register:inst2\|done " "Destination node shift_register:inst2\|done" {  } { { "shift.v" "" { Text "F:/UART/shift.v" 7 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_register:inst2|done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_BLOCK:inst\|UART_RXD:inst5\|Selector3~0 " "Destination node UART_BLOCK:inst\|UART_RXD:inst5\|Selector3~0" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 30 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_BLOCK:inst|UART_RXD:inst5|Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173902 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427994173902 ""}  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 12 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_BLOCK:inst|UART_RXD:inst5|R_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427994173902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shift_registerv2:inst5\|real_en  " "Automatically promoted node shift_registerv2:inst5\|real_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427994173903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst5\|Selector1~1 " "Destination node shift_registerv2:inst5\|Selector1~1" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 33 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst5|Selector1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift_registerv2:inst5\|next_state.IDLE~0 " "Destination node shift_registerv2:inst5\|next_state.IDLE~0" {  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 11 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst5|next_state.IDLE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173903 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427994173903 ""}  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 13 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst5|real_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427994173903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shift_registerv2:inst5\|command  " "Automatically promoted node shift_registerv2:inst5\|command " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427994173903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_BLOCK:inst\|UART_TXD:inst4\|xcnt16\[4\]~1 " "Destination node UART_BLOCK:inst\|UART_TXD:inst4\|xcnt16\[4\]~1" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 107 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_BLOCK:inst|UART_TXD:inst4|xcnt16[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_BLOCK:inst\|UART_TXD:inst4\|Selector3~0 " "Destination node UART_BLOCK:inst\|UART_TXD:inst4\|Selector3~0" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 113 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_BLOCK:inst|UART_TXD:inst4|Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_BLOCK:inst\|UART_TXD:inst4\|Selector5~0 " "Destination node UART_BLOCK:inst\|UART_TXD:inst4\|Selector5~0" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 113 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_BLOCK:inst|UART_TXD:inst4|Selector5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_BLOCK:inst\|UART_TXD:inst4\|Selector1~0 " "Destination node UART_BLOCK:inst\|UART_TXD:inst4\|Selector1~0" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 113 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_BLOCK:inst|UART_TXD:inst4|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_BLOCK:inst\|UART_TXD:inst4\|Selector2~0 " "Destination node UART_BLOCK:inst\|UART_TXD:inst4\|Selector2~0" {  } { { "UART_RX_TX.vhd" "" { Text "F:/UART/UART_RX_TX.vhd" 113 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_BLOCK:inst|UART_TXD:inst4|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test2 " "Destination node test2" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { test2 } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test2" } } } } { "UART_MAIN.bdf" "" { Schematic "F:/UART/UART_MAIN.bdf" { { 352 -40 136 368 "test2" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427994173903 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427994173903 ""}  } { { "shiftv2.v" "" { Text "F:/UART/shiftv2.v" 8 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst5|command } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UART/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427994173903 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1427994174052 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427994174054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427994174054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427994174056 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427994174057 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1427994174059 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1427994174059 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1427994174060 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1427994174061 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1427994174062 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1427994174062 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DONETESTV2 " "Node \"DONETESTV2\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DONETESTV2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DONETESTV2\[0\] " "Node \"DONETESTV2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DONETESTV2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DONETESTV2\[1\] " "Node \"DONETESTV2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DONETESTV2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD_BUF\[0\] " "Node \"RXD_BUF\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD_BUF\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD_BUF\[1\] " "Node \"RXD_BUF\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD_BUF\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD_BUF\[2\] " "Node \"RXD_BUF\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD_BUF\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD_BUF\[3\] " "Node \"RXD_BUF\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD_BUF\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD_BUF\[4\] " "Node \"RXD_BUF\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD_BUF\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD_BUF\[5\] " "Node \"RXD_BUF\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD_BUF\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD_BUF\[6\] " "Node \"RXD_BUF\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD_BUF\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD_BUF\[7\] " "Node \"RXD_BUF\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD_BUF\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427994174082 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1427994174082 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427994174084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1427994174704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427994174934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1427994174966 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1427994176086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427994176086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1427994176283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "F:/UART/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1427994177336 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1427994177336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427994178022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1427994178025 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1427994178025 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1427994178043 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427994178049 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TXD 0 " "Pin \"TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427994178069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bclk 0 " "Pin \"bclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427994178069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test 0 " "Pin \"test\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427994178069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test2 0 " "Pin \"test2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427994178069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_hasdone 0 " "Pin \"t_hasdone\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427994178069 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1427994178069 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427994178262 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427994178311 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427994178490 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427994178710 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1427994178783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UART/output_files/UART.fit.smsg " "Generated suppressed messages file F:/UART/output_files/UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1427994178963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427994179336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 01:02:59 2015 " "Processing ended: Fri Apr 03 01:02:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427994179336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427994179336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427994179336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1427994179336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1427994180601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427994180601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 01:03:00 2015 " "Processing started: Fri Apr 03 01:03:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427994180601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1427994180601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1427994180602 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1427994181329 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1427994181360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427994181849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 01:03:01 2015 " "Processing ended: Fri Apr 03 01:03:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427994181849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427994181849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427994181849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1427994181849 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1427994182512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1427994183413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427994183414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 01:03:02 2015 " "Processing started: Fri Apr 03 01:03:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427994183414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427994183414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART -c UART " "Command: quartus_sta UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427994183414 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1427994183555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427994183831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427994183887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427994183887 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1427994184094 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1427994184094 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_BLOCK:inst\|UART_CLK:inst\|bclk UART_BLOCK:inst\|UART_CLK:inst\|bclk " "create_clock -period 1.000 -name UART_BLOCK:inst\|UART_CLK:inst\|bclk UART_BLOCK:inst\|UART_CLK:inst\|bclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_BLOCK:inst\|UART_RXD:inst5\|R_ready UART_BLOCK:inst\|UART_RXD:inst5\|R_ready " "create_clock -period 1.000 -name UART_BLOCK:inst\|UART_RXD:inst5\|R_ready UART_BLOCK:inst\|UART_RXD:inst5\|R_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shift_registerv2:inst5\|command shift_registerv2:inst5\|command " "create_clock -period 1.000 -name shift_registerv2:inst5\|command shift_registerv2:inst5\|command" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_BLOCK:inst\|UART_TXD:inst4\|T_done UART_BLOCK:inst\|UART_TXD:inst4\|T_done " "create_clock -period 1.000 -name UART_BLOCK:inst\|UART_TXD:inst4\|T_done UART_BLOCK:inst\|UART_TXD:inst4\|T_done" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184099 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184099 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1427994184108 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1427994184127 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427994184155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.719 " "Worst-case setup slack is -5.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.719      -375.819 UART_BLOCK:inst\|UART_CLK:inst\|bclk  " "   -5.719      -375.819 UART_BLOCK:inst\|UART_CLK:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.153       -83.440 CLK  " "   -5.153       -83.440 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.124       -12.942 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready  " "   -2.124       -12.942 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 shift_registerv2:inst5\|command  " "    0.243         0.000 shift_registerv2:inst5\|command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.919         0.000 UART_BLOCK:inst\|UART_TXD:inst4\|T_done  " "    0.919         0.000 UART_BLOCK:inst\|UART_TXD:inst4\|T_done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427994184306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.541 " "Worst-case hold slack is -2.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.541        -3.958 CLK  " "   -2.541        -3.958 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.486        -9.829 UART_BLOCK:inst\|UART_CLK:inst\|bclk  " "   -2.486        -9.829 UART_BLOCK:inst\|UART_CLK:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.108       -23.335 UART_BLOCK:inst\|UART_TXD:inst4\|T_done  " "   -1.108       -23.335 UART_BLOCK:inst\|UART_TXD:inst4\|T_done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067        -0.181 shift_registerv2:inst5\|command  " "   -0.067        -0.181 shift_registerv2:inst5\|command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743         0.000 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready  " "    0.743         0.000 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427994184320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.499 " "Worst-case recovery slack is -4.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.499       -35.407 CLK  " "   -4.499       -35.407 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427994184331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.196 " "Worst-case removal slack is 3.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.196         0.000 CLK  " "    3.196         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427994184342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -34.589 CLK  " "   -1.941       -34.589 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -152.852 UART_BLOCK:inst\|UART_CLK:inst\|bclk  " "   -0.742      -152.852 UART_BLOCK:inst\|UART_CLK:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -60.844 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready  " "   -0.742       -60.844 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -47.488 UART_BLOCK:inst\|UART_TXD:inst4\|T_done  " "   -0.742       -47.488 UART_BLOCK:inst\|UART_TXD:inst4\|T_done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -11.872 shift_registerv2:inst5\|command  " "   -0.742       -11.872 shift_registerv2:inst5\|command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994184350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427994184350 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1427994185722 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1427994185726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427994185771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.261 " "Worst-case setup slack is -1.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261       -60.994 UART_BLOCK:inst\|UART_CLK:inst\|bclk  " "   -1.261       -60.994 UART_BLOCK:inst\|UART_CLK:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907       -11.019 CLK  " "   -0.907       -11.019 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317        -0.317 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready  " "   -0.317        -0.317 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560         0.000 shift_registerv2:inst5\|command  " "    0.560         0.000 shift_registerv2:inst5\|command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.886         0.000 UART_BLOCK:inst\|UART_TXD:inst4\|T_done  " "    0.886         0.000 UART_BLOCK:inst\|UART_TXD:inst4\|T_done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427994185787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.346 " "Worst-case hold slack is -1.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.346        -5.654 CLK  " "   -1.346        -5.654 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.178        -7.206 UART_BLOCK:inst\|UART_CLK:inst\|bclk  " "   -1.178        -7.206 UART_BLOCK:inst\|UART_CLK:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360        -6.731 UART_BLOCK:inst\|UART_TXD:inst4\|T_done  " "   -0.360        -6.731 UART_BLOCK:inst\|UART_TXD:inst4\|T_done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103         0.000 shift_registerv2:inst5\|command  " "    0.103         0.000 shift_registerv2:inst5\|command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239         0.000 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready  " "    0.239         0.000 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427994185807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.741 " "Worst-case recovery slack is -0.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741        -5.928 CLK  " "   -0.741        -5.928 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427994185822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.185 " "Worst-case removal slack is 1.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.185         0.000 CLK  " "    1.185         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427994185838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -23.380 CLK  " "   -1.380       -23.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -103.000 UART_BLOCK:inst\|UART_CLK:inst\|bclk  " "   -0.500      -103.000 UART_BLOCK:inst\|UART_CLK:inst\|bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -41.000 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready  " "   -0.500       -41.000 UART_BLOCK:inst\|UART_RXD:inst5\|R_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 UART_BLOCK:inst\|UART_TXD:inst4\|T_done  " "   -0.500       -32.000 UART_BLOCK:inst\|UART_TXD:inst4\|T_done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 shift_registerv2:inst5\|command  " "   -0.500        -8.000 shift_registerv2:inst5\|command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427994185853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427994185853 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1427994186334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427994186424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427994186424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427994186746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 01:03:06 2015 " "Processing ended: Fri Apr 03 01:03:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427994186746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427994186746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427994186746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427994186746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427994188190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427994188190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 01:03:07 2015 " "Processing started: Fri Apr 03 01:03:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427994188190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427994188190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427994188191 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "UART.vo\", \"UART_fast.vo UART_v.sdo UART_v_fast.sdo F:/UART/simulation/modelsim/ simulation " "Generated files \"UART.vo\", \"UART_fast.vo\", \"UART_v.sdo\" and \"UART_v_fast.sdo\" in directory \"F:/UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1427994189204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427994189284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 01:03:09 2015 " "Processing ended: Fri Apr 03 01:03:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427994189284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427994189284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427994189284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427994189284 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427994189985 ""}
