<div><span>Q1</span> - <p>Consider the circuit below. If ‘in’ and ‘out’ were both 0, to begin with, and ‘in’ suddenly becomes 1, how many clock pulses later will out become ‘1’ as well?<br>
   nbsp;</p>

<p style="text-align:center"><img src="https://lh5.googleusercontent.com/s-Uv9BROToNaezXZ4BQuwa9KG-b-aoIogxK8MncPoDF0Scq_WXk7sfAA7V_ISRhWUJ5xQMS_KEV1Kabu09R1yRSvTO_Ga1ETGkim_xag3VFbmUDrxlavJnkxFOQr8770GEIKqASu9-Ru7kIE7w"></p>

<ol style="list-style-type:upper-alpha">
	<li>1</li>
	<li>2</li>
	<li>3</li>
	<li>4</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q2</span> - <p>A 3 bit down counter is used to control the output of the multiplexer as shown in the figure. The counter is initially at A_2 A_1 A_0=101, the output of multiplexer will follow the sequence:(Output of mux is controlled by select lines, S1S0)<br>
<strong><img src="https://lh5.googleusercontent.com/FH5AWzt3UIy8tq2AHpTZOsf7qIPnnJIZzxNXTsRbH7e3rq6I7dRSc-MxBhBzeTayONPTpWyCb31N-vI_9V10iT6kCoSETfzkBfQ_yI2COBrACNlHZm0OMiqPw4sfcLoAfI2OBsy1mPyv_UPFZg"></strong></p>

<ol style="list-style-type:upper-alpha">
	<li>I_2, 0, I_1, 0 …</li>
	<li>I_1, 0, I_2, 0 …</li>
	<li>I_1, 0,0, I_2…</li>
	<li>I_2, I_1, I_2, 0 …</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q3</span> - <p>A new flip-flop, called AB flip-flop, is created as shown below. What does the flip-flop do?</p>

<p style="text-align:center"><img src="https://lh5.googleusercontent.com/os2YrC4OAGHY_bdJe3YzhTy7IO8KOL1sEjULoT2VKw-HZFG-L8kv4NdyeNrQcEtI01NhdBPjB4k6OZD99PWBogBvOQJI84fu6k_KomnxeyFg4biTIjgM2GXuZZKr-8cLYw8cmt3Rj9FUkq_CkQ"></p>

<ol style="list-style-type:upper-alpha">
	<li>Set command when A = 0 , B = 0</li>
	<li>Reset command when A = 0 , B = 1</li>
	<li>Hold command when A = 1 ,B = 0</li>
	<li>Toggle command when A = 1 , B = 1</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q4</span> - <p>The figure below shows a control circuit, consisting of a 3 -bit register(all the three flip flops of the register are D flip flops) and some combinational logic. This circuit is initially in the state Q_1 Q_2 Q_3=000. On subsequent clock pulses, the circuit is required to generate the control sequence:<br>

    (100) →(010) →(001) →(001) →(001) →…
<br>
<strong><img src="https://lh4.googleusercontent.com/jZNMW1hnLhz4yC-f-NFAqW0ty3HDYCP9giDDEbHCXmuFtVHgCThA51CC3VIrKiKWVUX5ZcN8N_NmyL-kxoHQBdzbqh16gao6jsksMij3s6Q4gbdM2V8Qfwm3UZR-mapwwvsJSq_Ld5XpWtJYSQ"></strong><br>
Which of the following is a correct set of equations to be implemented by the combinational logic?</p>

<ol style="list-style-type:upper-alpha">
	<li>D_1=Q_1 Q_2 Q_3, D_2=Q_1, D_3=Q_2∨ Q_3|</li>
	<li>D_1=Q_1 Q_2 Q_3, D_2=Q_1Q_2Q_3, D_3=Q_1 Q_2Q_3</li>
	<li>D_1=Q_1, D_2=Q_2, D_3=Q_3</li>
	<li>D_1=Q_3, D_2=Q_1, D_3=Q_2</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q5</span> - <p>Which of the following flip flops can be made to emulate all other flip flops without any additional hardware (except probably a NOT gate)?</p>

<ol style="list-style-type:upper-alpha">
	<li>JK flipflop</li>
	<li>SR flipflop</li>
	<li>T flipflop</li>
	<li>D flipflop</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q6</span> - <p>Consider the circuit given below with initial state A_1=1, A_2=A_0=0. The state of the circuit is given by the value 4 A_2+2 A_1+A_0<br>
<br>
<strong><img src="https://lh6.googleusercontent.com/jeNIJCJPHZkqiU3DNdU11RCBz1ieMPOD8Jvso6fJdBEIf1RfDNt4M08bxB3Mmd_bgqFsGmQu1FHkoLCtIwolVc4EsphCY_JZr7d9x_LPS99OHrGDKjZj1O2-sCPwOpbOhnTe5nHCQNdk8m_Ntg"></strong><br>
<br>
Which one of the following is the correct state sequence of the circuit?</p>

<ol style="list-style-type:upper-alpha">
	<li>2,1,0,7,6,5,4,3</li>
	<li>2,4,6,0,2,4,6,0</li>
	<li>2,3,4,5,6,7,0,1</li>
	<li>None of the above.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q7</span> - <p>A D flip-flop has a hold time of 3  ns, a setup time of 5  ns, and a propagation delay from the rising edge of the clock to the change in flip- flop output in the range of 6 to 12  ns. A comparator (combinational circuit) unit delay is 2  ns.</p>

<p>What is the shortest clock period(in ns) for proper operation of the circuit below (i.e. the circuit should not violate the timing constraints) ?<strong><img src="https://lh5.googleusercontent.com/bCvNhatlkSMexb89LwGJTgAAhcJH8FVcZFql6lxD0vRHGwh8pq9HcAeiw_PIIr1Ahy5y3TlnRuAnr2X0e9vMuPgUf2OQRVnFLAJWs98hJpJMiLzUktOjdhiaE8d1meCtJzoY0wToUVcB-Fwxqg"></strong></p><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q8</span> - <p>The figure below shows a 4-bit, right shift register, and a NOR gate. If the register outputs {ABCD} at time 0 are 0110, then their values 4 clock pulses later are :<br>
<strong><img src="https://lh5.googleusercontent.com/4g65E_ZbTVuWAyXUgKNxUC0MxY5Nj1YVShd6C1ciTO42jBT-UMbwX7krT8bgTCbNK6mndZ_LVdGrtsSAuvVWYyQ6SxdKmmEu-Bf18XKxehjzpBVlbWizkoEdY_59625-w2pGcjpSpjy29j92HQ"></strong></p>

<ol style="list-style-type:upper-alpha">
	<li>0100</li>
	<li>0110</li>
	<li>0111</li>
	<li>1000</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q9</span> - <p>An XY flip-flop operates as indicated by the following table :<br>

    [      <br>
     Input(X)      amp;  Input(Y) amp;  Current State    amp;  Next State;             <br>
     X              amp; Y                amp;                amp;;             <br>
     0              amp; 0              amp; Q              amp; 1;             <br>
     0              amp; 1              amp; Q              amp; Q;             <br>
     1              amp; 1              amp; Q              amp; 0;             <br>
     1              amp; 0              amp; Q              amp; Q;           <br>
    <br> ]
<br>
Which of the following expresses the next state in terms of the X and Y inputs and the current state Q ?</p>

<ol style="list-style-type:upper-alpha">
	<li>(X∧Q) ∨(Y∧ Q)</li>
	<li>(Y∧Q) ∨(X∧ Q)</li>
	<li>(X ∧Q) ∨(Y ∧ Q)</li>
	<li>(Y∧Q) ∨(Q∧ X)</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q10</span> - <p>Analyze the following asynchronous network. Starting in the total stable state for which X = Z = 0, what will be the output sequences Z when the input sequence is X = 0, 1, 0, 1, 0, 1, …</p>

<p style="text-align:center"><img src="https://lh4.googleusercontent.com/2LdsrHN6xfVhNqYr3oTlLxn5U2BCaX15Aag6bqVpU1st1pcYn4tdkc53VmO_Nj5HKlL3OZVKiNx9vi41aB4toVhYImKIojr9EOxHIfx8zI-sMf8V5fJDF_zrzMB2R_xFYN–dbpe9bpADNrZvg"></p>

<ol style="list-style-type:upper-alpha">
	<li>The output will be Z = 0  1  1  0  0  1  1  0 …</li>
	<li>The output will be Z = 0  1  0  1  0  1  0  1  0  1 …</li>
	<li>The output will be Z = 0  1  1  1  0  0  0  1  1  1 …</li>
	<li>The output will be Z = 0  1  0  0  1  0  0  1  0  0 …</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q11</span> - <p>Consider the following decimal numbers. Which of the following decimal numbers Do Not have an exact representation in binary notation?</p>

<ol style="list-style-type:upper-alpha">
	<li>U = 0.1</li>
	<li>V = 0.3</li>
	<li>X = 0.4</li>
	<li>Z = 0.5</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q12</span> - <p><strong><img src="https://lh6.googleusercontent.com/UxH8bJjjZvaBwHYX2MDKbMd86JGBm8PYVQWLXLDLgHKZ5WmVfajVRQhAw5peJ0_NujzRsB-0fGMleEoz-ykmnZTRGSeZ4IWV_Bda8nnelgvKp-J_buuGMvocukzZoKBh43gH4MbhLvvImWC6PA"></strong><br>
The pattern detected by the above circuit is?</p>

<ol style="list-style-type:upper-alpha">
	<li>100</li>
	<li>010</li>
	<li>110</li>
	<li>101</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q13</span> - <p>A flip-flop can be constructed from two NAND gates connected as follows:<br>
<strong><img src="https://lh4.googleusercontent.com/gtDb57Obd-Sweys22Ha3R-0B_9cpsgU0wi7EzJxq8mSLWB7qDeozsJGdLtZ2RAcT0-FMVb9rb06SUiJ60itq1rFMD3HDz4GNyrQkFsR9G8-fpQytqCoICyUkNRIJ6AeYLb_JmiLBFpGdikShoA"></strong><br>
What restriction must be placed on S and R so that P always equals Q'?</p>

<ol style="list-style-type:upper-alpha">
	<li>we do not allow the R=S=0 state.</li>
	<li>we do not allow the R=S=1 state.</li>
	<li>we do not allow the R=0, S=1 state.</li>
	<li>P is always equal to Q’ regardless of the inputs S,P.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q14</span> - <p>Two D Flip flops are connected as a synchronous counter that goes through the following sequence</p>

<p>
    00 → 01 → 11 → 10 → 00
</p>

<p>Inputs D_0 and D_1 should be connected as (Flip flop D_1 provides the MSB)</p>

<p style="text-align:center"><img src="https://lh3.googleusercontent.com/g6kkCLHq1W6dyyvODLscNPMFozISyaG34dxPEEjC8S2NvX_Vkqj5HM3MONeehPBmrLy-YFy-0DxsaEPXt5pg9c6JF3ujm8WocbxeMAUp9P5-kjiqTKckQ70xsQzXV3EAY0j1mKbmDb8zsHlV7Q"></p>

<ol style="list-style-type:upper-alpha">
	<li>Q_1 and Q_0</li>
	<li>Q_0 and Q_1</li>
	<li>Q_1 Q_0 and Q_0 Q_1</li>
	<li>Q_0Q_1 and Q_0 Q_1</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q15</span> - <p>What will the output sequence of the following JK flip flop be after 7 clock pulses?</p>

<p><strong><img src="https://lh4.googleusercontent.com/UzlYflmTDV6kV02drt9L6wCWxalu6Xk7lsHymqNutb_Oa7hmN59ojSccT2vecraXGcvfbJa7Qre5tRUVQZGSNdw_dMQjf3vg535tB0x3LKd1GcfBLd2WHasFVzsUKo9SuorxrJgzjMbJZLLKiQ"></strong></p>

<ol style="list-style-type:upper-alpha">
	<li>0101011</li>
	<li>0110011</li>
	<li>0110110</li>
	<li>0101010</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div>
      <script>
      let data={'name': 'GO Classes Test Series 2024 | Digital Logic | Test 3', 'duration': '45', 'total_qs': '15', 'total_qs_one': 5, 'total_qs_two': 10, 'apti_num_qs': 0, 'technical_num_qs': 15, 'apti_marks': 0, 'technical_marks': 25, 'total_marks': 25, 'num_options': '4', 'section': [{'name': 'Technical', 'num_qs': 15, 'marks': 25, 'question': [{'contents': '', 'post_id': '376207', 'text': '<p>Consider the circuit below. If ‘in’ and ‘out’ were both $0$, to begin with, and ‘in’ suddenly becomes $1,$ how many clock pulses later will out become ‘$1$’ as well?<br>\n&nbsp;</p>\n\n<p style="text-align:center"><img alt="https://lh6.googleusercontent.com/gxruqGlyxHUo47oGJRGqfQ5fJiSzvPGRyNVqkhOlvgGiHBho35-WFrY53Mk1i95dWvED_jAM4hc1zOnIsU3s1hLrl493eW5HBu_Wf8OZSUXFNCYy4YHOoVLSEWatuzEi3S6KJkEd" height="193" src="https://lh5.googleusercontent.com/s-Uv9BROToNaezXZ4BQuwa9KG-b-aoIogxK8MncPoDF0Scq_WXk7sfAA7V_ISRhWUJ5xQMS_KEV1Kabu09R1yRSvTO_Ga1ETGkim_xag3VFbmUDrxlavJnkxFOQr8770GEIKqASu9-Ru7kIE7w" width="467"></p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$1$</li>\n\t<li>$2$</li>\n\t<li>$3$</li>\n\t<li>$4$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,synchronous-asynchronous-circuits,flip-flop,digital-counter,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376218', 'text': '<p>A $3$ bit down counter is used to control the output of the multiplexer as shown in the figure. The counter is initially at $A_{2} A_{1} A_{0}=101$, the output of multiplexer will follow the sequence:(Output of mux is controlled by select lines, $S1S0)$<br>\n<strong><img alt="" height="238" src="https://lh5.googleusercontent.com/FH5AWzt3UIy8tq2AHpTZOsf7qIPnnJIZzxNXTsRbH7e3rq6I7dRSc-MxBhBzeTayONPTpWyCb31N-vI_9V10iT6kCoSETfzkBfQ_yI2COBrACNlHZm0OMiqPw4sfcLoAfI2OBsy1mPyv_UPFZg" width="750"></strong></p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$I_{2}, 0, I_{1}, 0 \\ldots$</li>\n\t<li>$I_{1}, 0, I_{2}, 0 \\ldots$</li>\n\t<li>$I_{1}, 0,0, I_{2} \\ldots$</li>\n\t<li>$I_{2}, I_{1}, I_{2}, 0 \\ldots $</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,synchronous-asynchronous-circuits,digital-counter,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376240', 'text': '<p>A new flip-flop, called AB flip-flop, is created as shown below. What does the flip-flop do?</p>\n\n<p style="text-align:center"><img alt="image" height="200" src="https://lh5.googleusercontent.com/os2YrC4OAGHY_bdJe3YzhTy7IO8KOL1sEjULoT2VKw-HZFG-L8kv4NdyeNrQcEtI01NhdBPjB4k6OZD99PWBogBvOQJI84fu6k_KomnxeyFg4biTIjgM2GXuZZKr-8cLYw8cmt3Rj9FUkq_CkQ" width="559"></p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>Set command when $A = 0 , B = 0$</li>\n\t<li>Reset command when $A = 0 , B = 1$</li>\n\t<li>Hold command when $A = 1 ,B = 0$</li>\n\t<li>Toggle command when $A = 1 , B = 1$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'd', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,flip-flop,multiple-selects,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376220', 'text': '<p>The figure below shows a control circuit, consisting of a $3$ -bit register(all the three flip flops of the register are $D$ flip flops) and some combinational logic. This circuit is initially in the state $Q_{1} Q_{2} Q_{3}=000$. On subsequent clock pulses, the circuit is required to generate the control sequence:<br>\n$$(100) \\rightarrow(010) \\rightarrow(001) \\rightarrow(001) \\rightarrow(001) \\rightarrow \\ldots$$<br>\n<strong><img alt="image" height="399" src="https://lh4.googleusercontent.com/jZNMW1hnLhz4yC-f-NFAqW0ty3HDYCP9giDDEbHCXmuFtVHgCThA51CC3VIrKiKWVUX5ZcN8N_NmyL-kxoHQBdzbqh16gao6jsksMij3s6Q4gbdM2V8Qfwm3UZR-mapwwvsJSq_Ld5XpWtJYSQ" width="415"></strong><br>\nWhich of the following is a correct set of equations to be implemented by the combinational logic?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$D_{1}=\\overline{Q_{1}}\\; \\overline{Q_{2}}\\; \\overline{Q_{3}}, D_{2}=Q_{1}, D_{3}=Q_{2} \\vee Q_{3} \\mid$</li>\n\t<li>$D_{1}=\\overline{Q_{1}}\\; \\overline{Q_{2}}\\; \\overline{Q_{3}}, D_{2}=Q_{1} \\overline{Q_{2}} \\overline{Q_{3}}, D_{3}=\\overline{Q_{1}} Q_{2} \\overline{Q_{3}}$</li>\n\t<li>$D_{1}=\\overline{Q_{1}}, D_{2}=\\overline{Q_{2}}, D_{3}=\\overline{Q_{3}}$</li>\n\t<li>$D_{1}=Q_{3}, D_{2}=Q_{1}, D_{3}=Q_{2}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,flip-flop,registers,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376242', 'text': '<p>Which of the following flip flops can be made to emulate all other flip flops without any additional hardware (except probably a NOT gate)?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>JK flipflop</li>\n\t<li>SR flipflop</li>\n\t<li>T flipflop</li>\n\t<li>D flipflop</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,flip-flop,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376232', 'text': '<p>Consider the circuit given below with initial state $A_{1}=1, A_{2}=A_{0}=0$. The state of the circuit is given by the value $4 A_{2}+2 A_{1}+A_{0}$<br>\n<br>\n<strong><img alt="image" height="261" src="https://lh6.googleusercontent.com/jeNIJCJPHZkqiU3DNdU11RCBz1ieMPOD8Jvso6fJdBEIf1RfDNt4M08bxB3Mmd_bgqFsGmQu1FHkoLCtIwolVc4EsphCY_JZr7d9x_LPS99OHrGDKjZj1O2-sCPwOpbOhnTe5nHCQNdk8m_Ntg" width="624"></strong><br>\n<br>\nWhich one of the following is the correct state sequence of the circuit?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$2,1,0,7,6,5,4,3$</li>\n\t<li>$2,4,6,0,2,4,6,0$</li>\n\t<li>$2,3,4,5,6,7,0,1$</li>\n\t<li>None of the above.</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,flip-flop,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376250', 'text': '<p>A $\\text{D}$ flip-flop has a hold time of $3\\; ns,$ a setup time of $5\\; ns,$ and a propagation delay from the rising edge of the clock to the change in flip- flop output in the range of $6$ to $12\\; ns.$ A comparator (combinational circuit) unit delay is $2\\; ns.$</p>\n\n<p>What is the shortest clock period(in $ns$) for proper operation of the circuit below (i.e. the circuit should not violate the timing constraints) ?<strong><img alt="" height="289" src="https://lh5.googleusercontent.com/bCvNhatlkSMexb89LwGJTgAAhcJH8FVcZFql6lxD0vRHGwh8pq9HcAeiw_PIIr1Ahy5y3TlnRuAnr2X0e9vMuPgUf2OQRVnFLAJWs98hJpJMiLzUktOjdhiaE8d1meCtJzoY0wToUVcB-Fwxqg" width="624"></strong></p>', 'type': 'Numerical', 'answer': '19', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-dl-3,numerical-answers,goclasses,digital-logic,sequential-circuit,flip-flop,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376246', 'text': '<p>The figure below shows a $4$-bit, right shift register, and a NOR gate. If the register outputs $\\{ABCD\\}$ at time $0$ are $0110,$ then their values $4$ clock pulses later are :<br>\n<strong><img alt="" height="340" src="https://lh5.googleusercontent.com/4g65E_ZbTVuWAyXUgKNxUC0MxY5Nj1YVShd6C1ciTO42jBT-UMbwX7krT8bgTCbNK6mndZ_LVdGrtsSAuvVWYyQ6SxdKmmEu-Bf18XKxehjzpBVlbWizkoEdY_59625-w2pGcjpSpjy29j92HQ" width="624"></strong></p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$0100$</li>\n\t<li>$0110$</li>\n\t<li>$0111$</li>\n\t<li>$1000$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,registers,shift-registers,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376234', 'text': '<p>An $XY$ flip-flop operates as indicated by the following table :<br>\n$$\\begin{array}{|c|c|c|c|}<br>\n\\hline \\text { Input(X) } &amp; \\text { Input(Y) } &amp; \\text { Current State } &amp; \\text { Next State } \\\\<br>\n\\hline X &amp; Y &amp; &amp; \\\\<br>\n\\hline 0 &amp; 0 &amp; Q &amp; 1 \\\\<br>\n\\hline 0 &amp; 1 &amp; Q &amp; \\overline{Q} \\\\<br>\n\\hline 1 &amp; 1 &amp; Q &amp; 0 \\\\<br>\n\\hline 1 &amp; 0 &amp; Q &amp; Q \\\\<br>\n\\hline<br>\n\\end{array}$$<br>\nWhich of the following expresses the next state in terms of the $X$ and $Y$ inputs and the current state $Q ?$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$(\\overline{X} \\wedge \\overline{Q}) \\vee(\\overline{Y} \\wedge Q)$</li>\n\t<li>$(\\overline{Y} \\wedge \\overline{Q}) \\vee(\\overline{X} \\wedge Q)$</li>\n\t<li>$(X \\wedge \\overline{Q}) \\vee(Y \\wedge Q)$</li>\n\t<li>$(\\overline{Y} \\wedge \\overline{Q}) \\vee(\\overline{Q} \\wedge X)$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,flip-flop,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376230', 'text': '<p>Analyze the following asynchronous network. Starting in the total stable state for which $X = Z = 0,$ what will be the output sequences $Z$ when the input sequence is $X = 0, 1, 0, 1, 0, 1, \\dots$</p>\n\n<p style="text-align:center"><img alt="" height="227" src="https://lh4.googleusercontent.com/2LdsrHN6xfVhNqYr3oTlLxn5U2BCaX15Aag6bqVpU1st1pcYn4tdkc53VmO_Nj5HKlL3OZVKiNx9vi41aB4toVhYImKIojr9EOxHIfx8zI-sMf8V5fJDF_zrzMB2R_xFYN--dbpe9bpADNrZvg" width="516"></p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>The output will be $Z = 0\\; 1\\; 1\\; 0\\; 0\\; 1\\; 1\\; 0\\; \\dots$</li>\n\t<li>The output will be $Z = 0\\; 1\\; 0\\; 1\\; 0\\; 1\\; 0\\; 1\\; 0\\; 1\\; \\dots$</li>\n\t<li>The output will be $Z = 0\\; 1\\; 1\\; 1\\; 0\\; 0\\; 0\\; 1\\; 1\\; 1\\; \\dots$</li>\n\t<li>The output will be $Z = 0\\; 1\\; 0\\; 0\\; 1\\; 0\\; 0\\; 1\\; 0\\; 0\\; \\dots$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,synchronous-asynchronous-circuits,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376252', 'text': '<p>Consider the following decimal numbers. Which of the following decimal numbers Do Not have an exact representation in binary notation?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$U = 0.1$</li>\n\t<li>$V = 0.3$</li>\n\t<li>$X = 0.4$</li>\n\t<li>$Z = 0.5$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;b;c', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,number-representation,multiple-selects,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376222', 'text': '<p><strong><img alt="image" height="319" src="https://lh6.googleusercontent.com/UxH8bJjjZvaBwHYX2MDKbMd86JGBm8PYVQWLXLDLgHKZ5WmVfajVRQhAw5peJ0_NujzRsB-0fGMleEoz-ykmnZTRGSeZ4IWV_Bda8nnelgvKp-J_buuGMvocukzZoKBh43gH4MbhLvvImWC6PA" width="552"></strong><br>\nThe pattern detected by the above circuit is?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$100$</li>\n\t<li>$010$</li>\n\t<li>$110$</li>\n\t<li>$101$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,flip-flop,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376254', 'text': '<p>A flip-flop can be constructed from two NAND gates connected as follows:<br>\n<strong><img alt="" height="174" src="https://lh4.googleusercontent.com/gtDb57Obd-Sweys22Ha3R-0B_9cpsgU0wi7EzJxq8mSLWB7qDeozsJGdLtZ2RAcT0-FMVb9rb06SUiJ60itq1rFMD3HDz4GNyrQkFsR9G8-fpQytqCoICyUkNRIJ6AeYLb_JmiLBFpGdikShoA" width="323"></strong><br>\nWhat restriction must be placed on $S$ and $R$ so that $P$ always equals $Q\'? $</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>we do not allow the $R=S=0$ state.</li>\n\t<li>we do not allow the $R=S=1$ state.</li>\n\t<li>we do not allow the $R=0, S=1$ state.</li>\n\t<li>$P$ is always equal to $Q’$ regardless of the inputs $S,P.$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,flip-flop,1-mark', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376226', 'text': '<p>Two $D$ Flip flops are connected as a synchronous counter that goes through the following sequence</p>\n\n<p>$$00 \\rightarrow 01 \\rightarrow 11 \\rightarrow 10 \\rightarrow 00$$</p>\n\n<p>Inputs $D_{0}$ and $D_{1}$ should be connected as (Flip flop $D_{1}$ provides the MSB)</p>\n\n<p style="text-align:center"><img alt="image" height="204" src="https://lh3.googleusercontent.com/g6kkCLHq1W6dyyvODLscNPMFozISyaG34dxPEEjC8S2NvX_Vkqj5HM3MONeehPBmrLy-YFy-0DxsaEPXt5pg9c6JF3ujm8WocbxeMAUp9P5-kjiqTKckQ70xsQzXV3EAY0j1mKbmDb8zsHlV7Q" width="416"></p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\overline{Q}_{1}$ and $Q_{0}$</li>\n\t<li>$\\overline{Q}_{0}$ and $Q_{1}$</li>\n\t<li>$\\overline{Q}_{1} Q_{0}$ and $\\overline{Q}_{0} Q_{1}$</li>\n\t<li>$\\overline{Q}_{0} \\overline{Q}_{1}$ and $Q_{0} Q_{1}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,flip-flop,synchronous-asynchronous-circuits,digital-counter,2-marks', 'category': 'Digital Logic'}, {'contents': '', 'post_id': '376238', 'text': '<p>What will the output sequence of the following $JK$ flip flop be after $7$ clock pulses?</p>\n\n<p><strong><img alt="https://lh4.googleusercontent.com/mr8Dgs3uiPLcVhINrWCf9QiGel8EnFDazztNM8MI23R11NcCoL4gsFVfR1YhsOOnFr34wF5pTHWYxWBnJPQ_y0TqEsP_6xOiPbvWyuoI5vVbxg7qokLwzgN4rxBnNhYp0bOYHSE-" height="292" src="https://lh4.googleusercontent.com/UzlYflmTDV6kV02drt9L6wCWxalu6Xk7lsHymqNutb_Oa7hmN59ojSccT2vecraXGcvfbJa7Qre5tRUVQZGSNdw_dMQjf3vg535tB0x3LKd1GcfBLd2WHasFVzsUKo9SuorxrJgzjMbJZLLKiQ" width="371"></strong></p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$0101011$</li>\n\t<li>$0110011$</li>\n\t<li>$0110110$</li>\n\t<li>$0101010$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-dl-3,goclasses,digital-logic,sequential-circuit,flip-flop,2-marks', 'category': 'Digital Logic'}]}]}
      </script>
      