;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 400, 404
	SUB -1, <-20
	SUB @121, 103
	SUB 0, @20
	SLT <0, @2
	JMZ <130, 9
	SLT 400, 900
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	ADD #270, <1
	SUB 0, 2
	ADD 210, 30
	ADD 210, 30
	ADD 210, 31
	SUB @121, 103
	SUB -1, <-20
	SUB -1, <-20
	SUB <10, @106
	SUB @121, 180
	ADD #270, <1
	MOV -70, @230
	SUB @240, 40
	MOV -70, @230
	SUB @240, 40
	SLT #140, @12
	ADD #270, <1
	SUB <10, @106
	SUB @127, 106
	SUB @7, -23
	SUB @240, 40
	SUB 0, @20
	SUB @121, 106
	SUB @-127, 100
	MOV -70, @230
	SUB @7, -23
	SUB @127, 106
	SUB @127, 106
	MOV -70, @230
	SPL 0, <-54
	SUB -1, <-20
	MOV -1, <-20
	SUB 0, 2
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
