# SCALABLE_UP_DOWN_COUNTER_VERILOG
Synthesized hierarchical scalable saturating up/down counter with clock, reset, enable and direction control signal
