Active-HDL 10.3.3558.6081  2018-03-13 17:53:20

Elaboration top modules:
Verilog Module                jpeg_enc_tb


--------------------------------------------------------------------------------------------------
Verilog Module          | Library        | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------
jpeg_enc_tb             | rtl_conversion |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
jpeg_enc                | rtl_conversion |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
--------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------
Library                 | Comment
--------------------------------------------------------------------------------------------------
rtl_conversion          | None
--------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r jpeg_enc_tb


The performance of simulation is reduced. Version Lattice Edition
