
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/400.perlbench-41B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64

Warmup complete CPU 0 instructions: 1000002 cycles: 250101 (Simulation time: 0 hr 0 min 3 sec) 

Finished CPU 0 instructions: 1000000 cycles: 1345004 cumulative IPC: 0.743492 (Simulation time: 0 hr 0 min 8 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.743492 instructions: 1000000 cycles: 1345004
cpu0_DTLB TOTAL     ACCESS:     227668  HIT:     226252  MISS:       1416
cpu0_DTLB LOAD      ACCESS:     155588  HIT:     154448  MISS:       1140
cpu0_DTLB RFO       ACCESS:      72080  HIT:      71804  MISS:        276
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 30.416 cycles
cpu0_ITLB TOTAL     ACCESS:     107685  HIT:     107659  MISS:         26
cpu0_ITLB LOAD      ACCESS:     107685  HIT:     107659  MISS:         26
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 217 cycles
cpu0_L1I TOTAL     ACCESS:      38641  HIT:      38025  MISS:        616
cpu0_L1I LOAD      ACCESS:      38641  HIT:      38025  MISS:        616
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 94.0114 cycles
cpu0_STLB TOTAL     ACCESS:       1442  HIT:       1272  MISS:        170
cpu0_STLB LOAD      ACCESS:       1166  HIT:       1019  MISS:        147
cpu0_STLB RFO       ACCESS:        276  HIT:        253  MISS:         23
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.641 cycles
cpu0_L1D TOTAL     ACCESS:     276836  HIT:     275737  MISS:       1099
cpu0_L1D LOAD      ACCESS:     156353  HIT:     155319  MISS:       1034
cpu0_L1D RFO       ACCESS:     120313  HIT:     120252  MISS:         61
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        170  HIT:        166  MISS:          4
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 176.271 cycles
cpu0_L2C TOTAL     ACCESS:       1793  HIT:        418  MISS:       1375
cpu0_L2C LOAD      ACCESS:       1650  HIT:        334  MISS:       1316
cpu0_L2C RFO       ACCESS:         61  HIT:          4  MISS:         57
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         78  HIT:         78  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          4  HIT:          2  MISS:          2
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 169.267 cycles
LLC TOTAL     ACCESS:       1375  HIT:          0  MISS:       1375
LLC LOAD      ACCESS:       1316  HIT:          0  MISS:       1316
LLC RFO       ACCESS:         57  HIT:          0  MISS:         57
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 148.267 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        218  ROW_BUFFER_MISS:       1157
 DBUS AVG_CONGESTED_CYCLE:    3.75321
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.6295% MPKI: 9.21598 Average ROB Occupancy at Mispredict: 68.3459
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.055
BRANCH_INDIRECT: 2.259
BRANCH_CONDITIONAL: 6.723
BRANCH_DIRECT_CALL: 0.051
BRANCH_INDIRECT_CALL: 0.078
BRANCH_RETURN: 0.05

