Analysis & Synthesis report for MCU
Tue Sep  3 19:18:30 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |mcu_top|MIPSenv:MIPS|mips_intr:INTR_HANDLER|pr_stage
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1
 18. Source assignments for MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1
 19. Parameter Settings for User Entity Instance: Top-level Entity: |MCU_top
 20. Parameter Settings for User Entity Instance: PLL:PLL_inst1|PLL_0002:pll_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: MIPSenv:MIPS
 22. Parameter Settings for User Entity Instance: MIPSenv:MIPS|Ifetch:IFE
 23. Parameter Settings for User Entity Instance: MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory
 24. Parameter Settings for User Entity Instance: MIPSenv:MIPS|Execute:EXE|shifter:shift_inst
 25. Parameter Settings for User Entity Instance: MIPSenv:MIPS|dmemory:MEM
 26. Parameter Settings for User Entity Instance: MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory
 27. Parameter Settings for User Entity Instance: MIPSenv:MIPS|BidirPin:dmem_BdirPin
 28. Parameter Settings for User Entity Instance: MIPSenv:MIPS|BidirPin:alu_BdirPin
 29. Parameter Settings for User Entity Instance: div_env:DIVIDER|BidirPin:BidirPin_inst
 30. Parameter Settings for User Entity Instance: div_env:DIVIDER|div:div_inst
 31. Parameter Settings for User Entity Instance: interrupt_env:INTR_CTRL|BidirPin:BidirPin_inst
 32. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX0_inst|BidirPin:BidirPin_inst
 33. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX1_inst|BidirPin:BidirPin_inst
 34. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX2_inst|BidirPin:BidirPin_inst
 35. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX3_inst|BidirPin:BidirPin_inst
 36. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX4_inst|BidirPin:BidirPin_inst
 37. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX5_inst|BidirPin:BidirPin_inst
 38. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:LEDS_inst|BidirPin:BidirPin_inst
 39. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|sw_port:SW_inst|BidirPin:BidirPin_inst
 40. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode0_inst
 41. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode1_inst
 42. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode2_inst
 43. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode3_inst
 44. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode4_inst
 45. Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode5_inst
 46. Parameter Settings for User Entity Instance: BTimer_env:TIMER|BTimer:BTimer_inst
 47. Parameter Settings for User Entity Instance: BTimer_env:TIMER|BTimer:BTimer_inst|pwm:pwm_inst
 48. Parameter Settings for User Entity Instance: BTimer_env:TIMER|BidirPin:bus_inst
 49. altsyncram Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "GPIO:GPIO_inst|sw_port:SW_inst|BidirPin:BidirPin_inst"
 51. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:LEDS_inst"
 52. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX5_inst"
 53. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX4_inst"
 54. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX3_inst"
 55. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX2_inst"
 56. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX1_inst"
 57. Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX0_inst"
 58. Port Connectivity Checks: "interrupt_env:INTR_CTRL|BidirPin:BidirPin_inst"
 59. Port Connectivity Checks: "interrupt_env:INTR_CTRL|interrupt_core:core_inst"
 60. Port Connectivity Checks: "interrupt_env:INTR_CTRL"
 61. Port Connectivity Checks: "div_env:DIVIDER|div:div_inst"
 62. Port Connectivity Checks: "MIPSenv:MIPS|BidirPin:alu_BdirPin"
 63. Port Connectivity Checks: "MIPSenv:MIPS|Execute:EXE|shifter:shift_inst"
 64. Port Connectivity Checks: "PLL:PLL_inst1"
 65. In-System Memory Content Editor Settings
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Sep  3 19:18:30 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; MCU                                         ;
; Top-level Entity Name           ; mcu_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1849                                        ;
; Total pins                      ; 66                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 131,072                                     ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MCU_top            ; MCU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                            ; Library     ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; PLL/PLL_0002.v                                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v                                                     ;             ;
; ../DUT/TOP/MCU.vhd                                                                          ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd                                                            ;             ;
; ../DUT/AUX_FOLDER/Shifter.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd                                                 ;             ;
; ../DUT/AUX_FOLDER/BidirPin.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd                                                ;             ;
; ../DUT/AUX_FOLDER/aux_package.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/aux_package.vhd                                             ;             ;
; ../DUT/DIVIDER/divEnv.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd                                                     ;             ;
; ../DUT/DIVIDER/div.vhd                                                                      ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd                                                        ;             ;
; ../DUT/GPIO/SW.vhd                                                                          ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd                                                            ;             ;
; ../DUT/GPIO/IOaddrDecode.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd                                                  ;             ;
; ../DUT/GPIO/HEX_LED.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd                                                       ;             ;
; ../DUT/GPIO/GPIOenv.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd                                                       ;             ;
; ../DUT/GPIO/decode.vhd                                                                      ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd                                                        ;             ;
; ../DUT/INTERRUPT/INTRseveralregs.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd                                          ;             ;
; ../DUT/INTERRUPT/INTRreg.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd                                                  ;             ;
; ../DUT/INTERRUPT/INTRenv.vhd                                                                ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd                                                  ;             ;
; ../DUT/INTERRUPT/INTRcore.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd                                                 ;             ;
; ../DUT/TIMER/PWM.vhd                                                                        ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd                                                          ;             ;
; ../DUT/TIMER/BTimerEnv.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd                                                    ;             ;
; ../DUT/TIMER/BTimer.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd                                                       ;             ;
; ../DUT/MIPS/MIPSintr.vhd                                                                    ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd                                                      ;             ;
; ../DUT/MIPS/MIPSfetch.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd                                                     ;             ;
; ../DUT/MIPS/MIPSexe.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd                                                       ;             ;
; ../DUT/MIPS/MIPSenv.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd                                                       ;             ;
; ../DUT/MIPS/MIPSdmem.vhd                                                                    ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd                                                      ;             ;
; ../DUT/MIPS/MIPSdecode.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd                                                    ;             ;
; ../DUT/MIPS/MIPScontrol.vhd                                                                 ; yes             ; User VHDL File                               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd                                                   ;             ;
; PLL.vhd                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd                                                            ;             ;
; altera_pll.v                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v                                                                     ;             ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; aglobal211.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                   ;             ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_8fa4.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf                                             ;             ;
; db/altsyncram_cp83.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cp83.tdf                                             ;             ;
; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex                                             ;             ;
; sld_mod_ram_rom.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
; db/altsyncram_cic4.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf                                             ;             ;
; db/altsyncram_t1a3.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_t1a3.tdf                                             ;             ;
; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex                                             ;             ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sldbd6043e6/alt_sld_fab.v                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1910                                                                   ;
;                                             ;                                                                        ;
; Combinational ALUT usage for logic          ; 2334                                                                   ;
;     -- 7 input functions                    ; 55                                                                     ;
;     -- 6 input functions                    ; 1146                                                                   ;
;     -- 5 input functions                    ; 374                                                                    ;
;     -- 4 input functions                    ; 416                                                                    ;
;     -- <=3 input functions                  ; 343                                                                    ;
;                                             ;                                                                        ;
; Dedicated logic registers                   ; 1849                                                                   ;
;                                             ;                                                                        ;
; I/O pins                                    ; 66                                                                     ;
; Total MLAB memory bits                      ; 0                                                                      ;
; Total block memory bits                     ; 131072                                                                 ;
;                                             ;                                                                        ;
; Total DSP Blocks                            ; 2                                                                      ;
;                                             ;                                                                        ;
; Total PLLs                                  ; 1                                                                      ;
;     -- PLLs                                 ; 1                                                                      ;
;                                             ;                                                                        ;
; Maximum fan-out node                        ; PLL:PLL_inst1|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1668                                                                   ;
; Total fan-out                               ; 21194                                                                  ;
; Average fan-out                             ; 4.83                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |mcu_top                                                                                                                                ; 2334 (335)          ; 1849 (0)                  ; 131072            ; 2          ; 66   ; 0            ; |mcu_top                                                                                                                                                                                                                                                                                                                                            ; mcu_top                           ; work         ;
;    |BTimer_env:TIMER|                                                                                                                   ; 175 (54)            ; 140 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|BTimer_env:TIMER                                                                                                                                                                                                                                                                                                                           ; BTimer_env                        ; work         ;
;       |BTimer:BTimer_inst|                                                                                                              ; 121 (64)            ; 36 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|BTimer_env:TIMER|BTimer:BTimer_inst                                                                                                                                                                                                                                                                                                        ; BTimer                            ; work         ;
;          |pwm:pwm_inst|                                                                                                                 ; 57 (57)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|BTimer_env:TIMER|BTimer:BTimer_inst|pwm:pwm_inst                                                                                                                                                                                                                                                                                           ; pwm                               ; work         ;
;    |GPIO:GPIO_inst|                                                                                                                     ; 57 (0)              ; 224 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst                                                                                                                                                                                                                                                                                                                             ; GPIO                              ; work         ;
;       |addr_decoder:GPIO_addr_decode_inst|                                                                                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|addr_decoder:GPIO_addr_decode_inst                                                                                                                                                                                                                                                                                          ; addr_decoder                      ; work         ;
;       |hexdecode:hexdecode0_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode0_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexdecode:hexdecode1_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode1_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexdecode:hexdecode2_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode2_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexdecode:hexdecode3_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode3_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexdecode:hexdecode4_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode4_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexdecode:hexdecode5_inst|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexdecode:hexdecode5_inst                                                                                                                                                                                                                                                                                                   ; hexdecode                         ; work         ;
;       |hexled:HEX0_inst|                                                                                                                ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX0_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:HEX1_inst|                                                                                                                ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX1_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:HEX2_inst|                                                                                                                ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX2_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:HEX3_inst|                                                                                                                ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX3_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:HEX4_inst|                                                                                                                ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX4_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:HEX5_inst|                                                                                                                ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:HEX5_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |hexled:LEDS_inst|                                                                                                                ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|hexled:LEDS_inst                                                                                                                                                                                                                                                                                                            ; hexled                            ; work         ;
;       |sw_port:SW_inst|                                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|GPIO:GPIO_inst|sw_port:SW_inst                                                                                                                                                                                                                                                                                                             ; sw_port                           ; work         ;
;    |MIPSenv:MIPS|                                                                                                                       ; 1527 (2)            ; 1151 (0)                  ; 131072            ; 2          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS                                                                                                                                                                                                                                                                                                                               ; MIPSenv                           ; work         ;
;       |Execute:EXE|                                                                                                                     ; 370 (270)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Execute:EXE                                                                                                                                                                                                                                                                                                                   ; Execute                           ; work         ;
;          |shifter:shift_inst|                                                                                                           ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst                                                                                                                                                                                                                                                                                                ; shifter                           ; work         ;
;       |Idecode:ID|                                                                                                                      ; 943 (943)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Idecode:ID                                                                                                                                                                                                                                                                                                                    ; Idecode                           ; work         ;
;       |Ifetch:IFE|                                                                                                                      ; 117 (67)            ; 77 (10)                   ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE                                                                                                                                                                                                                                                                                                                    ; Ifetch                            ; work         ;
;          |altsyncram:inst_memory|                                                                                                       ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_8fa4:auto_generated|                                                                                            ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_8fa4                   ; work         ;
;                |altsyncram_cp83:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_cp83                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 50 (33)             ; 67 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |control:CTL|                                                                                                                     ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|control:CTL                                                                                                                                                                                                                                                                                                                   ; control                           ; work         ;
;       |dmemory:MEM|                                                                                                                     ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM                                                                                                                                                                                                                                                                                                                   ; dmemory                           ; work         ;
;          |altsyncram:data_memory|                                                                                                       ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_cic4:auto_generated|                                                                                            ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_cic4                   ; work         ;
;                |altsyncram_t1a3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1                                                                                                                                                                                                                                 ; altsyncram_t1a3                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 50 (33)             ; 67 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;       |mips_intr:INTR_HANDLER|                                                                                                          ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|MIPSenv:MIPS|mips_intr:INTR_HANDLER                                                                                                                                                                                                                                                                                                        ; mips_intr                         ; work         ;
;    |PLL:PLL_inst1|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|PLL:PLL_inst1                                                                                                                                                                                                                                                                                                                              ; PLL                               ; work         ;
;       |PLL_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|PLL:PLL_inst1|PLL_0002:pll_inst                                                                                                                                                                                                                                                                                                            ; PLL_0002                          ; work         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|PLL:PLL_inst1|PLL_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                    ; altera_pll                        ; work         ;
;    |div_env:DIVIDER|                                                                                                                    ; 81 (6)              ; 198 (64)                  ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|div_env:DIVIDER                                                                                                                                                                                                                                                                                                                            ; div_env                           ; work         ;
;       |div:div_inst|                                                                                                                    ; 75 (75)             ; 134 (134)                 ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|div_env:DIVIDER|div:div_inst                                                                                                                                                                                                                                                                                                               ; div                               ; work         ;
;    |interrupt_env:INTR_CTRL|                                                                                                            ; 50 (13)             ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL                                                                                                                                                                                                                                                                                                                    ; interrupt_env                     ; work         ;
;       |interrupt_core:core_inst|                                                                                                        ; 37 (22)             ; 24 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst                                                                                                                                                                                                                                                                                           ; interrupt_core                    ; work         ;
;          |interrupt_reg_several:several_inst|                                                                                           ; 15 (1)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst                                                                                                                                                                                                                                                        ; interrupt_reg_several             ; work         ;
;             |interrupt_reg:IFG0_inst|                                                                                                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG0_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG1_inst|                                                                                                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG1_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG2_inst|                                                                                                   ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG2_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG3_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG3_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG4_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG4_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG5_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG5_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG6_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG6_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;             |interrupt_reg:IFG7_inst|                                                                                                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG7_inst                                                                                                                                                                                                                                ; interrupt_reg                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 109 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 108 (1)             ; 112 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 107 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 107 (74)            ; 106 (78)                  ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------------------------------------------+
; Name                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------------------------------------------+
; MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\ITCM.hex ;
; MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\DTCM.hex ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mcu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mcu_top|MIPSenv:MIPS|mips_intr:INTR_HANDLER|pr_stage                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; pr_stage.stage4 ; pr_stage.stage3 ; pr_stage.stage2 ; pr_stage.stage1 ; pr_stage.stage0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; pr_stage.stage0 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; pr_stage.stage1 ; 0               ; 0               ; 0               ; 1               ; 1               ;
; pr_stage.stage2 ; 0               ; 0               ; 1               ; 0               ; 1               ;
; pr_stage.stage3 ; 0               ; 1               ; 0               ; 0               ; 1               ;
; pr_stage.stage4 ; 1               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                 ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------------+---------------------+------------------------+
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_type[2] ; GND                 ; yes                    ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_type[3] ; GND                 ; yes                    ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_type[4] ; GND                 ; yes                    ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_type[5] ; GND                 ; yes                    ;
; div_env:DIVIDER|int_enable_div                             ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 5          ;                     ;                        ;
+------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+----------------------------------------------------+----------------------------------------------------------------+
; Register name                                      ; Reason for Removal                                             ;
+----------------------------------------------------+----------------------------------------------------------------+
; MIPSenv:MIPS|mips_intr:INTR_HANDLER|int_pc_save[1] ; Merged with MIPSenv:MIPS|mips_intr:INTR_HANDLER|int_pc_save[0] ;
; MIPSenv:MIPS|mips_intr:INTR_HANDLER|int_pc_save[0] ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][11]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][31]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][30]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][29]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][28]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][27]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][26]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][25]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][24]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][23]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][22]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][21]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][20]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][19]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][18]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][17]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][16]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][15]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][14]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][13]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][12]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][10]      ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][9]       ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][8]       ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][7]       ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][6]       ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][5]       ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][4]       ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][3]       ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][2]       ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][1]       ; Stuck at GND due to stuck port data_in                         ;
; MIPSenv:MIPS|Idecode:ID|register_array[0][0]       ; Stuck at GND due to stuck port data_in                         ;
; Total Number of Removed Registers = 34             ;                                                                ;
+----------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1849  ;
; Number of registers using Synchronous Clear  ; 1080  ;
; Number of registers using Synchronous Load   ; 236   ;
; Number of registers using Asynchronous Clear ; 576   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1762  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[16][25]                                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[8][27]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[24][26]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[24][4]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[4][28]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[20][11]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[20][4]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[12][20]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[12][3]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[28][23]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[28][3]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[2][18]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[18][20]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[18][1]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[10][21]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[10][1]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[26][14]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[26][4]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[6][24]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[6][1]                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[22][31]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[22][4]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[14][4]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[14][1]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[30][9]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[30][3]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[1][22]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[17][12]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[17][4]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[9][15]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[9][0]                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[25][13]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[25][3]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[5][21]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[5][0]                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[21][22]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[21][2]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[13][4]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[13][2]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[29][20]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[29][2]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[3][17]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[3][1]                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[19][16]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[19][4]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[11][16]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[11][1]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[7][5]                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[7][0]                                                                                                                                ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[23][11]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[23][4]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[15][29]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[15][0]                                                                                                                               ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[31][15]                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[31][3]                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|mips_intr:INTR_HANDLER|int_pc_save[4]                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|int_ie_reg[7]                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |mcu_top|div_env:DIVIDER|div:div_inst|dividend_2n[19]                                                                                                                                ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |mcu_top|div_env:DIVIDER|div:div_inst|dividend_2n[39]                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[27][23]                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[27][10]                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[27][0]                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Idecode:ID|register_array[27][3]                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |mcu_top|BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[21]                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |mcu_top|BTimer_env:TIMER|int_data_r[28]                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |mcu_top|BTimer_env:TIMER|int_data_r[2]                                                                                                                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |mcu_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[4][4]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[4][10]                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[4][19]                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[2][1]                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[2][2]                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[2][5]                                                                                                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[2][13]                                                                                                                    ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[0][4]                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|write_register_address[0]                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|write_data[1]                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|write_data[8]                                                                                                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|write_data[21]                                                                                                                                      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[4][29]                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcu_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_type[4]                                                                                                                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|Mux29                                                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Idecode:ID|Mux49                                                                                                                                               ;
; 64:1               ; 6 bits    ; 252 LEs       ; 96 LEs               ; 156 LEs                ; No         ; |mcu_top|MIPSenv:MIPS|control:CTL|Mux0                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst|horiz[4][31]                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |mcu_top|MIPSenv:MIPS|Ifetch:IFE|nx_pc_out[7]                                                                                                                                        ;
; 64:1               ; 15 bits   ; 630 LEs       ; 210 LEs              ; 420 LEs                ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|Mux30                                                                                                                                              ;
; 64:1               ; 16 bits   ; 672 LEs       ; 256 LEs              ; 416 LEs                ; No         ; |mcu_top|MIPSenv:MIPS|Execute:EXE|Mux2                                                                                                                                               ;
; 17:1               ; 24 bits   ; 264 LEs       ; 264 LEs              ; 0 LEs                  ; No         ; |mcu_top|t_data_bus[30]                                                                                                                                                              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |mcu_top|t_data_bus[6]                                                                                                                                                               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |mcu_top|t_data_bus[4]                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MCU_top ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; model_sim      ; false ; Enumerated                                     ;
; addr_size      ; 11    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst1|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------+
; Parameter Name                       ; Value                  ; Type                                 ;
+--------------------------------------+------------------------+--------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                               ;
; fractional_vco_multiplier            ; false                  ; String                               ;
; pll_type                             ; General                ; String                               ;
; pll_subtype                          ; General                ; String                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                       ;
; operation_mode                       ; direct                 ; String                               ;
; deserialization_factor               ; 4                      ; Signed Integer                       ;
; data_rate                            ; 0                      ; Signed Integer                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                       ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                               ;
; phase_shift0                         ; 0 ps                   ; String                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                               ;
; phase_shift1                         ; 0 ps                   ; String                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                               ;
; phase_shift2                         ; 0 ps                   ; String                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                               ;
; phase_shift3                         ; 0 ps                   ; String                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                               ;
; phase_shift4                         ; 0 ps                   ; String                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                               ;
; phase_shift5                         ; 0 ps                   ; String                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                               ;
; phase_shift6                         ; 0 ps                   ; String                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                               ;
; phase_shift7                         ; 0 ps                   ; String                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                               ;
; phase_shift8                         ; 0 ps                   ; String                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                               ;
; phase_shift9                         ; 0 ps                   ; String                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                               ;
; phase_shift10                        ; 0 ps                   ; String                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                               ;
; phase_shift11                        ; 0 ps                   ; String                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                               ;
; phase_shift12                        ; 0 ps                   ; String                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                               ;
; phase_shift13                        ; 0 ps                   ; String                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                               ;
; phase_shift14                        ; 0 ps                   ; String                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                               ;
; phase_shift15                        ; 0 ps                   ; String                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                               ;
; phase_shift16                        ; 0 ps                   ; String                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                               ;
; phase_shift17                        ; 0 ps                   ; String                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                       ;
; clock_name_0                         ;                        ; String                               ;
; clock_name_1                         ;                        ; String                               ;
; clock_name_2                         ;                        ; String                               ;
; clock_name_3                         ;                        ; String                               ;
; clock_name_4                         ;                        ; String                               ;
; clock_name_5                         ;                        ; String                               ;
; clock_name_6                         ;                        ; String                               ;
; clock_name_7                         ;                        ; String                               ;
; clock_name_8                         ;                        ; String                               ;
; clock_name_global_0                  ; false                  ; String                               ;
; clock_name_global_1                  ; false                  ; String                               ;
; clock_name_global_2                  ; false                  ; String                               ;
; clock_name_global_3                  ; false                  ; String                               ;
; clock_name_global_4                  ; false                  ; String                               ;
; clock_name_global_5                  ; false                  ; String                               ;
; clock_name_global_6                  ; false                  ; String                               ;
; clock_name_global_7                  ; false                  ; String                               ;
; clock_name_global_8                  ; false                  ; String                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_bypass_en                      ; false                  ; String                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_bypass_en                      ; false                  ; String                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en0                     ; false                  ; String                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en1                     ; false                  ; String                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en2                     ; false                  ; String                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en3                     ; false                  ; String                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en4                     ; false                  ; String                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en5                     ; false                  ; String                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en6                     ; false                  ; String                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en7                     ; false                  ; String                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en8                     ; false                  ; String                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en9                     ; false                  ; String                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en10                    ; false                  ; String                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en11                    ; false                  ; String                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en12                    ; false                  ; String                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en13                    ; false                  ; String                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en14                    ; false                  ; String                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en15                    ; false                  ; String                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en16                    ; false                  ; String                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en17                    ; false                  ; String                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                       ;
; pll_slf_rst                          ; false                  ; String                               ;
; pll_bw_sel                           ; low                    ; String                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                               ;
; mimic_fbclk_type                     ; gclk                   ; String                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
+--------------------------------------+------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; model_sim      ; false ; Enumerated                       ;
; addr_size      ; 11    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|Ifetch:IFE ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; model_sim      ; false ; Enumerated                                  ;
; addr_size      ; 11    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory                                                       ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                       ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                         ; Untyped        ;
; WIDTH_A                            ; 32                                                                                          ; Signed Integer ;
; WIDTHAD_A                          ; 11                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 2048                                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                           ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                           ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                           ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                           ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                           ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; INIT_FILE                          ; C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\ITCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                           ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                           ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_8fa4                                                                             ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|Execute:EXE|shifter:shift_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
; k              ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|dmemory:MEM ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; model_sim      ; false ; Enumerated                                   ;
; addr_size      ; 11    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory                                                      ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                       ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                 ; Untyped        ;
; WIDTH_A                            ; 32                                                                                          ; Signed Integer ;
; WIDTHAD_A                          ; 11                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 2048                                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                           ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                           ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                           ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                           ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                           ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; INIT_FILE                          ; C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\DTCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                           ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                           ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_cic4                                                                             ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|BidirPin:dmem_BdirPin ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSenv:MIPS|BidirPin:alu_BdirPin ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_env:DIVIDER|BidirPin:BidirPin_inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_env:DIVIDER|div:div_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
; m              ; 5     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interrupt_env:INTR_CTRL|BidirPin:BidirPin_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX0_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX1_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX2_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX3_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX4_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:HEX5_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexled:LEDS_inst|BidirPin:BidirPin_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|sw_port:SW_inst|BidirPin:BidirPin_inst ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode0_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode1_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode2_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode3_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode4_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:GPIO_inst|hexdecode:hexdecode5_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BTimer_env:TIMER|BTimer:BTimer_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
; k              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BTimer_env:TIMER|BTimer:BTimer_inst|pwm:pwm_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BTimer_env:TIMER|BidirPin:bus_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory  ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 2048                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 2048                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|sw_port:SW_inst|BidirPin:BidirPin_inst"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:LEDS_inst" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; i_a0 ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX5_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX4_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX3_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX2_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX1_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO:GPIO_inst|hexled:HEX0_inst"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_outtohex[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interrupt_env:INTR_CTRL|BidirPin:BidirPin_inst"                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; din[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interrupt_env:INTR_CTRL|interrupt_core:core_inst"                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; o_irq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "interrupt_env:INTR_CTRL" ;
+----------+-------+----------+-----------------------+
; Port     ; Type  ; Severity ; Details               ;
+----------+-------+----------+-----------------------+
; i_irq[7] ; Input ; Info     ; Stuck at GND          ;
+----------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_env:DIVIDER|div:div_inst"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_dividend ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPSenv:MIPS|BidirPin:alu_BdirPin"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; din  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPSenv:MIPS|Execute:EXE|shifter:shift_inst"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL_inst1"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; 0              ; ITCM        ; 32    ; 2048  ; Read/Write ; MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated  ;
; 1              ; DTCM        ; 32    ; 2048  ; Read/Write ; MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1737                        ;
;     CLR               ; 19                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 163                         ;
;     ENA CLR           ; 310                         ;
;     ENA CLR SCLR      ; 70                          ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 85                          ;
;     ENA SCLR          ; 945                         ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 66                          ;
;     SCLR              ; 18                          ;
;     SLD               ; 5                           ;
;     plain             ; 15                          ;
; arriav_lcell_comb     ; 2231                        ;
;     arith             ; 185                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 96                          ;
;         2 data inputs ; 14                          ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 56                          ;
;     extend            ; 53                          ;
;         7 data inputs ; 53                          ;
;     normal            ; 1961                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 111                         ;
;         4 data inputs ; 386                         ;
;         5 data inputs ; 288                         ;
;         6 data inputs ; 1123                        ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 120                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 16.10                       ;
; Average LUT depth     ; 10.54                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Sep  3 19:17:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/top/mcu.vhd
    Info (12022): Found design unit 1: mcu_top-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 18
    Info (12023): Found entity 1: mcu_top File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/shifter.vhd
    Info (12022): Found design unit 1: shifter-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd Line: 16
    Info (12023): Found entity 1: shifter File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/bidirpin.vhd
    Info (12022): Found design unit 1: BidirPin-comb File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd Line: 13
    Info (12023): Found entity 1: BidirPin File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/aux_package.vhd
    Info (12022): Found design unit 1: aux_package File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/aux_package.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/divenv.vhd
    Info (12022): Found design unit 1: div_env-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 13
    Info (12023): Found entity 1: div_env File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/div.vhd
    Info (12022): Found design unit 1: DIV-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd Line: 17
    Info (12023): Found entity 1: div File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/sw.vhd
    Info (12022): Found design unit 1: sw_port-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd Line: 12
    Info (12023): Found entity 1: sw_port File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/ioaddrdecode.vhd
    Info (12022): Found design unit 1: addr_decoder-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd Line: 10
    Info (12023): Found entity 1: addr_decoder File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/hex_led.vhd
    Info (12022): Found design unit 1: hexled-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 12
    Info (12023): Found entity 1: hexled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/gpioenv.vhd
    Info (12022): Found design unit 1: GPIO-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 14
    Info (12023): Found entity 1: GPIO File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/decode.vhd
    Info (12022): Found design unit 1: hexdecode-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd Line: 13
    Info (12023): Found entity 1: hexdecode File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrseveralregs.vhd
    Info (12022): Found design unit 1: interrupt_reg_several-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd Line: 15
    Info (12023): Found entity 1: interrupt_reg_several File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrreg.vhd
    Info (12022): Found design unit 1: interrupt_reg-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd Line: 13
    Info (12023): Found entity 1: interrupt_reg File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrenv.vhd
    Info (12022): Found design unit 1: interrupt_env-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd Line: 18
    Info (12023): Found entity 1: interrupt_env File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrcore.vhd
    Info (12022): Found design unit 1: interrupt_core-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 18
    Info (12023): Found entity 1: interrupt_core File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/pwm.vhd
    Info (12022): Found design unit 1: pwm-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd Line: 15
    Info (12023): Found entity 1: pwm File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimerenv.vhd
    Info (12022): Found design unit 1: BTimer_env-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd Line: 14
    Info (12023): Found entity 1: BTimer_env File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimer.vhd
    Info (12022): Found design unit 1: BTimer-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd Line: 18
    Info (12023): Found entity 1: BTimer File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsintr.vhd
    Info (12022): Found design unit 1: mips_intr-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd Line: 19
    Info (12023): Found entity 1: mips_intr File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsfetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 26
    Info (12023): Found entity 1: Ifetch File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsexe.vhd
    Info (12022): Found design unit 1: Execute-behavior File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd Line: 20
    Info (12023): Found entity 1: Execute File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsenv.vhd
    Info (12022): Found design unit 1: MIPSenv-structure File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 17
    Info (12023): Found entity 1: MIPSenv File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdmem.vhd
    Info (12022): Found design unit 1: dmemory-behavior File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 19
    Info (12023): Found entity 1: dmemory File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 30
    Info (12023): Found entity 1: Idecode File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipscontrol.vhd
    Info (12022): Found design unit 1: control-dataflow File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd Line: 22
    Info (12023): Found entity 1: control File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: PLL-rtl File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd Line: 20
    Info (12023): Found entity 1: PLL File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd Line: 11
Info (12127): Elaborating entity "MCU_top" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst1" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 31
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL:PLL_inst1|PLL_0002:pll_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:PLL_inst1|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst1|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL:PLL_inst1|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MIPSenv" for hierarchy "MIPSenv:MIPS" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at MIPSenv.vhd(42): object "r_data2_from_bus" assigned a value but never read File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 42
Info (12128): Elaborating entity "Ifetch" for hierarchy "MIPSenv:MIPS|Ifetch:IFE" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 46
Info (12130): Elaborated megafunction instantiation "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 46
Info (12133): Instantiated megafunction "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory" with the following parameter: File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 46
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\ITCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8fa4.tdf
    Info (12023): Found entity 1: altsyncram_8fa4 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8fa4" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cp83.tdf
    Info (12023): Found entity 1: altsyncram_cp83 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cp83.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cp83" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "ITCM.hex" was read in the word-addressed format File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex Line: 1
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (233) in the Memory Initialization File "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex" -- setting initial value for remaining addresses to 0 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf Line: 36
Info (12133): Instantiated megafunction "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1230259021"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Idecode" for hierarchy "MIPSenv:MIPS|Idecode:ID" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 72
Info (10041): Inferred latch for "write_data[0]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[1]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[2]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[3]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[4]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[5]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[6]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[7]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[8]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[9]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[10]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[11]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[12]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[13]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[14]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[15]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[16]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[17]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[18]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[19]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[20]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[21]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[22]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[23]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[24]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[25]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[26]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[27]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[28]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[29]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[30]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (10041): Inferred latch for "write_data[31]" at MIPSdecode.vhd(61) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (12128): Elaborating entity "control" for hierarchy "MIPSenv:MIPS|control:CTL" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 94
Info (12128): Elaborating entity "Execute" for hierarchy "MIPSenv:MIPS|Execute:EXE" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 110
Info (12128): Elaborating entity "shifter" for hierarchy "MIPSenv:MIPS|Execute:EXE|shifter:shift_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd Line: 65
Info (12128): Elaborating entity "dmemory" for hierarchy "MIPSenv:MIPS|dmemory:MEM" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 123
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 34
Info (12130): Elaborated megafunction instantiation "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 34
Info (12133): Instantiated megafunction "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory" with the following parameter: File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 34
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST4\DTCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cic4.tdf
    Info (12023): Found entity 1: altsyncram_cic4 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cic4" for hierarchy "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t1a3.tdf
    Info (12023): Found entity 1: altsyncram_t1a3 File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_t1a3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t1a3" for hierarchy "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf Line: 37
Warning (113007): Byte addressed memory initialization file "DTCM.hex" was read in the word-addressed format File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex Line: 1
Critical Warning (127004): Memory depth (2048) in the design file differs from memory depth (4093) in the Memory Initialization File "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex" -- truncated remaining initial content value to fit RAM File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf Line: 38
Info (12133): Instantiated megafunction "MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1146372941"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "mips_intr" for hierarchy "MIPSenv:MIPS|mips_intr:INTR_HANDLER" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 133
Info (12128): Elaborating entity "BidirPin" for hierarchy "MIPSenv:MIPS|BidirPin:dmem_BdirPin" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd Line: 149
Info (12128): Elaborating entity "div_env" for hierarchy "div_env:DIVIDER" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at divEnv.vhd(17): object "int_dividend_o" assigned a value but never read File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 17
Warning (10492): VHDL Process Statement warning at divEnv.vhd(37): signal "set_divisor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 37
Warning (10492): VHDL Process Statement warning at divEnv.vhd(37): signal "set_dividend" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 37
Warning (10492): VHDL Process Statement warning at divEnv.vhd(39): signal "int_ifg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 39
Warning (10631): VHDL Process Statement warning at divEnv.vhd(35): inferring latch(es) for signal or variable "int_enable_div", which holds its previous value in one or more paths through the process File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 35
Info (10041): Inferred latch for "int_enable_div" at divEnv.vhd(35) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 35
Info (12128): Elaborating entity "div" for hierarchy "div_env:DIVIDER|div:div_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd Line: 25
Info (12128): Elaborating entity "interrupt_env" for hierarchy "interrupt_env:INTR_CTRL" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 52
Info (12128): Elaborating entity "interrupt_core" for hierarchy "interrupt_env:INTR_CTRL|interrupt_core:core_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd Line: 28
Info (10041): Inferred latch for "o_type[0]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[1]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[2]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[3]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[4]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[5]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[6]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (10041): Inferred latch for "o_type[7]" at INTRcore.vhd(39) File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 39
Info (12128): Elaborating entity "interrupt_reg_several" for hierarchy "interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd Line: 23
Info (12128): Elaborating entity "interrupt_reg" for hierarchy "interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG0_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd Line: 28
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:GPIO_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 60
Info (12128): Elaborating entity "hexled" for hierarchy "GPIO:GPIO_inst|hexled:HEX0_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 26
Warning (10492): VHDL Process Statement warning at HEX_LED.vhd(32): signal "i_rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
Info (12128): Elaborating entity "addr_decoder" for hierarchy "GPIO:GPIO_inst|addr_decoder:GPIO_addr_decode_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 37
Info (12128): Elaborating entity "sw_port" for hierarchy "GPIO:GPIO_inst|sw_port:SW_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 39
Info (12128): Elaborating entity "hexdecode" for hierarchy "GPIO:GPIO_inst|hexdecode:hexdecode0_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd Line: 41
Info (12128): Elaborating entity "BTimer_env" for hierarchy "BTimer_env:TIMER" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd Line: 66
Warning (10492): VHDL Process Statement warning at BTimerEnv.vhd(40): signal "i_rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd Line: 40
Info (12128): Elaborating entity "BTimer" for hierarchy "BTimer_env:TIMER|BTimer:BTimer_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd Line: 24
Info (12128): Elaborating entity "pwm" for hierarchy "BTimer_env:TIMER|BTimer:BTimer_inst|pwm:pwm_inst" File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd Line: 35
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.09.03.19:18:03 Progress: Loading sldbd6043e6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "t_data_bus[31]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[30]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[29]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[28]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[27]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[26]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[25]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[24]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[23]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[22]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[21]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[20]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[19]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[18]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[17]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[16]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[15]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[14]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[13]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[12]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[11]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[10]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[9]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[8]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[7]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[6]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[5]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[4]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[3]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[2]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[1]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
    Warning (13048): Converted tri-state node "t_data_bus[0]" into a selector File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd Line: 32
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[0]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[11]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[31]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[30]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[29]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[28]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[27]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[26]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[25]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[24]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[23]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[22]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[21]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[20]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[19]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[18]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[17]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[16]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[15]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[14]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[13]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[12]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[10]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[9]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[8]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[7]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[6]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[5]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[4]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[3]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[2]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Warning (14026): LATCH primitive "MIPSenv:MIPS|Idecode:ID|write_data[1]" is permanently enabled File: C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd Line: 61
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL:PLL_inst1|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 4065 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 3927 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 4942 megabytes
    Info: Processing ended: Tue Sep  3 19:18:30 2024
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:37


