{
  "module_name": "dpu_4_0_sdm845.h",
  "hash_id": "67075d91801816a9e2823c4fab689ceaedbb30e4a5f049f168d18451e2b673f7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h",
  "human_readable_source": " \n \n\n#ifndef _DPU_4_0_SDM845_H\n#define _DPU_4_0_SDM845_H\n\nstatic const struct dpu_caps sdm845_dpu_caps = {\n\t.max_mixer_width = DEFAULT_DPU_OUTPUT_LINE_WIDTH,\n\t.max_mixer_blendstages = 0xb,\n\t.qseed_type = DPU_SSPP_SCALER_QSEED3,\n\t.has_src_split = true,\n\t.has_dim_layer = true,\n\t.has_idle_pc = true,\n\t.has_3d_merge = true,\n\t.max_linewidth = DEFAULT_DPU_OUTPUT_LINE_WIDTH,\n\t.pixel_ram_size = DEFAULT_PIXEL_RAM_SIZE,\n\t.max_hdeci_exp = MAX_HORZ_DECIMATION,\n\t.max_vdeci_exp = MAX_VERT_DECIMATION,\n};\n\nstatic const struct dpu_mdp_cfg sdm845_mdp = {\n\t.name = \"top_0\",\n\t.base = 0x0, .len = 0x45c,\n\t.features = BIT(DPU_MDP_AUDIO_SELECT) | BIT(DPU_MDP_VSYNC_SEL),\n\t.clk_ctrls = {\n\t\t[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },\n\t\t[DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 },\n\t\t[DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 },\n\t\t[DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },\n\t\t[DPU_CLK_CTRL_DMA0] = { .reg_off = 0x2ac, .bit_off = 8 },\n\t\t[DPU_CLK_CTRL_DMA1] = { .reg_off = 0x2b4, .bit_off = 8 },\n\t\t[DPU_CLK_CTRL_DMA2] = { .reg_off = 0x2bc, .bit_off = 8 },\n\t\t[DPU_CLK_CTRL_DMA3] = { .reg_off = 0x2c4, .bit_off = 8 },\n\t},\n};\n\nstatic const struct dpu_ctl_cfg sdm845_ctl[] = {\n\t{\n\t\t.name = \"ctl_0\", .id = CTL_0,\n\t\t.base = 0x1000, .len = 0xe4,\n\t\t.features = BIT(DPU_CTL_SPLIT_DISPLAY),\n\t\t.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),\n\t}, {\n\t\t.name = \"ctl_1\", .id = CTL_1,\n\t\t.base = 0x1200, .len = 0xe4,\n\t\t.features = BIT(DPU_CTL_SPLIT_DISPLAY),\n\t\t.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10),\n\t}, {\n\t\t.name = \"ctl_2\", .id = CTL_2,\n\t\t.base = 0x1400, .len = 0xe4,\n\t\t.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11),\n\t}, {\n\t\t.name = \"ctl_3\", .id = CTL_3,\n\t\t.base = 0x1600, .len = 0xe4,\n\t\t.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12),\n\t}, {\n\t\t.name = \"ctl_4\", .id = CTL_4,\n\t\t.base = 0x1800, .len = 0xe4,\n\t\t.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13),\n\t},\n};\n\nstatic const struct dpu_sspp_cfg sdm845_sspp[] = {\n\t{\n\t\t.name = \"sspp_0\", .id = SSPP_VIG0,\n\t\t.base = 0x4000, .len = 0x1c8,\n\t\t.features = VIG_SDM845_MASK_SDMA,\n\t\t.sblk = &sdm845_vig_sblk_0,\n\t\t.xin_id = 0,\n\t\t.type = SSPP_TYPE_VIG,\n\t\t.clk_ctrl = DPU_CLK_CTRL_VIG0,\n\t}, {\n\t\t.name = \"sspp_1\", .id = SSPP_VIG1,\n\t\t.base = 0x6000, .len = 0x1c8,\n\t\t.features = VIG_SDM845_MASK_SDMA,\n\t\t.sblk = &sdm845_vig_sblk_1,\n\t\t.xin_id = 4,\n\t\t.type = SSPP_TYPE_VIG,\n\t\t.clk_ctrl = DPU_CLK_CTRL_VIG1,\n\t}, {\n\t\t.name = \"sspp_2\", .id = SSPP_VIG2,\n\t\t.base = 0x8000, .len = 0x1c8,\n\t\t.features = VIG_SDM845_MASK_SDMA,\n\t\t.sblk = &sdm845_vig_sblk_2,\n\t\t.xin_id = 8,\n\t\t.type = SSPP_TYPE_VIG,\n\t\t.clk_ctrl = DPU_CLK_CTRL_VIG2,\n\t}, {\n\t\t.name = \"sspp_3\", .id = SSPP_VIG3,\n\t\t.base = 0xa000, .len = 0x1c8,\n\t\t.features = VIG_SDM845_MASK_SDMA,\n\t\t.sblk = &sdm845_vig_sblk_3,\n\t\t.xin_id = 12,\n\t\t.type = SSPP_TYPE_VIG,\n\t\t.clk_ctrl = DPU_CLK_CTRL_VIG3,\n\t}, {\n\t\t.name = \"sspp_8\", .id = SSPP_DMA0,\n\t\t.base = 0x24000, .len = 0x1c8,\n\t\t.features = DMA_SDM845_MASK_SDMA,\n\t\t.sblk = &sdm845_dma_sblk_0,\n\t\t.xin_id = 1,\n\t\t.type = SSPP_TYPE_DMA,\n\t\t.clk_ctrl = DPU_CLK_CTRL_DMA0,\n\t}, {\n\t\t.name = \"sspp_9\", .id = SSPP_DMA1,\n\t\t.base = 0x26000, .len = 0x1c8,\n\t\t.features = DMA_SDM845_MASK_SDMA,\n\t\t.sblk = &sdm845_dma_sblk_1,\n\t\t.xin_id = 5,\n\t\t.type = SSPP_TYPE_DMA,\n\t\t.clk_ctrl = DPU_CLK_CTRL_DMA1,\n\t}, {\n\t\t.name = \"sspp_10\", .id = SSPP_DMA2,\n\t\t.base = 0x28000, .len = 0x1c8,\n\t\t.features = DMA_CURSOR_SDM845_MASK_SDMA,\n\t\t.sblk = &sdm845_dma_sblk_2,\n\t\t.xin_id = 9,\n\t\t.type = SSPP_TYPE_DMA,\n\t\t.clk_ctrl = DPU_CLK_CTRL_DMA2,\n\t}, {\n\t\t.name = \"sspp_11\", .id = SSPP_DMA3,\n\t\t.base = 0x2a000, .len = 0x1c8,\n\t\t.features = DMA_CURSOR_SDM845_MASK_SDMA,\n\t\t.sblk = &sdm845_dma_sblk_3,\n\t\t.xin_id = 13,\n\t\t.type = SSPP_TYPE_DMA,\n\t\t.clk_ctrl = DPU_CLK_CTRL_DMA3,\n\t},\n};\n\nstatic const struct dpu_lm_cfg sdm845_lm[] = {\n\t{\n\t\t.name = \"lm_0\", .id = LM_0,\n\t\t.base = 0x44000, .len = 0x320,\n\t\t.features = MIXER_SDM845_MASK,\n\t\t.sblk = &sdm845_lm_sblk,\n\t\t.lm_pair = LM_1,\n\t\t.pingpong = PINGPONG_0,\n\t\t.dspp = DSPP_0,\n\t}, {\n\t\t.name = \"lm_1\", .id = LM_1,\n\t\t.base = 0x45000, .len = 0x320,\n\t\t.features = MIXER_SDM845_MASK,\n\t\t.sblk = &sdm845_lm_sblk,\n\t\t.lm_pair = LM_0,\n\t\t.pingpong = PINGPONG_1,\n\t\t.dspp = DSPP_1,\n\t}, {\n\t\t.name = \"lm_2\", .id = LM_2,\n\t\t.base = 0x46000, .len = 0x320,\n\t\t.features = MIXER_SDM845_MASK,\n\t\t.sblk = &sdm845_lm_sblk,\n\t\t.lm_pair = LM_5,\n\t\t.pingpong = PINGPONG_2,\n\t\t.dspp = DSPP_2,\n\t}, {\n\t\t.name = \"lm_3\", .id = LM_3,\n\t\t.base = 0x0, .len = 0x320,\n\t\t.features = MIXER_SDM845_MASK,\n\t\t.sblk = &sdm845_lm_sblk,\n\t\t.pingpong = PINGPONG_NONE,\n\t\t.dspp = DSPP_3,\n\t}, {\n\t\t.name = \"lm_4\", .id = LM_4,\n\t\t.base = 0x0, .len = 0x320,\n\t\t.features = MIXER_SDM845_MASK,\n\t\t.sblk = &sdm845_lm_sblk,\n\t\t.pingpong = PINGPONG_NONE,\n\t}, {\n\t\t.name = \"lm_5\", .id = LM_5,\n\t\t.base = 0x49000, .len = 0x320,\n\t\t.features = MIXER_SDM845_MASK,\n\t\t.sblk = &sdm845_lm_sblk,\n\t\t.lm_pair = LM_2,\n\t\t.pingpong = PINGPONG_3,\n\t},\n};\n\nstatic const struct dpu_dspp_cfg sdm845_dspp[] = {\n\t{\n\t\t.name = \"dspp_0\", .id = DSPP_0,\n\t\t.base = 0x54000, .len = 0x1800,\n\t\t.features = DSPP_SC7180_MASK,\n\t\t.sblk = &sdm845_dspp_sblk,\n\t}, {\n\t\t.name = \"dspp_1\", .id = DSPP_1,\n\t\t.base = 0x56000, .len = 0x1800,\n\t\t.features = DSPP_SC7180_MASK,\n\t\t.sblk = &sdm845_dspp_sblk,\n\t}, {\n\t\t.name = \"dspp_2\", .id = DSPP_2,\n\t\t.base = 0x58000, .len = 0x1800,\n\t\t.features = DSPP_SC7180_MASK,\n\t\t.sblk = &sdm845_dspp_sblk,\n\t}, {\n\t\t.name = \"dspp_3\", .id = DSPP_3,\n\t\t.base = 0x5a000, .len = 0x1800,\n\t\t.features = DSPP_SC7180_MASK,\n\t\t.sblk = &sdm845_dspp_sblk,\n\t},\n};\n\nstatic const struct dpu_pingpong_cfg sdm845_pp[] = {\n\t{\n\t\t.name = \"pingpong_0\", .id = PINGPONG_0,\n\t\t.base = 0x70000, .len = 0xd4,\n\t\t.features = PINGPONG_SDM845_TE2_MASK,\n\t\t.sblk = &sdm845_pp_sblk_te,\n\t\t.intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 8),\n\t\t.intr_rdptr = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 12),\n\t}, {\n\t\t.name = \"pingpong_1\", .id = PINGPONG_1,\n\t\t.base = 0x70800, .len = 0xd4,\n\t\t.features = PINGPONG_SDM845_TE2_MASK,\n\t\t.sblk = &sdm845_pp_sblk_te,\n\t\t.intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 9),\n\t\t.intr_rdptr = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 13),\n\t}, {\n\t\t.name = \"pingpong_2\", .id = PINGPONG_2,\n\t\t.base = 0x71000, .len = 0xd4,\n\t\t.features = PINGPONG_SDM845_MASK,\n\t\t.sblk = &sdm845_pp_sblk,\n\t\t.intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 10),\n\t\t.intr_rdptr = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 14),\n\t}, {\n\t\t.name = \"pingpong_3\", .id = PINGPONG_3,\n\t\t.base = 0x71800, .len = 0xd4,\n\t\t.features = PINGPONG_SDM845_MASK,\n\t\t.sblk = &sdm845_pp_sblk,\n\t\t.intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 11),\n\t\t.intr_rdptr = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 15),\n\t},\n};\n\nstatic const struct dpu_dsc_cfg sdm845_dsc[] = {\n\t{\n\t\t.name = \"dsc_0\", .id = DSC_0,\n\t\t.base = 0x80000, .len = 0x140,\n\t}, {\n\t\t.name = \"dsc_1\", .id = DSC_1,\n\t\t.base = 0x80400, .len = 0x140,\n\t}, {\n\t\t.name = \"dsc_2\", .id = DSC_2,\n\t\t.base = 0x80800, .len = 0x140,\n\t}, {\n\t\t.name = \"dsc_3\", .id = DSC_3,\n\t\t.base = 0x80c00, .len = 0x140,\n\t},\n};\n\nstatic const struct dpu_intf_cfg sdm845_intf[] = {\n\t{\n\t\t.name = \"intf_0\", .id = INTF_0,\n\t\t.base = 0x6a000, .len = 0x280,\n\t\t.type = INTF_DP,\n\t\t.controller_id = MSM_DP_CONTROLLER_0,\n\t\t.prog_fetch_lines_worst_case = 24,\n\t\t.intr_underrun = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 24),\n\t\t.intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25),\n\t\t.intr_tear_rd_ptr = -1,\n\t}, {\n\t\t.name = \"intf_1\", .id = INTF_1,\n\t\t.base = 0x6a800, .len = 0x280,\n\t\t.type = INTF_DSI,\n\t\t.controller_id = MSM_DSI_CONTROLLER_0,\n\t\t.prog_fetch_lines_worst_case = 24,\n\t\t.intr_underrun = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 26),\n\t\t.intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27),\n\t\t.intr_tear_rd_ptr = -1,\n\t}, {\n\t\t.name = \"intf_2\", .id = INTF_2,\n\t\t.base = 0x6b000, .len = 0x280,\n\t\t.type = INTF_DSI,\n\t\t.controller_id = MSM_DSI_CONTROLLER_1,\n\t\t.prog_fetch_lines_worst_case = 24,\n\t\t.intr_underrun = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 28),\n\t\t.intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29),\n\t\t.intr_tear_rd_ptr = -1,\n\t}, {\n\t\t.name = \"intf_3\", .id = INTF_3,\n\t\t.base = 0x6b800, .len = 0x280,\n\t\t.type = INTF_DP,\n\t\t.controller_id = MSM_DP_CONTROLLER_1,\n\t\t.prog_fetch_lines_worst_case = 24,\n\t\t.intr_underrun = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 30),\n\t\t.intr_vsync = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31),\n\t\t.intr_tear_rd_ptr = -1,\n\t},\n};\n\nstatic const struct dpu_perf_cfg sdm845_perf_data = {\n\t.max_bw_low = 6800000,\n\t.max_bw_high = 6800000,\n\t.min_core_ib = 2400000,\n\t.min_llcc_ib = 800000,\n\t.min_dram_ib = 800000,\n\t.undersized_prefill_lines = 2,\n\t.xtra_prefill_lines = 2,\n\t.dest_scale_prefill_lines = 3,\n\t.macrotile_prefill_lines = 4,\n\t.yuv_nv12_prefill_lines = 8,\n\t.linear_prefill_lines = 1,\n\t.downscaling_prefill_lines = 1,\n\t.amortizable_threshold = 25,\n\t.min_prefill_lines = 24,\n\t.danger_lut_tbl = {0xf, 0xffff, 0x0},\n\t.safe_lut_tbl = {0xfff0, 0xf000, 0xffff},\n\t.qos_lut_tbl = {\n\t\t{.nentry = ARRAY_SIZE(sdm845_qos_linear),\n\t\t.entries = sdm845_qos_linear\n\t\t},\n\t\t{.nentry = ARRAY_SIZE(sdm845_qos_macrotile),\n\t\t.entries = sdm845_qos_macrotile\n\t\t},\n\t\t{.nentry = ARRAY_SIZE(sdm845_qos_nrt),\n\t\t.entries = sdm845_qos_nrt\n\t\t},\n\t},\n\t.cdp_cfg = {\n\t\t{.rd_enable = 1, .wr_enable = 1},\n\t\t{.rd_enable = 1, .wr_enable = 0}\n\t},\n\t.clk_inefficiency_factor = 105,\n\t.bw_inefficiency_factor = 120,\n};\n\nstatic const struct dpu_mdss_version sdm845_mdss_ver = {\n\t.core_major_ver = 4,\n\t.core_minor_ver = 0,\n};\n\nconst struct dpu_mdss_cfg dpu_sdm845_cfg = {\n\t.mdss_ver = &sdm845_mdss_ver,\n\t.caps = &sdm845_dpu_caps,\n\t.mdp = &sdm845_mdp,\n\t.ctl_count = ARRAY_SIZE(sdm845_ctl),\n\t.ctl = sdm845_ctl,\n\t.sspp_count = ARRAY_SIZE(sdm845_sspp),\n\t.sspp = sdm845_sspp,\n\t.mixer_count = ARRAY_SIZE(sdm845_lm),\n\t.mixer = sdm845_lm,\n\t.dspp_count = ARRAY_SIZE(sdm845_dspp),\n\t.dspp = sdm845_dspp,\n\t.pingpong_count = ARRAY_SIZE(sdm845_pp),\n\t.pingpong = sdm845_pp,\n\t.dsc_count = ARRAY_SIZE(sdm845_dsc),\n\t.dsc = sdm845_dsc,\n\t.intf_count = ARRAY_SIZE(sdm845_intf),\n\t.intf = sdm845_intf,\n\t.vbif_count = ARRAY_SIZE(sdm845_vbif),\n\t.vbif = sdm845_vbif,\n\t.perf = &sdm845_perf_data,\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}