#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jun  6 13:26:06 2024
# Process ID: 2520
# Current directory: C:/Users/macie/Desktop/SDUP/fft_parallel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10084 C:\Users\macie\Desktop\SDUP\fft_parallel\fft_parallel.xpr
# Log file: C:/Users/macie/Desktop/SDUP/fft_parallel/vivado.log
# Journal file: C:/Users/macie/Desktop/SDUP/fft_parallel\vivado.jou
# Running On: Maciek, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 17024 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.xpr
create_bd_design "fft_parallel"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fft_parallel_ip:1.0 fft_parallel_ip_0
endgroup
ipx::edit_ip_in_project -upgrade true -name fft_parallel_ip_v1_0_project -directory C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.tmp/fft_parallel_ip_v1_0_project c:/Users/macie/Desktop/SDUP/ip_repo/fft_parallel_ip_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/macie/Desktop/SDUP/ip_repo/fft_parallel_ip_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  fft_parallel_fft_parallel_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips fft_parallel_fft_parallel_ip_0_0] -no_script -sync -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/fft_parallel_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins fft_parallel_ip_0/S00_AXI]
delete_bd_objs [get_bd_nets rst_ps8_0_99M_peripheral_aresetn]
connect_bd_net [get_bd_pins rst_ps8_0_99M/peripheral_aresetn] [get_bd_pins ps8_0_axi_periph/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps8_0_99M/peripheral_aresetn] [get_bd_pins ps8_0_axi_periph/S00_ARESETN]
connect_bd_net [get_bd_pins fft_parallel_ip_0/s00_axi_aresetn] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn]
connect_bd_net [get_bd_pins rst_ps8_0_99M/interconnect_aresetn] [get_bd_pins ps8_0_axi_periph/ARESETN]
save_bd_design
make_wrapper -files [get_files C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.srcs/sources_1/bd/fft_parallel/fft_parallel.bd] -top
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/fft_parallel_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
make_wrapper -files [get_files C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.srcs/sources_1/bd/fft_parallel/fft_parallel.bd] -top
add_files -norecurse c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/hdl/fft_parallel_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
make_wrapper -files [get_files C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.srcs/sources_1/bd/fft_parallel/fft_parallel.bd] -top
reset_run synth_1
reset_run fft_parallel_fft_parallel_ip_0_0_synth_1
reset_run fft_parallel_xbar_0_synth_1
reset_run fft_parallel_auto_ds_0_synth_1
reset_run fft_parallel_auto_pc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name fft_parallel_ip_v1_0_project -directory C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.tmp/fft_parallel_ip_v1_0_project c:/Users/macie/Desktop/SDUP/ip_repo/fft_parallel_ip_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/macie/Desktop/SDUP/ip_repo/fft_parallel_ip_1.0
upgrade_ip -vlnv xilinx.com:user:fft_parallel_ip:1.0 [get_ips  fft_parallel_fft_parallel_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips fft_parallel_fft_parallel_ip_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel_wrapper.xsa
