
---------- Begin Simulation Statistics ----------
final_tick                                85883311000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257082                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679272                       # Number of bytes of host memory used
host_op_rate                                   257587                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   388.98                       # Real time elapsed on the host
host_tick_rate                              220790575                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085883                       # Number of seconds simulated
sim_ticks                                 85883311000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.717666                       # CPI: cycles per instruction
system.cpu.discardedOps                        189347                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        39162322                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.582185                       # IPC: instructions per cycle
system.cpu.numCycles                        171766622                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526873     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690529     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958213     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132604300                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        545091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       474531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       951598                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4164                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             109021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190098                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78087                       # Transaction distribution
system.membus.trans_dist::ReadExReq            167885                       # Transaction distribution
system.membus.trans_dist::ReadExResp           167885                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       821997                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 821997                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29888256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29888256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            276906                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  276906    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              276906                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1358226500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1502602000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            249065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       572515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          189                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          174040                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           228004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          228004                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       248384                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1551                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1427116                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1428667                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        55680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     54963520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               55019200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          272215                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12166272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           749284                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005655                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 745059     99.44%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4213      0.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             749284                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          858405000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         714584495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               200138                       # number of demand (read+write) hits
system.l2.demand_hits::total                   200158                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              200138                       # number of overall hits
system.l2.overall_hits::total                  200158                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276250                       # number of demand (read+write) misses
system.l2.demand_misses::total                 276911                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            276250                       # number of overall misses
system.l2.overall_misses::total                276911                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24039988000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24091814500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51826500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24039988000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24091814500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           476388                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               477069                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          476388                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              477069                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.579884                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.580442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.579884                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.580442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78406.202723                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87022.580995                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87002.013282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78406.202723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87022.580995                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87002.013282                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190098                       # number of writebacks
system.l2.writebacks::total                    190098                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            276906                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           276906                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45216500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21277206500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21322423000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45216500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21277206500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21322423000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.579874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.580432                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.579874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.580432                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68406.202723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77022.956072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77002.387092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68406.202723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77022.956072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77002.387092                       # average overall mshr miss latency
system.l2.replacements                         272215                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382417                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382417                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          184                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              184                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          184                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          184                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             60119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60119                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          167885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              167885                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15055828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15055828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        228004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            228004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.736325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.736325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89679.414480                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89679.414480                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       167885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         167885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13376978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13376978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.736325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.736325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79679.414480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79679.414480                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51826500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51826500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78406.202723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78406.202723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45216500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45216500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68406.202723                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68406.202723                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        140019                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            140019                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8984159500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8984159500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       248384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        248384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.436280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.436280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82906.468878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82906.468878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7900228000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7900228000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.436260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.436260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72907.235142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72907.235142                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8037.610246                       # Cycle average of tags in use
system.l2.tags.total_refs                      951400                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    280407                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.392925                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     108.409526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.030086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7906.170635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981154                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7892719                       # Number of tag accesses
system.l2.tags.data_accesses                  7892719                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    190098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    275630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012598930500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              750276                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179108                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      276906                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190098                       # Number of write requests accepted
system.mem_ctrls.readBursts                    276906                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190098                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    615                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                276906                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190098                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  204804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.458924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.833166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.492325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11160     98.80%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           79      0.70%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            9      0.08%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.04%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.25%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.827284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.794570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6868     60.80%     60.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              127      1.12%     61.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3721     32.94%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              547      4.84%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.27%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   39360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17721984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12166272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    206.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    141.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85875587000                       # Total gap between requests
system.mem_ctrls.avgGap                     183886.19                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17640320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12165184                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 492575.327003869228                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 205398694.980448514223                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 141647822.590351700783                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       276245                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       190098                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18135250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9894419500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2042377389750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27436.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35817.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10743813.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17679680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17721984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12166272                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12166272                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       276245                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         276906                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       190098                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        190098                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       492575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    205856991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        206349567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       492575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       492575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    141660491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       141660491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    141660491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       492575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    205856991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       348010058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               276291                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              190081                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11081                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12022                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12467                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4732098500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1381455000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9912554750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17127.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35877.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              155363                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              97960                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       213049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   140.098325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.142193                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   200.282221                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       157408     73.88%     73.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30744     14.43%     88.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4142      1.94%     90.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2258      1.06%     91.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9723      4.56%     95.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1072      0.50%     96.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          654      0.31%     96.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          598      0.28%     96.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6450      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       213049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17682624                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12165184                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              205.891270                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              141.647823                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       766107720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       407195910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      989796780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     497272860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6779479200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25351729830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11630366400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46421948700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.523510                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  29977441750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2867800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  53038069250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       755062140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       401325045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      982920960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     494949960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6779479200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25604193090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11417765760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   46435696155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.683581                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29423107250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2867800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53592403750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10277829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277829                       # number of overall hits
system.cpu.icache.overall_hits::total        10277829                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          681                       # number of overall misses
system.cpu.icache.overall_misses::total           681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53755500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53755500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53755500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53755500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278510                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278510                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78936.123348                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78936.123348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78936.123348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78936.123348                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.icache.writebacks::total               189                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53074500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53074500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77936.123348                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77936.123348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77936.123348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77936.123348                       # average overall mshr miss latency
system.cpu.icache.replacements                    189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277829                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53755500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53755500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78936.123348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78936.123348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53074500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53074500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77936.123348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77936.123348                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.842516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               681                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15093.259912                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.842516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.864927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.864927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41114721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41114721                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51539831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51539831                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51540341                       # number of overall hits
system.cpu.dcache.overall_hits::total        51540341                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       530540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         530540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       538449                       # number of overall misses
system.cpu.dcache.overall_misses::total        538449                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28372255499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28372255499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28372255499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28372255499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52070371                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52070371                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078790                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078790                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010339                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010339                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53478.070455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53478.070455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52692.558625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52692.558625                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       197130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3268                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.321297                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       382417                       # number of writebacks
system.cpu.dcache.writebacks::total            382417                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62057                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62057                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62057                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62057                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       468483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       468483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       476388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       476388                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26252869999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26252869999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26857690998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26857690998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008997                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56038.041933                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56038.041933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56377.765599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56377.765599                       # average overall mshr miss latency
system.cpu.dcache.replacements                 474340                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40880808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40880808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       240486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        240486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10463636500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10463636500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43510.376903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43510.376903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       240479                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       240479                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10222666000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10222666000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42509.599591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42509.599591                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10659023                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10659023                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       290054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       290054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17908618999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17908618999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61742.361764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61742.361764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62050                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62050                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       228004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       228004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16030203999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16030203999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020824                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020824                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70306.678826                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70306.678826                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    604820999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    604820999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76511.195319                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76511.195319                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2013.043414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52016805                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            476388                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.189998                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2013.043414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1548                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417107316                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417107316                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  85883311000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485908                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735627                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103804                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101802                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65375                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685817                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474887                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024780                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85883311000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
