Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Conner Chyung/Dropbox/School/EE 354/finalproject/pong/pong_top_isim_beh.exe -prj C:/Users/Conner Chyung/Dropbox/School/EE 354/finalproject/pong/pong_top_beh.prj work.pong_top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Conner Chyung/Dropbox/School/EE 354/finalproject/pong/hvsync_generator.v" into library work
Analyzing Verilog file "C:/Users/Conner Chyung/Dropbox/School/EE 354/finalproject/pong/graphics.v" into library work
Analyzing Verilog file "C:/Users/Conner Chyung/Dropbox/School/EE 354/finalproject/pong/pong_top.v" into library work
WARNING:HDLCompiler:370 - "C:/Users/Conner Chyung/Dropbox/School/EE 354/finalproject/pong/pong_top.v" Line 27: Empty port in module declaration
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Conner Chyung/Dropbox/School/EE 354/finalproject/pong/pong_top.v" Line 46: Size mismatch in connection of port <ball_pos_x>. Formal port size is 10-bit while actual signal size is 6-bit.
Completed static elaboration
Compiling module BUF
Compiling module hvsync_generator
Compiling module graphics
Compiling module pong_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/Conner Chyung/Dropbox/School/EE 354/finalproject/pong/pong_top_isim_beh.exe
Fuse Memory Usage: 27048 KB
Fuse CPU Usage: 312 ms
