--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml PIPO10.twx PIPO10.ncd -o PIPO10.twr PIPO10.pcf

Design file:              PIPO10.ncd
Physical constraint file: PIPO10.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Rin<0>      |    2.852(R)|   -0.323(R)|CLK_BUFGP         |   0.000|
Rin<1>      |    2.868(R)|   -0.342(R)|CLK_BUFGP         |   0.000|
Rin<2>      |    2.852(R)|   -0.323(R)|CLK_BUFGP         |   0.000|
Rin<3>      |    2.852(R)|   -0.323(R)|CLK_BUFGP         |   0.000|
Rin<4>      |    2.852(R)|   -0.323(R)|CLK_BUFGP         |   0.000|
Rin<5>      |    2.852(R)|   -0.323(R)|CLK_BUFGP         |   0.000|
Rin<6>      |    2.852(R)|   -0.323(R)|CLK_BUFGP         |   0.000|
Rin<7>      |    2.852(R)|   -0.323(R)|CLK_BUFGP         |   0.000|
Rin<8>      |    2.852(R)|   -0.323(R)|CLK_BUFGP         |   0.000|
Rin<9>      |    2.852(R)|   -0.323(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Rout<0>     |    8.294(R)|CLK_BUFGP         |   0.000|
Rout<1>     |    8.567(R)|CLK_BUFGP         |   0.000|
Rout<2>     |    7.957(R)|CLK_BUFGP         |   0.000|
Rout<3>     |    8.791(R)|CLK_BUFGP         |   0.000|
Rout<4>     |    7.962(R)|CLK_BUFGP         |   0.000|
Rout<5>     |    9.180(R)|CLK_BUFGP         |   0.000|
Rout<6>     |    7.962(R)|CLK_BUFGP         |   0.000|
Rout<7>     |    8.286(R)|CLK_BUFGP         |   0.000|
Rout<8>     |    9.140(R)|CLK_BUFGP         |   0.000|
Rout<9>     |    8.286(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun Feb 21 16:49:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



