{
    "default_part": "XC7A35TCSG324-1",
    "values": {
        "top": "top_artya7"
    },
    "dependencies": {
        "sources": [
            "../rtl/fpga/top_artya7.sv"
        ],
        "synth_log": "synth.log",
        "pack_log": "pack.log"
    },
    "XC7A35TCSG324-1": {
        "default_target": "bitstream",
        "dependencies": {
            "build_dir": "build/arty_35",
            "xdc": [
                "../data/pins_artya7.xdc"
            ]
        }
    }
}
