INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:19:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 buffer25/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.890ns period=5.780ns})
  Destination:            buffer37/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.890ns period=5.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.780ns  (clk rise@5.780ns - clk rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 1.402ns (22.997%)  route 4.694ns (77.003%))
  Logic Levels:           16  (CARRY4=4 LUT4=1 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.263 - 5.780 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1104, unset)         0.508     0.508    buffer25/clk
    SLICE_X15Y164        FDRE                                         r  buffer25/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer25/outs_reg[3]/Q
                         net (fo=3, routed)           0.456     1.180    buffer26/control/outs_reg[5]_0[3]
    SLICE_X13Y164        LUT5 (Prop_lut5_I2_O)        0.043     1.223 r  buffer26/control/outs[31]_i_15/O
                         net (fo=1, routed)           0.000     1.223    cmpi2/S[0]
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.480 r  cmpi2/outs_reg[31]_i_5/CO[3]
                         net (fo=55, routed)          0.682     2.162    init12/control/result[0]
    SLICE_X11Y160        LUT5 (Prop_lut5_I3_O)        0.043     2.205 r  init12/control/transmitValue_i_3__4/O
                         net (fo=39, routed)          0.411     2.615    init12/control/transmitValue_reg_1
    SLICE_X11Y158        LUT5 (Prop_lut5_I3_O)        0.043     2.658 r  init12/control/i__i_115/O
                         net (fo=1, routed)           0.308     2.966    cmpi3/i__i_32_0
    SLICE_X8Y158         LUT6 (Prop_lut6_I5_O)        0.043     3.009 r  cmpi3/i__i_73/O
                         net (fo=1, routed)           0.402     3.411    cmpi3/i__i_73_n_0
    SLICE_X8Y165         LUT6 (Prop_lut6_I5_O)        0.043     3.454 r  cmpi3/i__i_32/O
                         net (fo=1, routed)           0.000     3.454    cmpi3/i__i_32_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     3.631 r  cmpi3/i__i_17/CO[3]
                         net (fo=1, routed)           0.000     3.631    cmpi3/i__i_17_n_0
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.681 r  cmpi3/i__i_12/CO[3]
                         net (fo=1, routed)           0.000     3.681    cmpi3/i__i_12_n_0
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.788 f  cmpi3/i__i_7/CO[2]
                         net (fo=9, routed)           0.389     4.178    init12/control/fullReg_reg_11[0]
    SLICE_X8Y171         LUT5 (Prop_lut5_I0_O)        0.122     4.300 f  init12/control/i__i_6__0/O
                         net (fo=3, routed)           0.233     4.533    buffer71/fifo/transmitValue_reg_4
    SLICE_X8Y172         LUT6 (Prop_lut6_I3_O)        0.043     4.576 r  buffer71/fifo/i__i_3/O
                         net (fo=8, routed)           0.243     4.819    buffer71/fifo/Empty_reg_1
    SLICE_X8Y171         LUT4 (Prop_lut4_I0_O)        0.043     4.862 f  buffer71/fifo/i__i_5/O
                         net (fo=2, routed)           0.097     4.959    init12/control/cmpi3_result_ready
    SLICE_X8Y171         LUT5 (Prop_lut5_I4_O)        0.043     5.002 r  init12/control/i__i_1/O
                         net (fo=4, routed)           0.447     5.449    init12/control/transmitValue_reg_9
    SLICE_X8Y160         LUT6 (Prop_lut6_I1_O)        0.043     5.492 f  init12/control/join_inputs//i_/O
                         net (fo=2, routed)           0.297     5.788    fork18/control/generateBlocks[4].regblock/fork18_outs_4_ready
    SLICE_X11Y160        LUT5 (Prop_lut5_I0_O)        0.043     5.831 r  fork18/control/generateBlocks[4].regblock/dataReg[31]_i_2__0/O
                         net (fo=1, routed)           0.359     6.190    buffer56/control/dataReg_reg[0]_1
    SLICE_X8Y161         LUT6 (Prop_lut6_I2_O)        0.043     6.233 r  buffer56/control/dataReg[31]_i_1__3/O
                         net (fo=32, routed)          0.371     6.604    buffer37/E[0]
    SLICE_X8Y160         FDRE                                         r  buffer37/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.780     5.780 r  
                                                      0.000     5.780 r  clk (IN)
                         net (fo=1104, unset)         0.483     6.263    buffer37/clk
    SLICE_X8Y160         FDRE                                         r  buffer37/dataReg_reg[0]/C
                         clock pessimism              0.000     6.263    
                         clock uncertainty           -0.035     6.227    
    SLICE_X8Y160         FDRE (Setup_fdre_C_CE)      -0.169     6.058    buffer37/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 -0.546    




