

================================================================
== Synthesis Summary Report of 'clk_seg_seven'
================================================================
+ General Information: 
    * Date:           Thu Jan 19 15:05:01 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        clk_seg_7
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |     Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |          |     |
    |     & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ clk_seg_seven  |     -|  3.80|        0|   0.000|         -|        1|     -|        no|     -|   -|  33 (~0%)|  89 (~0%)|    -|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+------------+---------+----------+
| Interface  | Mode    | Bitwidth |
+------------+---------+----------+
| out_signal | ap_none | 1        |
+------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------+
| Argument   | Direction | Datatype |
+------------+-----------+----------+
| out_signal | out       | bool&    |
+------------+-----------+----------+

* SW-to-HW Mapping
+------------+--------------+---------+
| Argument   | HW Interface | HW Type |
+------------+--------------+---------+
| out_signal | out_signal   | port    |
+------------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+------------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------+-----+--------+------------+-----+--------+---------+
| + clk_seg_seven       | 0   |        |            |     |        |         |
|   next_count_fu_44_p2 | -   |        | next_count | add | fabric | 0       |
+-----------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+------------------------------------------------------------+
| Type      | Options                  | Location                                                   |
+-----------+--------------------------+------------------------------------------------------------+
| interface | ap_none port=out_signal  | clk_seg_7/clk_seg_seven.cpp:4 in clk_seg_seven, out_signal |
| interface | ap_ctrl_none port=return | clk_seg_7/clk_seg_seven.cpp:5 in clk_seg_seven, return     |
+-----------+--------------------------+------------------------------------------------------------+


