#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1879120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18792b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x186f200 .functor NOT 1, L_0x18a7490, C4<0>, C4<0>, C4<0>;
L_0x18a7240 .functor XOR 1, L_0x18a7100, L_0x18a71a0, C4<0>, C4<0>;
L_0x18a7380 .functor XOR 1, L_0x18a7240, L_0x18a72b0, C4<0>, C4<0>;
v0x18a48b0_0 .net *"_ivl_10", 0 0, L_0x18a72b0;  1 drivers
v0x18a49b0_0 .net *"_ivl_12", 0 0, L_0x18a7380;  1 drivers
v0x18a4a90_0 .net *"_ivl_2", 0 0, L_0x18a7060;  1 drivers
v0x18a4b50_0 .net *"_ivl_4", 0 0, L_0x18a7100;  1 drivers
v0x18a4c30_0 .net *"_ivl_6", 0 0, L_0x18a71a0;  1 drivers
v0x18a4d60_0 .net *"_ivl_8", 0 0, L_0x18a7240;  1 drivers
v0x18a4e40_0 .var "clk", 0 0;
v0x18a4ee0_0 .net "f_dut", 0 0, L_0x18a6dd0;  1 drivers
v0x18a4f80_0 .net "f_ref", 0 0, L_0x18a60f0;  1 drivers
v0x18a50b0_0 .var/2u "stats1", 159 0;
v0x18a5150_0 .var/2u "strobe", 0 0;
v0x18a51f0_0 .net "tb_match", 0 0, L_0x18a7490;  1 drivers
v0x18a52b0_0 .net "tb_mismatch", 0 0, L_0x186f200;  1 drivers
v0x18a5370_0 .net "wavedrom_enable", 0 0, v0x18a3460_0;  1 drivers
v0x18a5410_0 .net "wavedrom_title", 511 0, v0x18a3520_0;  1 drivers
v0x18a54e0_0 .net "x1", 0 0, v0x18a35e0_0;  1 drivers
v0x18a5580_0 .net "x2", 0 0, v0x18a3680_0;  1 drivers
v0x18a5730_0 .net "x3", 0 0, v0x18a3770_0;  1 drivers
L_0x18a7060 .concat [ 1 0 0 0], L_0x18a60f0;
L_0x18a7100 .concat [ 1 0 0 0], L_0x18a60f0;
L_0x18a71a0 .concat [ 1 0 0 0], L_0x18a6dd0;
L_0x18a72b0 .concat [ 1 0 0 0], L_0x18a60f0;
L_0x18a7490 .cmp/eeq 1, L_0x18a7060, L_0x18a7380;
S_0x1879440 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x18792b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1865630 .functor NOT 1, v0x18a3770_0, C4<0>, C4<0>, C4<0>;
L_0x1879b60 .functor AND 1, L_0x1865630, v0x18a3680_0, C4<1>, C4<1>;
L_0x186f270 .functor NOT 1, v0x18a35e0_0, C4<0>, C4<0>, C4<0>;
L_0x18a59d0 .functor AND 1, L_0x1879b60, L_0x186f270, C4<1>, C4<1>;
L_0x18a5aa0 .functor NOT 1, v0x18a3770_0, C4<0>, C4<0>, C4<0>;
L_0x18a5b10 .functor AND 1, L_0x18a5aa0, v0x18a3680_0, C4<1>, C4<1>;
L_0x18a5bc0 .functor AND 1, L_0x18a5b10, v0x18a35e0_0, C4<1>, C4<1>;
L_0x18a5c80 .functor OR 1, L_0x18a59d0, L_0x18a5bc0, C4<0>, C4<0>;
L_0x18a5de0 .functor NOT 1, v0x18a3680_0, C4<0>, C4<0>, C4<0>;
L_0x18a5e50 .functor AND 1, v0x18a3770_0, L_0x18a5de0, C4<1>, C4<1>;
L_0x18a5f70 .functor AND 1, L_0x18a5e50, v0x18a35e0_0, C4<1>, C4<1>;
L_0x18a5fe0 .functor OR 1, L_0x18a5c80, L_0x18a5f70, C4<0>, C4<0>;
L_0x18a6160 .functor AND 1, v0x18a3770_0, v0x18a3680_0, C4<1>, C4<1>;
L_0x18a61d0 .functor AND 1, L_0x18a6160, v0x18a35e0_0, C4<1>, C4<1>;
L_0x18a60f0 .functor OR 1, L_0x18a5fe0, L_0x18a61d0, C4<0>, C4<0>;
v0x186f470_0 .net *"_ivl_0", 0 0, L_0x1865630;  1 drivers
v0x186f510_0 .net *"_ivl_10", 0 0, L_0x18a5b10;  1 drivers
v0x18656a0_0 .net *"_ivl_12", 0 0, L_0x18a5bc0;  1 drivers
v0x18a1dc0_0 .net *"_ivl_14", 0 0, L_0x18a5c80;  1 drivers
v0x18a1ea0_0 .net *"_ivl_16", 0 0, L_0x18a5de0;  1 drivers
v0x18a1fd0_0 .net *"_ivl_18", 0 0, L_0x18a5e50;  1 drivers
v0x18a20b0_0 .net *"_ivl_2", 0 0, L_0x1879b60;  1 drivers
v0x18a2190_0 .net *"_ivl_20", 0 0, L_0x18a5f70;  1 drivers
v0x18a2270_0 .net *"_ivl_22", 0 0, L_0x18a5fe0;  1 drivers
v0x18a23e0_0 .net *"_ivl_24", 0 0, L_0x18a6160;  1 drivers
v0x18a24c0_0 .net *"_ivl_26", 0 0, L_0x18a61d0;  1 drivers
v0x18a25a0_0 .net *"_ivl_4", 0 0, L_0x186f270;  1 drivers
v0x18a2680_0 .net *"_ivl_6", 0 0, L_0x18a59d0;  1 drivers
v0x18a2760_0 .net *"_ivl_8", 0 0, L_0x18a5aa0;  1 drivers
v0x18a2840_0 .net "f", 0 0, L_0x18a60f0;  alias, 1 drivers
v0x18a2900_0 .net "x1", 0 0, v0x18a35e0_0;  alias, 1 drivers
v0x18a29c0_0 .net "x2", 0 0, v0x18a3680_0;  alias, 1 drivers
v0x18a2a80_0 .net "x3", 0 0, v0x18a3770_0;  alias, 1 drivers
S_0x18a2bc0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x18792b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x18a33a0_0 .net "clk", 0 0, v0x18a4e40_0;  1 drivers
v0x18a3460_0 .var "wavedrom_enable", 0 0;
v0x18a3520_0 .var "wavedrom_title", 511 0;
v0x18a35e0_0 .var "x1", 0 0;
v0x18a3680_0 .var "x2", 0 0;
v0x18a3770_0 .var "x3", 0 0;
E_0x1873ff0/0 .event negedge, v0x18a33a0_0;
E_0x1873ff0/1 .event posedge, v0x18a33a0_0;
E_0x1873ff0 .event/or E_0x1873ff0/0, E_0x1873ff0/1;
E_0x1873e20 .event negedge, v0x18a33a0_0;
E_0x185e9f0 .event posedge, v0x18a33a0_0;
S_0x18a2ea0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x18a2bc0;
 .timescale -12 -12;
v0x18a30a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18a31a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x18a2bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18a3870 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x18792b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x18a6400 .functor AND 1, v0x18a3770_0, L_0x18a6580, L_0x18a6750, C4<1>;
L_0x18a6580 .functor NOT 1, v0x18a3680_0, C4<0>, C4<0>, C4<0>;
L_0x18a6750 .functor NOT 1, v0x18a35e0_0, C4<0>, C4<0>, C4<0>;
L_0x18a6920 .functor AND 1, L_0x18a69f0, v0x18a3680_0, L_0x18a6ab0, C4<1>;
L_0x18a69f0 .functor NOT 1, v0x18a3770_0, C4<0>, C4<0>, C4<0>;
L_0x18a6ab0 .functor NOT 1, v0x18a35e0_0, C4<0>, C4<0>, C4<0>;
L_0x18a6bb0 .functor AND 1, L_0x18a6c20, v0x18a3680_0, v0x18a35e0_0, C4<1>;
L_0x18a6c20 .functor NOT 1, v0x18a3770_0, C4<0>, C4<0>, C4<0>;
L_0x18a6d30 .functor AND 1, v0x18a3770_0, v0x18a3680_0, v0x18a35e0_0, C4<1>;
L_0x18a6dd0 .functor OR 1, L_0x18a6400, L_0x18a6920, L_0x18a6bb0, L_0x18a6d30;
v0x18a3a80_0 .net *"_ivl_0", 0 0, L_0x18a6580;  1 drivers
v0x18a3b60_0 .net *"_ivl_2", 0 0, L_0x18a6750;  1 drivers
v0x18a3c40_0 .net *"_ivl_4", 0 0, L_0x18a69f0;  1 drivers
v0x18a3d30_0 .net *"_ivl_6", 0 0, L_0x18a6ab0;  1 drivers
v0x18a3e10_0 .net *"_ivl_8", 0 0, L_0x18a6c20;  1 drivers
v0x18a3f40_0 .net "f", 0 0, L_0x18a6dd0;  alias, 1 drivers
v0x18a4000_0 .net "w1", 0 0, L_0x18a6400;  1 drivers
v0x18a40c0_0 .net "w2", 0 0, L_0x18a6920;  1 drivers
v0x18a4180_0 .net "w3", 0 0, L_0x18a6bb0;  1 drivers
v0x18a42d0_0 .net "w4", 0 0, L_0x18a6d30;  1 drivers
v0x18a4390_0 .net "x1", 0 0, v0x18a35e0_0;  alias, 1 drivers
v0x18a4430_0 .net "x2", 0 0, v0x18a3680_0;  alias, 1 drivers
v0x18a4520_0 .net "x3", 0 0, v0x18a3770_0;  alias, 1 drivers
S_0x18a4690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x18792b0;
 .timescale -12 -12;
E_0x1874220 .event anyedge, v0x18a5150_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18a5150_0;
    %nor/r;
    %assign/vec4 v0x18a5150_0, 0;
    %wait E_0x1874220;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18a2bc0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18a35e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a3680_0, 0;
    %assign/vec4 v0x18a3770_0, 0;
    %wait E_0x1873e20;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x185e9f0;
    %load/vec4 v0x18a3770_0;
    %load/vec4 v0x18a3680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18a35e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18a35e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a3680_0, 0;
    %assign/vec4 v0x18a3770_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1873e20;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18a31a0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1873ff0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x18a35e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a3680_0, 0;
    %assign/vec4 v0x18a3770_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18792b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a4e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a5150_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18792b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18a4e40_0;
    %inv;
    %store/vec4 v0x18a4e40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18792b0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18a33a0_0, v0x18a52b0_0, v0x18a5730_0, v0x18a5580_0, v0x18a54e0_0, v0x18a4f80_0, v0x18a4ee0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18792b0;
T_7 ;
    %load/vec4 v0x18a50b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18a50b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18a50b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18a50b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18a50b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18a50b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18a50b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18792b0;
T_8 ;
    %wait E_0x1873ff0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18a50b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a50b0_0, 4, 32;
    %load/vec4 v0x18a51f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18a50b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a50b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18a50b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a50b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18a4f80_0;
    %load/vec4 v0x18a4f80_0;
    %load/vec4 v0x18a4ee0_0;
    %xor;
    %load/vec4 v0x18a4f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18a50b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a50b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18a50b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a50b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/truthtable1/iter0/response18/top_module.sv";
