

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Fri Oct 20 21:40:19 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_2
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4507009|  4507009|  4507009|  4507009|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  4507008|  4507008|       582|          -|          -|  7744|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |      577|      577|         4|          2|          1|   288|    yes   |
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7744 x float]* %conv_out) nounwind, !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_2_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [conv_2/conv_2.cpp:54]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.0>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i13 [ 0, %0 ], [ %add_ln54, %Filter2_Loop_end ]" [conv_2/conv_2.cpp:54]   --->   Operation 14 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln80_1, %Filter2_Loop_end ]" [conv_2/conv_2.cpp:80]   --->   Operation 15 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i11 [ 0, %0 ], [ %select_ln57, %Filter2_Loop_end ]" [conv_2/conv_2.cpp:57]   --->   Operation 16 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln80_3, %Filter2_Loop_end ]" [conv_2/conv_2.cpp:80]   --->   Operation 17 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 18 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.09ns)   --->   "%icmp_ln54 = icmp eq i13 %indvar_flatten43, -448" [conv_2/conv_2.cpp:54]   --->   Operation 19 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.67ns)   --->   "%add_ln54 = add i13 %indvar_flatten43, 1" [conv_2/conv_2.cpp:54]   --->   Operation 20 'add' 'add_ln54' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %3, label %Filter2_Loop_begin" [conv_2/conv_2.cpp:54]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv_2/conv_2.cpp:54]   --->   Operation 22 'add' 'r' <Predicate = (!icmp_ln54)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7744, i64 7744, i64 7744) nounwind"   --->   Operation 24 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln57 = icmp eq i11 %indvar_flatten29, 704" [conv_2/conv_2.cpp:57]   --->   Operation 25 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln54)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln80 = select i1 %icmp_ln57, i4 0, i4 %c_0" [conv_2/conv_2.cpp:80]   --->   Operation 26 'select' 'select_ln80' <Predicate = (!icmp_ln54)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln80_1 = select i1 %icmp_ln57, i4 %r, i4 %r_0" [conv_2/conv_2.cpp:80]   --->   Operation 27 'select' 'select_ln80_1' <Predicate = (!icmp_ln54)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i4 %select_ln80_1 to i8" [conv_2/conv_2.cpp:80]   --->   Operation 28 'zext' 'zext_ln80' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.36ns) (grouped into DSP with root node add_ln80)   --->   "%mul_ln80 = mul i8 %zext_ln80, 11" [conv_2/conv_2.cpp:80]   --->   Operation 29 'mul' 'mul_ln80' <Predicate = (!icmp_ln54)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%xor_ln80 = xor i1 %icmp_ln57, true" [conv_2/conv_2.cpp:80]   --->   Operation 30 'xor' 'xor_ln80' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.48ns)   --->   "%icmp_ln60 = icmp eq i7 %f_0, -64" [conv_2/conv_2.cpp:60]   --->   Operation 31 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln54)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %icmp_ln60, %xor_ln80" [conv_2/conv_2.cpp:80]   --->   Operation 32 'and' 'and_ln80' <Predicate = (!icmp_ln54)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln80, 1" [conv_2/conv_2.cpp:57]   --->   Operation 33 'add' 'c' <Predicate = (!icmp_ln54)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln80_2)   --->   "%or_ln80 = or i1 %and_ln80, %icmp_ln57" [conv_2/conv_2.cpp:80]   --->   Operation 35 'or' 'or_ln80' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln80_2 = select i1 %or_ln80, i7 0, i7 %f_0" [conv_2/conv_2.cpp:80]   --->   Operation 36 'select' 'select_ln80_2' <Predicate = (!icmp_ln54)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.02ns)   --->   "%select_ln80_3 = select i1 %and_ln80, i4 %c, i4 %select_ln80" [conv_2/conv_2.cpp:80]   --->   Operation 37 'select' 'select_ln80_3' <Predicate = (!icmp_ln54)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i4 %select_ln80_3 to i8" [conv_2/conv_2.cpp:80]   --->   Operation 38 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln80 = add i8 %zext_ln80_1, %mul_ln80" [conv_2/conv_2.cpp:80]   --->   Operation 39 'add' 'add_ln80' <Predicate = (!icmp_ln54)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %add_ln80, i6 0)" [conv_2/conv_2.cpp:57]   --->   Operation 40 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_2/conv_2.cpp:61]   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_2/conv_2.cpp:61]   --->   Operation 42 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i7 %select_ln80_2 to i64" [conv_2/conv_2.cpp:72]   --->   Operation 43 'zext' 'zext_ln72' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i7 %select_ln80_2 to i16" [conv_2/conv_2.cpp:80]   --->   Operation 44 'zext' 'zext_ln80_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln80_3 = zext i7 %select_ln80_2 to i14" [conv_2/conv_2.cpp:80]   --->   Operation 45 'zext' 'zext_ln80_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.81ns)   --->   "%add_ln80_1 = add i14 %zext_ln80_3, %tmp_3_cast" [conv_2/conv_2.cpp:80]   --->   Operation 46 'add' 'add_ln80_1' <Predicate = (!icmp_ln54)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln80_4 = zext i14 %add_ln80_1 to i64" [conv_2/conv_2.cpp:80]   --->   Operation 47 'zext' 'zext_ln80_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [7744 x float]* %conv_out, i64 0, i64 %zext_ln80_4" [conv_2/conv_2.cpp:80]   --->   Operation 48 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "br label %2" [conv_2/conv_2.cpp:64]   --->   Operation 49 'br' <Predicate = (!icmp_ln54)> <Delay = 1.76>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [conv_2/conv_2.cpp:87]   --->   Operation 50 'ret' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i9 [ 0, %Filter2_Loop_begin ], [ %add_ln64_1, %Filter1_Loop ]" [conv_2/conv_2.cpp:64]   --->   Operation 51 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln64_1, %Filter1_Loop ]" [conv_2/conv_2.cpp:64]   --->   Operation 52 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %Filter2_Loop_begin ], [ %select_ln67_3, %Filter1_Loop ]" [conv_2/conv_2.cpp:67]   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln67_1, %Filter1_Loop ]" [conv_2/conv_2.cpp:67]   --->   Operation 54 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3, %Filter1_Loop ]"   --->   Operation 55 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ch_0 = phi i6 [ 0, %Filter2_Loop_begin ], [ %ch, %Filter1_Loop ]"   --->   Operation 56 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i2 %wc_0 to i4" [conv_2/conv_2.cpp:67]   --->   Operation 57 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln72 = add i4 %select_ln80_3, %zext_ln67" [conv_2/conv_2.cpp:72]   --->   Operation 58 'add' 'add_ln72' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.66ns)   --->   "%icmp_ln64 = icmp eq i9 %indvar_flatten21, -224" [conv_2/conv_2.cpp:64]   --->   Operation 59 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln64_1 = add i9 %indvar_flatten21, 1" [conv_2/conv_2.cpp:64]   --->   Operation 60 'add' 'add_ln64_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %Filter2_Loop_end, label %Filter1_Loop" [conv_2/conv_2.cpp:64]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv_2/conv_2.cpp:64]   --->   Operation 62 'add' 'wr' <Predicate = (!icmp_ln64)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.55ns)   --->   "%icmp_ln67 = icmp eq i8 %indvar_flatten, 96" [conv_2/conv_2.cpp:67]   --->   Operation 63 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln64)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.99ns)   --->   "%select_ln64 = select i1 %icmp_ln67, i2 0, i2 %wc_0" [conv_2/conv_2.cpp:64]   --->   Operation 64 'select' 'select_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.99ns)   --->   "%select_ln64_1 = select i1 %icmp_ln67, i2 %wr, i2 %wr_0" [conv_2/conv_2.cpp:64]   --->   Operation 65 'select' 'select_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i2 %select_ln64_1 to i5" [conv_2/conv_2.cpp:72]   --->   Operation 66 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln64_1, i2 0)" [conv_2/conv_2.cpp:72]   --->   Operation 67 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i4 %tmp_5 to i5" [conv_2/conv_2.cpp:72]   --->   Operation 68 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.73ns)   --->   "%sub_ln72 = sub i5 %zext_ln72_2, %zext_ln72_1" [conv_2/conv_2.cpp:72]   --->   Operation 69 'sub' 'sub_ln72' <Predicate = (!icmp_ln64)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i5 %sub_ln72 to i6" [conv_2/conv_2.cpp:72]   --->   Operation 70 'sext' 'sext_ln72' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i2 %select_ln64_1 to i4" [conv_2/conv_2.cpp:64]   --->   Operation 71 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln64 = add i4 %select_ln80_1, %zext_ln64" [conv_2/conv_2.cpp:64]   --->   Operation 72 'add' 'add_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i4 %add_ln64 to i8" [conv_2/conv_2.cpp:72]   --->   Operation 73 'zext' 'zext_ln72_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (3.36ns) (grouped into DSP with root node add_ln72_3)   --->   "%mul_ln72 = mul i8 %zext_ln72_3, 13" [conv_2/conv_2.cpp:72]   --->   Operation 74 'mul' 'mul_ln72' <Predicate = (!icmp_ln64)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln64)   --->   "%xor_ln64 = xor i1 %icmp_ln67, true" [conv_2/conv_2.cpp:64]   --->   Operation 75 'xor' 'xor_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.42ns)   --->   "%icmp_ln70 = icmp eq i6 %ch_0, -32" [conv_2/conv_2.cpp:70]   --->   Operation 76 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln64)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64 = and i1 %icmp_ln70, %xor_ln64" [conv_2/conv_2.cpp:64]   --->   Operation 77 'and' 'and_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.56ns)   --->   "%wc = add i2 %select_ln64, 1" [conv_2/conv_2.cpp:67]   --->   Operation 78 'add' 'wc' <Predicate = (!icmp_ln64)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%or_ln67 = or i1 %and_ln64, %icmp_ln67" [conv_2/conv_2.cpp:67]   --->   Operation 79 'or' 'or_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln67 = select i1 %or_ln67, i6 0, i6 %ch_0" [conv_2/conv_2.cpp:67]   --->   Operation 80 'select' 'select_ln67' <Predicate = (!icmp_ln64)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i2 %wc to i4" [conv_2/conv_2.cpp:67]   --->   Operation 81 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.99ns)   --->   "%select_ln67_1 = select i1 %and_ln64, i2 %wc, i2 %select_ln64" [conv_2/conv_2.cpp:67]   --->   Operation 82 'select' 'select_ln67_1' <Predicate = (!icmp_ln64)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i2 %select_ln67_1 to i6" [conv_2/conv_2.cpp:67]   --->   Operation 83 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.78ns)   --->   "%add_ln72_1 = add i6 %zext_ln67_2, %sext_ln72" [conv_2/conv_2.cpp:72]   --->   Operation 84 'add' 'add_ln72_1' <Predicate = (!icmp_ln64)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i6 %add_ln72_1 to i5" [conv_2/conv_2.cpp:72]   --->   Operation 85 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln72, i5 0)" [conv_2/conv_2.cpp:72]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.73ns)   --->   "%add_ln72_2 = add i4 %select_ln80_3, %zext_ln67_1" [conv_2/conv_2.cpp:72]   --->   Operation 87 'add' 'add_ln72_2' <Predicate = (!icmp_ln64)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%select_ln64_2 = select i1 %icmp_ln67, i4 %select_ln80_3, i4 %add_ln72" [conv_2/conv_2.cpp:64]   --->   Operation 88 'select' 'select_ln64_2' <Predicate = (!icmp_ln64)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln67_2 = select i1 %and_ln64, i4 %add_ln72_2, i4 %select_ln64_2" [conv_2/conv_2.cpp:67]   --->   Operation 89 'select' 'select_ln67_2' <Predicate = (!icmp_ln64)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln72_5 = zext i4 %select_ln67_2 to i8" [conv_2/conv_2.cpp:72]   --->   Operation 90 'zext' 'zext_ln72_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln72_3 = add i8 %zext_ln72_5, %mul_ln72" [conv_2/conv_2.cpp:72]   --->   Operation 91 'add' 'add_ln72_3' <Predicate = (!icmp_ln64)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln72_3, i5 0)" [conv_2/conv_2.cpp:67]   --->   Operation 92 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i13 %tmp_2 to i14" [conv_2/conv_2.cpp:67]   --->   Operation 93 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i6 %select_ln67 to i10" [conv_2/conv_2.cpp:72]   --->   Operation 94 'zext' 'zext_ln72_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln72_6 = zext i6 %select_ln67 to i14" [conv_2/conv_2.cpp:72]   --->   Operation 95 'zext' 'zext_ln72_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln72_4 = add i10 %zext_ln72_4, %tmp_s" [conv_2/conv_2.cpp:72]   --->   Operation 96 'add' 'add_ln72_4' <Predicate = (!icmp_ln64)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %add_ln72_4, i6 0)" [conv_2/conv_2.cpp:72]   --->   Operation 97 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.07ns)   --->   "%add_ln72_5 = add i16 %zext_ln80_2, %tmp_13_cast" [conv_2/conv_2.cpp:72]   --->   Operation 98 'add' 'add_ln72_5' <Predicate = (!icmp_ln64)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln72_7 = zext i16 %add_ln72_5 to i64" [conv_2/conv_2.cpp:72]   --->   Operation 99 'zext' 'zext_ln72_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%conv_2_weights_addr = getelementptr [18432 x float]* @conv_2_weights, i64 0, i64 %zext_ln72_7" [conv_2/conv_2.cpp:72]   --->   Operation 100 'getelementptr' 'conv_2_weights_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.67ns)   --->   "%add_ln72_6 = add i14 %zext_ln72_6, %zext_ln67_3" [conv_2/conv_2.cpp:72]   --->   Operation 101 'add' 'add_ln72_6' <Predicate = (!icmp_ln64)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln72_8 = zext i14 %add_ln72_6 to i64" [conv_2/conv_2.cpp:72]   --->   Operation 102 'zext' 'zext_ln72_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln72_8" [conv_2/conv_2.cpp:72]   --->   Operation 103 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [conv_2/conv_2.cpp:72]   --->   Operation 104 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 105 [2/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [conv_2/conv_2.cpp:72]   --->   Operation 105 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_3 : Operation 106 [1/1] (1.91ns)   --->   "%add_ln67 = add i8 %indvar_flatten, 1" [conv_2/conv_2.cpp:67]   --->   Operation 106 'add' 'add_ln67' <Predicate = (!icmp_ln64)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.24ns)   --->   "%select_ln67_3 = select i1 %icmp_ln67, i8 1, i8 %add_ln67" [conv_2/conv_2.cpp:67]   --->   Operation 107 'select' 'select_ln67_3' <Predicate = (!icmp_ln64)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 108 [1/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [conv_2/conv_2.cpp:72]   --->   Operation 108 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 109 [1/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [conv_2/conv_2.cpp:72]   --->   Operation 109 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_4 : Operation 110 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_2_weights_load, %max_pool_1_out_load" [conv_2/conv_2.cpp:72]   --->   Operation 110 'fmul' 'tmp_1' <Predicate = (!icmp_ln64)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.82ns)   --->   "%ch = add i6 %select_ln67, 1" [conv_2/conv_2.cpp:70]   --->   Operation 111 'add' 'ch' <Predicate = (!icmp_ln64)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 34.9>
ST_5 : Operation 112 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_2_weights_load, %max_pool_1_out_load" [conv_2/conv_2.cpp:72]   --->   Operation 112 'fmul' 'tmp_1' <Predicate = (!icmp_ln64)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv_2/conv_2.cpp:72]   --->   Operation 113 'fadd' 'w_sum_3' <Predicate = (!icmp_ln64)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 288, i64 288, i64 288) nounwind"   --->   Operation 115 'speclooptripcount' 'empty' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @W_Col_Loop_Filter1_L)"   --->   Operation 116 'specloopname' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [conv_2/conv_2.cpp:71]   --->   Operation 117 'specloopname' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5) nounwind" [conv_2/conv_2.cpp:71]   --->   Operation 118 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [conv_2/conv_2.cpp:72]   --->   Operation 119 'specpipeline' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 120 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv_2/conv_2.cpp:72]   --->   Operation 120 'fadd' 'w_sum_3' <Predicate = (!icmp_ln64)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp_7) nounwind" [conv_2/conv_2.cpp:73]   --->   Operation 121 'specregionend' 'empty_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 122 'br' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.25>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%conv_2_bias_addr = getelementptr inbounds [64 x float]* @conv_2_bias, i64 0, i64 %zext_ln72" [conv_2/conv_2.cpp:76]   --->   Operation 123 'getelementptr' 'conv_2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [2/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [conv_2/conv_2.cpp:76]   --->   Operation 124 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 125 [1/1] (1.87ns)   --->   "%f = add i7 1, %select_ln80_2" [conv_2/conv_2.cpp:60]   --->   Operation 125 'add' 'f' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (1.63ns)   --->   "%add_ln57_1 = add i11 1, %indvar_flatten29" [conv_2/conv_2.cpp:57]   --->   Operation 126 'add' 'add_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.69ns)   --->   "%select_ln57 = select i1 %icmp_ln57, i11 1, i11 %add_ln57_1" [conv_2/conv_2.cpp:57]   --->   Operation 127 'select' 'select_ln57' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 4> <Delay = 25.8>
ST_8 : Operation 128 [1/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [conv_2/conv_2.cpp:76]   --->   Operation 128 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 129 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_2_bias_load" [conv_2/conv_2.cpp:76]   --->   Operation 129 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 33.5>
ST_9 : Operation 130 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_2_bias_load" [conv_2/conv_2.cpp:76]   --->   Operation 130 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast float %w_sum to i32" [conv_2/conv_2.cpp:79]   --->   Operation 131 'bitcast' 'bitcast_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln79, i32 23, i32 30)" [conv_2/conv_2.cpp:79]   --->   Operation 132 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %bitcast_ln79 to i23" [conv_2/conv_2.cpp:79]   --->   Operation 133 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp ne i8 %tmp, -1" [conv_2/conv_2.cpp:79]   --->   Operation 134 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (2.44ns)   --->   "%icmp_ln79_1 = icmp eq i23 %trunc_ln79, 0" [conv_2/conv_2.cpp:79]   --->   Operation 135 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln79 = or i1 %icmp_ln79_1, %icmp_ln79" [conv_2/conv_2.cpp:79]   --->   Operation 136 'or' 'or_ln79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (6.78ns)   --->   "%tmp_8 = fcmp ogt float %w_sum, 0.000000e+00" [conv_2/conv_2.cpp:79]   --->   Operation 137 'fcmp' 'tmp_8' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln79 = and i1 %or_ln79, %tmp_8" [conv_2/conv_2.cpp:79]   --->   Operation 138 'and' 'and_ln79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln79, float %w_sum, float 0.000000e+00" [conv_2/conv_2.cpp:79]   --->   Operation 139 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv_2/conv_2.cpp:80]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_4) nounwind" [conv_2/conv_2.cpp:84]   --->   Operation 141 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "br label %1" [conv_2/conv_2.cpp:60]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000]
br_ln54             (br               ) [ 0111111111]
indvar_flatten43    (phi              ) [ 0010000000]
r_0                 (phi              ) [ 0010000000]
indvar_flatten29    (phi              ) [ 0011111100]
c_0                 (phi              ) [ 0010000000]
f_0                 (phi              ) [ 0010000000]
icmp_ln54           (icmp             ) [ 0011111111]
add_ln54            (add              ) [ 0111111111]
br_ln54             (br               ) [ 0000000000]
r                   (add              ) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty_6             (speclooptripcount) [ 0000000000]
icmp_ln57           (icmp             ) [ 0001111100]
select_ln80         (select           ) [ 0000000000]
select_ln80_1       (select           ) [ 0111111111]
zext_ln80           (zext             ) [ 0000000000]
mul_ln80            (mul              ) [ 0000000000]
xor_ln80            (xor              ) [ 0000000000]
icmp_ln60           (icmp             ) [ 0000000000]
and_ln80            (and              ) [ 0000000000]
c                   (add              ) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
or_ln80             (or               ) [ 0000000000]
select_ln80_2       (select           ) [ 0001111100]
select_ln80_3       (select           ) [ 0111111111]
zext_ln80_1         (zext             ) [ 0000000000]
add_ln80            (add              ) [ 0000000000]
tmp_3_cast          (bitconcatenate   ) [ 0000000000]
specloopname_ln61   (specloopname     ) [ 0000000000]
tmp_4               (specregionbegin  ) [ 0001111111]
zext_ln72           (zext             ) [ 0001111100]
zext_ln80_2         (zext             ) [ 0001111000]
zext_ln80_3         (zext             ) [ 0000000000]
add_ln80_1          (add              ) [ 0000000000]
zext_ln80_4         (zext             ) [ 0000000000]
conv_out_addr       (getelementptr    ) [ 0001111111]
br_ln64             (br               ) [ 0011111111]
ret_ln87            (ret              ) [ 0000000000]
indvar_flatten21    (phi              ) [ 0001000000]
wr_0                (phi              ) [ 0001000000]
indvar_flatten      (phi              ) [ 0001000000]
wc_0                (phi              ) [ 0001000000]
w_sum_2             (phi              ) [ 0001111111]
ch_0                (phi              ) [ 0001000000]
zext_ln67           (zext             ) [ 0000000000]
add_ln72            (add              ) [ 0000000000]
icmp_ln64           (icmp             ) [ 0011111111]
add_ln64_1          (add              ) [ 0011111111]
br_ln64             (br               ) [ 0000000000]
wr                  (add              ) [ 0000000000]
icmp_ln67           (icmp             ) [ 0000000000]
select_ln64         (select           ) [ 0000000000]
select_ln64_1       (select           ) [ 0011111111]
zext_ln72_1         (zext             ) [ 0000000000]
tmp_5               (bitconcatenate   ) [ 0000000000]
zext_ln72_2         (zext             ) [ 0000000000]
sub_ln72            (sub              ) [ 0000000000]
sext_ln72           (sext             ) [ 0000000000]
zext_ln64           (zext             ) [ 0000000000]
add_ln64            (add              ) [ 0000000000]
zext_ln72_3         (zext             ) [ 0000000000]
mul_ln72            (mul              ) [ 0000000000]
xor_ln64            (xor              ) [ 0000000000]
icmp_ln70           (icmp             ) [ 0000000000]
and_ln64            (and              ) [ 0000000000]
wc                  (add              ) [ 0000000000]
or_ln67             (or               ) [ 0000000000]
select_ln67         (select           ) [ 0000100000]
zext_ln67_1         (zext             ) [ 0000000000]
select_ln67_1       (select           ) [ 0011111111]
zext_ln67_2         (zext             ) [ 0000000000]
add_ln72_1          (add              ) [ 0000000000]
trunc_ln72          (trunc            ) [ 0000000000]
tmp_s               (bitconcatenate   ) [ 0000000000]
add_ln72_2          (add              ) [ 0000000000]
select_ln64_2       (select           ) [ 0000000000]
select_ln67_2       (select           ) [ 0000000000]
zext_ln72_5         (zext             ) [ 0000000000]
add_ln72_3          (add              ) [ 0000000000]
tmp_2               (bitconcatenate   ) [ 0000000000]
zext_ln67_3         (zext             ) [ 0000000000]
zext_ln72_4         (zext             ) [ 0000000000]
zext_ln72_6         (zext             ) [ 0000000000]
add_ln72_4          (add              ) [ 0000000000]
tmp_13_cast         (bitconcatenate   ) [ 0000000000]
add_ln72_5          (add              ) [ 0000000000]
zext_ln72_7         (zext             ) [ 0000000000]
conv_2_weights_addr (getelementptr    ) [ 0000100000]
add_ln72_6          (add              ) [ 0000000000]
zext_ln72_8         (zext             ) [ 0000000000]
max_pool_1_out_addr (getelementptr    ) [ 0000100000]
add_ln67            (add              ) [ 0000000000]
select_ln67_3       (select           ) [ 0011111111]
conv_2_weights_load (load             ) [ 0001010000]
max_pool_1_out_load (load             ) [ 0001010000]
ch                  (add              ) [ 0011111111]
tmp_1               (fmul             ) [ 0000101000]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty               (speclooptripcount) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
specloopname_ln71   (specloopname     ) [ 0000000000]
tmp_7               (specregionbegin  ) [ 0000000000]
specpipeline_ln72   (specpipeline     ) [ 0000000000]
w_sum_3             (fadd             ) [ 0011111111]
empty_4             (specregionend    ) [ 0000000000]
br_ln0              (br               ) [ 0011111111]
conv_2_bias_addr    (getelementptr    ) [ 0000000010]
f                   (add              ) [ 0110000011]
add_ln57_1          (add              ) [ 0000000000]
select_ln57         (select           ) [ 0110000011]
conv_2_bias_load    (load             ) [ 0000000001]
w_sum               (fadd             ) [ 0000000000]
bitcast_ln79        (bitcast          ) [ 0000000000]
tmp                 (partselect       ) [ 0000000000]
trunc_ln79          (trunc            ) [ 0000000000]
icmp_ln79           (icmp             ) [ 0000000000]
icmp_ln79_1         (icmp             ) [ 0000000000]
or_ln79             (or               ) [ 0000000000]
tmp_8               (fcmp             ) [ 0000000000]
and_ln79            (and              ) [ 0000000000]
w_sum_1             (select           ) [ 0000000000]
store_ln80          (store            ) [ 0000000000]
empty_5             (specregionend    ) [ 0000000000]
br_ln60             (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_2_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Filter1_L"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="conv_out_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="14" slack="0"/>
<pin id="128" dir="1" index="3" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="conv_2_weights_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="16" slack="0"/>
<pin id="135" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="max_pool_1_out_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="14" slack="0"/>
<pin id="142" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="15" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_load/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_1_out_load/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv_2_bias_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="2"/>
<pin id="161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_addr/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_bias_load/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln80_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="13" slack="4"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/9 "/>
</bind>
</comp>

<comp id="175" class="1005" name="indvar_flatten43_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="13" slack="1"/>
<pin id="177" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten43_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="13" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="r_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="1"/>
<pin id="188" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="r_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="indvar_flatten29_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="1"/>
<pin id="199" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvar_flatten29_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="11" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="c_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="c_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="f_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="1"/>
<pin id="222" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="f_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="7" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="indvar_flatten21_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="1"/>
<pin id="233" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="indvar_flatten21_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="9" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="wr_0_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="1"/>
<pin id="244" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="wr_0_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="2" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="indvar_flatten_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="1"/>
<pin id="255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="wc_0_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="1"/>
<pin id="266" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="wc_0_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="2" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="275" class="1005" name="w_sum_2_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="w_sum_2_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/3 "/>
</bind>
</comp>

<comp id="287" class="1005" name="ch_0_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="1"/>
<pin id="289" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="ch_0_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="6" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/5 w_sum/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_8_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln54_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="0"/>
<pin id="319" dir="0" index="1" bw="10" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln54_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="r_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln57_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="11" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln80_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln80_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="0" index="2" bw="4" slack="0"/>
<pin id="353" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln80_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="xor_ln80_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln80/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln60_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="and_ln80_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="c_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln80_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln80_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="7" slack="0"/>
<pin id="395" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_2/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln80_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="0" index="2" bw="4" slack="0"/>
<pin id="403" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_3/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln80_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_3_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln72_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln80_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_2/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln80_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_3/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln80_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="14" slack="0"/>
<pin id="433" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln80_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="14" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_4/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln67_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln72_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="0" index="1" bw="2" slack="0"/>
<pin id="448" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln64_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="0" index="1" bw="9" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln64_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="wr_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln67_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln64_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="2" slack="0"/>
<pin id="478" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln64_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="2" slack="0"/>
<pin id="485" dir="0" index="2" bw="2" slack="0"/>
<pin id="486" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_1/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln72_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln72_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_2/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sub_ln72_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln72/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln72_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln72/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln64_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln64_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="1"/>
<pin id="522" dir="0" index="1" bw="2" slack="0"/>
<pin id="523" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln72_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_3/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="xor_ln64_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln64/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln70_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="0"/>
<pin id="537" dir="0" index="1" bw="6" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="and_ln64_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln64/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="wc_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln67_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln67_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="0"/>
<pin id="563" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln67_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_1/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln67_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="2" slack="0"/>
<pin id="574" dir="0" index="2" bw="2" slack="0"/>
<pin id="575" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_1/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln67_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="0"/>
<pin id="581" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_2/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln72_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="0"/>
<pin id="585" dir="0" index="1" bw="5" slack="0"/>
<pin id="586" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="trunc_ln72_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="0"/>
<pin id="591" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_s_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="0" index="1" bw="5" slack="0"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln72_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="1"/>
<pin id="603" dir="0" index="1" bw="2" slack="0"/>
<pin id="604" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_2/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln64_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="4" slack="1"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_2/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln67_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="4" slack="0"/>
<pin id="616" dir="0" index="2" bw="4" slack="0"/>
<pin id="617" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_2/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln72_5_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_5/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="13" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln67_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="13" slack="0"/>
<pin id="634" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_3/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln72_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="0"/>
<pin id="638" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_4/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln72_6_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="0"/>
<pin id="642" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_6/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln72_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="0" index="1" bw="10" slack="0"/>
<pin id="647" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_4/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_13_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="0" index="1" bw="10" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln72_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="1"/>
<pin id="660" dir="0" index="1" bw="16" slack="0"/>
<pin id="661" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_5/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln72_7_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_7/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln72_6_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="0" index="1" bw="13" slack="0"/>
<pin id="671" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_6/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln72_8_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="14" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_8/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln67_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln67_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="0" index="2" bw="8" slack="0"/>
<pin id="689" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_3/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="ch_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="1"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="f_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="7" slack="2"/>
<pin id="701" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln57_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="11" slack="2"/>
<pin id="706" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="select_ln57_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="2"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="0" index="2" bw="11" slack="0"/>
<pin id="713" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="bitcast_ln79_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln79/9 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="0" index="3" bw="6" slack="0"/>
<pin id="725" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="trunc_ln79_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln79_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln79_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="23" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln79_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="and_ln79_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="w_sum_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="32" slack="0"/>
<pin id="762" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/9 "/>
</bind>
</comp>

<comp id="767" class="1007" name="grp_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="0"/>
<pin id="769" dir="0" index="1" bw="8" slack="0"/>
<pin id="770" dir="0" index="2" bw="4" slack="0"/>
<pin id="771" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln80/2 add_ln80/2 "/>
</bind>
</comp>

<comp id="776" class="1007" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="4" slack="0"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="0" index="2" bw="4" slack="0"/>
<pin id="780" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln72/3 add_ln72_3/3 "/>
</bind>
</comp>

<comp id="785" class="1005" name="icmp_ln54_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="789" class="1005" name="add_ln54_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="13" slack="0"/>
<pin id="791" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="794" class="1005" name="icmp_ln57_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="2"/>
<pin id="796" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="799" class="1005" name="select_ln80_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="0"/>
<pin id="801" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln80_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="select_ln80_2_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="7" slack="2"/>
<pin id="807" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln80_2 "/>
</bind>
</comp>

<comp id="810" class="1005" name="select_ln80_3_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="4" slack="0"/>
<pin id="812" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln80_3 "/>
</bind>
</comp>

<comp id="818" class="1005" name="zext_ln72_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="2"/>
<pin id="820" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln72 "/>
</bind>
</comp>

<comp id="823" class="1005" name="zext_ln80_2_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="1"/>
<pin id="825" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80_2 "/>
</bind>
</comp>

<comp id="828" class="1005" name="conv_out_addr_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="13" slack="4"/>
<pin id="830" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln64_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="837" class="1005" name="add_ln64_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="9" slack="0"/>
<pin id="839" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln64_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="select_ln64_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="2" slack="0"/>
<pin id="844" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln64_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="select_ln67_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="1"/>
<pin id="849" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

<comp id="852" class="1005" name="select_ln67_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln67_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="conv_2_weights_addr_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="15" slack="1"/>
<pin id="859" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_addr "/>
</bind>
</comp>

<comp id="862" class="1005" name="max_pool_1_out_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="13" slack="1"/>
<pin id="864" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="select_ln67_3_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln67_3 "/>
</bind>
</comp>

<comp id="872" class="1005" name="conv_2_weights_load_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_load "/>
</bind>
</comp>

<comp id="877" class="1005" name="max_pool_1_out_load_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_load "/>
</bind>
</comp>

<comp id="882" class="1005" name="ch_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="6" slack="1"/>
<pin id="884" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="w_sum_3_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="897" class="1005" name="conv_2_bias_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="6" slack="1"/>
<pin id="899" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_addr "/>
</bind>
</comp>

<comp id="902" class="1005" name="f_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="1"/>
<pin id="904" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="907" class="1005" name="select_ln57_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="11" slack="1"/>
<pin id="909" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="912" class="1005" name="conv_2_bias_load_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="131" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="138" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="275" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="164" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="304" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="145" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="151" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="298" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="179" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="22" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="179" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="190" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="201" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="213" pin="4"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="335" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="329" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="190" pin="4"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="335" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="224" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="361" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="341" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="26" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="373" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="335" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="20" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="224" pin="4"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="373" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="379" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="341" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="391" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="391" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="391" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="411" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="444"><net_src comp="268" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="235" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="235" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="66" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="246" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="68" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="257" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="70" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="58" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="268" pin="4"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="468" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="462" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="246" pin="4"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="482" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="490" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="482" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="468" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="40" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="291" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="76" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="529" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="474" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="68" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="541" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="468" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="48" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="291" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="547" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="541" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="547" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="474" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="512" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="78" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="80" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="567" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="468" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="445" pin="2"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="541" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="601" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="606" pin="3"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="613" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="82" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="80" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="635"><net_src comp="625" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="559" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="559" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="636" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="593" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="84" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="48" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="650" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="672"><net_src comp="640" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="632" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="683"><net_src comp="257" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="86" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="468" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="86" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="679" pin="2"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="88" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="110" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="112" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="197" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="112" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="715"><net_src comp="703" pin="2"/><net_sink comp="709" pin=2"/></net>

<net id="719"><net_src comp="298" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="726"><net_src comp="114" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="116" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="118" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="733"><net_src comp="716" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="720" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="120" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="730" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="122" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="734" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="311" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="298" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="62" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="766"><net_src comp="758" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="772"><net_src comp="357" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="38" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="407" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="775"><net_src comp="767" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="781"><net_src comp="525" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="74" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="621" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="784"><net_src comp="776" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="788"><net_src comp="317" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="323" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="797"><net_src comp="335" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="802"><net_src comp="349" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="808"><net_src comp="391" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="813"><net_src comp="399" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="816"><net_src comp="810" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="817"><net_src comp="810" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="821"><net_src comp="418" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="826"><net_src comp="422" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="831"><net_src comp="124" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="836"><net_src comp="450" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="456" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="845"><net_src comp="482" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="850"><net_src comp="559" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="855"><net_src comp="571" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="860"><net_src comp="131" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="865"><net_src comp="138" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="870"><net_src comp="685" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="875"><net_src comp="145" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="880"><net_src comp="151" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="885"><net_src comp="693" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="890"><net_src comp="304" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="895"><net_src comp="298" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="900"><net_src comp="157" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="905"><net_src comp="698" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="910"><net_src comp="709" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="915"><net_src comp="164" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="298" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {9 }
 - Input state : 
	Port: conv_2 : max_pool_1_out | {3 4 }
	Port: conv_2 : conv_2_weights | {3 4 }
	Port: conv_2 : conv_2_bias | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		r : 1
		icmp_ln57 : 1
		select_ln80 : 2
		select_ln80_1 : 2
		zext_ln80 : 3
		mul_ln80 : 4
		xor_ln80 : 2
		icmp_ln60 : 1
		and_ln80 : 2
		c : 3
		or_ln80 : 2
		select_ln80_2 : 2
		select_ln80_3 : 2
		zext_ln80_1 : 3
		add_ln80 : 4
		tmp_3_cast : 5
		zext_ln72 : 3
		zext_ln80_2 : 3
		zext_ln80_3 : 3
		add_ln80_1 : 6
		zext_ln80_4 : 7
		conv_out_addr : 8
	State 3
		zext_ln67 : 1
		add_ln72 : 2
		icmp_ln64 : 1
		add_ln64_1 : 1
		br_ln64 : 2
		wr : 1
		icmp_ln67 : 1
		select_ln64 : 2
		select_ln64_1 : 2
		zext_ln72_1 : 3
		tmp_5 : 3
		zext_ln72_2 : 4
		sub_ln72 : 5
		sext_ln72 : 6
		zext_ln64 : 3
		add_ln64 : 4
		zext_ln72_3 : 5
		mul_ln72 : 6
		xor_ln64 : 2
		icmp_ln70 : 1
		and_ln64 : 2
		wc : 3
		or_ln67 : 2
		select_ln67 : 2
		zext_ln67_1 : 4
		select_ln67_1 : 2
		zext_ln67_2 : 3
		add_ln72_1 : 7
		trunc_ln72 : 8
		tmp_s : 9
		add_ln72_2 : 5
		select_ln64_2 : 3
		select_ln67_2 : 6
		zext_ln72_5 : 7
		add_ln72_3 : 8
		tmp_2 : 9
		zext_ln67_3 : 10
		zext_ln72_4 : 3
		zext_ln72_6 : 3
		add_ln72_4 : 10
		tmp_13_cast : 11
		add_ln72_5 : 12
		zext_ln72_7 : 13
		conv_2_weights_addr : 14
		add_ln72_6 : 11
		zext_ln72_8 : 12
		max_pool_1_out_addr : 13
		conv_2_weights_load : 15
		max_pool_1_out_load : 14
		add_ln67 : 1
		select_ln67_3 : 2
	State 4
		tmp_1 : 1
	State 5
		w_sum_3 : 1
	State 6
		empty_4 : 1
	State 7
		conv_2_bias_load : 1
		select_ln57 : 1
	State 8
		w_sum : 1
	State 9
		bitcast_ln79 : 1
		tmp : 2
		trunc_ln79 : 2
		icmp_ln79 : 3
		icmp_ln79_1 : 3
		or_ln79 : 4
		tmp_8 : 1
		and_ln79 : 4
		w_sum_1 : 4
		store_ln80 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_298      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_304      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_8_fu_311     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln54_fu_323   |    0    |    0    |    17   |
|          |       r_fu_329       |    0    |    0    |    13   |
|          |       c_fu_379       |    0    |    0    |    13   |
|          |   add_ln80_1_fu_430  |    0    |    0    |    19   |
|          |    add_ln72_fu_445   |    0    |    0    |    13   |
|          |   add_ln64_1_fu_456  |    0    |    0    |    15   |
|          |       wr_fu_462      |    0    |    0    |    10   |
|          |    add_ln64_fu_520   |    0    |    0    |    13   |
|    add   |       wc_fu_547      |    0    |    0    |    10   |
|          |   add_ln72_1_fu_583  |    0    |    0    |    15   |
|          |   add_ln72_2_fu_601  |    0    |    0    |    13   |
|          |   add_ln72_4_fu_644  |    0    |    0    |    14   |
|          |   add_ln72_5_fu_658  |    0    |    0    |    23   |
|          |   add_ln72_6_fu_668  |    0    |    0    |    17   |
|          |    add_ln67_fu_679   |    0    |    0    |    15   |
|          |       ch_fu_693      |    0    |    0    |    15   |
|          |       f_fu_698       |    0    |    0    |    15   |
|          |   add_ln57_1_fu_703  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln54_fu_317   |    0    |    0    |    13   |
|          |   icmp_ln57_fu_335   |    0    |    0    |    13   |
|          |   icmp_ln60_fu_367   |    0    |    0    |    11   |
|   icmp   |   icmp_ln64_fu_450   |    0    |    0    |    13   |
|          |   icmp_ln67_fu_468   |    0    |    0    |    11   |
|          |   icmp_ln70_fu_535   |    0    |    0    |    11   |
|          |   icmp_ln79_fu_734   |    0    |    0    |    11   |
|          |  icmp_ln79_1_fu_740  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln80_fu_341  |    0    |    0    |    4    |
|          | select_ln80_1_fu_349 |    0    |    0    |    4    |
|          | select_ln80_2_fu_391 |    0    |    0    |    7    |
|          | select_ln80_3_fu_399 |    0    |    0    |    4    |
|          |  select_ln64_fu_474  |    0    |    0    |    2    |
|          | select_ln64_1_fu_482 |    0    |    0    |    2    |
|  select  |  select_ln67_fu_559  |    0    |    0    |    6    |
|          | select_ln67_1_fu_571 |    0    |    0    |    2    |
|          | select_ln64_2_fu_606 |    0    |    0    |    4    |
|          | select_ln67_2_fu_613 |    0    |    0    |    4    |
|          | select_ln67_3_fu_685 |    0    |    0    |    8    |
|          |  select_ln57_fu_709  |    0    |    0    |    11   |
|          |    w_sum_1_fu_758    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln72_fu_506   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln80_fu_373   |    0    |    0    |    2    |
|    and   |    and_ln64_fu_541   |    0    |    0    |    2    |
|          |    and_ln79_fu_752   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln80_fu_385    |    0    |    0    |    2    |
|    or    |    or_ln67_fu_553    |    0    |    0    |    2    |
|          |    or_ln79_fu_746    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln80_fu_361   |    0    |    0    |    2    |
|          |    xor_ln64_fu_529   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_767      |    1    |    0    |    0    |
|          |      grp_fu_776      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln80_fu_357   |    0    |    0    |    0    |
|          |  zext_ln80_1_fu_407  |    0    |    0    |    0    |
|          |   zext_ln72_fu_418   |    0    |    0    |    0    |
|          |  zext_ln80_2_fu_422  |    0    |    0    |    0    |
|          |  zext_ln80_3_fu_426  |    0    |    0    |    0    |
|          |  zext_ln80_4_fu_436  |    0    |    0    |    0    |
|          |   zext_ln67_fu_441   |    0    |    0    |    0    |
|          |  zext_ln72_1_fu_490  |    0    |    0    |    0    |
|          |  zext_ln72_2_fu_502  |    0    |    0    |    0    |
|   zext   |   zext_ln64_fu_516   |    0    |    0    |    0    |
|          |  zext_ln72_3_fu_525  |    0    |    0    |    0    |
|          |  zext_ln67_1_fu_567  |    0    |    0    |    0    |
|          |  zext_ln67_2_fu_579  |    0    |    0    |    0    |
|          |  zext_ln72_5_fu_621  |    0    |    0    |    0    |
|          |  zext_ln67_3_fu_632  |    0    |    0    |    0    |
|          |  zext_ln72_4_fu_636  |    0    |    0    |    0    |
|          |  zext_ln72_6_fu_640  |    0    |    0    |    0    |
|          |  zext_ln72_7_fu_663  |    0    |    0    |    0    |
|          |  zext_ln72_8_fu_674  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_3_cast_fu_411  |    0    |    0    |    0    |
|          |     tmp_5_fu_494     |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_593     |    0    |    0    |    0    |
|          |     tmp_2_fu_625     |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_650  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln72_fu_512   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln72_fu_589  |    0    |    0    |    0    |
|          |   trunc_ln79_fu_730  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_720      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    7    |   371   |   1427  |
|----------|----------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|  conv_2_bias |    1   |    0   |    0   |
|conv_2_weights|   64   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   65   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln54_reg_789     |   13   |
|     add_ln64_1_reg_837    |    9   |
|        c_0_reg_209        |    4   |
|        ch_0_reg_287       |    6   |
|         ch_reg_882        |    6   |
|  conv_2_bias_addr_reg_897 |    6   |
|  conv_2_bias_load_reg_912 |   32   |
|conv_2_weights_addr_reg_857|   15   |
|conv_2_weights_load_reg_872|   32   |
|   conv_out_addr_reg_828   |   13   |
|        f_0_reg_220        |    7   |
|         f_reg_902         |    7   |
|     icmp_ln54_reg_785     |    1   |
|     icmp_ln57_reg_794     |    1   |
|     icmp_ln64_reg_833     |    1   |
|  indvar_flatten21_reg_231 |    9   |
|  indvar_flatten29_reg_197 |   11   |
|  indvar_flatten43_reg_175 |   13   |
|   indvar_flatten_reg_253  |    8   |
|max_pool_1_out_addr_reg_862|   13   |
|max_pool_1_out_load_reg_877|   32   |
|        r_0_reg_186        |    4   |
|    select_ln57_reg_907    |   11   |
|   select_ln64_1_reg_842   |    2   |
|   select_ln67_1_reg_852   |    2   |
|   select_ln67_3_reg_867   |    8   |
|    select_ln67_reg_847    |    6   |
|   select_ln80_1_reg_799   |    4   |
|   select_ln80_2_reg_805   |    7   |
|   select_ln80_3_reg_810   |    4   |
|       tmp_1_reg_887       |   32   |
|      w_sum_2_reg_275      |   32   |
|      w_sum_3_reg_892      |   32   |
|        wc_0_reg_264       |    2   |
|        wr_0_reg_242       |    2   |
|     zext_ln72_reg_818     |   64   |
|    zext_ln80_2_reg_823    |   16   |
+---------------------------+--------+
|           Total           |   467  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_145    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_access_fu_151    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_access_fu_164    |  p0  |   2  |   6  |   12   ||    9    |
| indvar_flatten29_reg_197 |  p0  |   2  |  11  |   22   ||    9    |
|      w_sum_2_reg_275     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_298        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_304        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_304        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   410  || 14.2435 ||    84   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |   371  |  1427  |
|   Memory  |   65   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   84   |
|  Register |    -   |    -   |    -   |   467  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   65   |    7   |   14   |   838  |  1511  |
+-----------+--------+--------+--------+--------+--------+
