// Seed: 2604403126
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input logic id_5,
    output wor id_6,
    input uwire id_7,
    input tri id_8,
    output wand id_9,
    input wire id_10,
    output wor id_11,
    output supply0 id_12
);
  wire id_14;
  initial begin : LABEL_0
    id_1 <= 1;
  end
  assign id_6 = 1;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign id_1 = id_5;
endmodule
