

================================================================
== Vitis HLS Report for 'InvMixColumns'
================================================================
* Date:           Thu Apr 17 13:41:50 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    384|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    675|    -|
|Register         |        -|    -|     330|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     330|   1059|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mul09_U  |InvMixColumns_mul09_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |mul11_U  |InvMixColumns_mul11_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |mul13_U  |InvMixColumns_mul13_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |mul14_U  |InvMixColumns_mul14_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                 |        4|  0|   0|    0|  1024|   32|     4|         8192|
    +---------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |xor_ln105_1_fu_774_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln105_2_fu_780_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln105_fu_786_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln107_1_fu_792_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln107_2_fu_797_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln107_fu_803_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln109_1_fu_809_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln109_2_fu_814_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln109_fu_820_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln111_1_fu_826_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln111_2_fu_832_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln111_fu_838_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln114_1_fu_864_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln114_2_fu_870_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln114_fu_876_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln116_1_fu_882_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln116_2_fu_888_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln116_fu_894_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln118_1_fu_900_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln118_2_fu_906_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln118_fu_912_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln120_1_fu_918_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln120_2_fu_924_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln120_fu_930_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln123_1_fu_956_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln123_2_fu_962_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln123_fu_968_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln125_1_fu_974_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln125_2_fu_980_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln125_fu_986_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln127_1_fu_992_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln127_2_fu_998_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln127_fu_1004_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln129_1_fu_1010_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln129_2_fu_1016_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln129_fu_1022_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_1_fu_1045_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_2_fu_1051_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_fu_1057_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln134_1_fu_1064_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln134_2_fu_1070_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln134_fu_1076_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln136_1_fu_1083_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln136_2_fu_1089_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln136_fu_1095_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln138_1_fu_1102_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln138_2_fu_1108_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln138_fu_1114_p2    |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 384|         384|         384|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  93|         19|    1|         19|
    |mul09_address0  |  81|         17|    8|        136|
    |mul11_address0  |  81|         17|    8|        136|
    |mul13_address0  |  81|         17|    8|        136|
    |mul14_address0  |  81|         17|    8|        136|
    |state_address0  |  81|         17|    4|         68|
    |state_address1  |  81|         17|    4|         68|
    |state_d0        |  48|          9|    8|         72|
    |state_d1        |  48|          9|    8|         72|
    +----------------+----+-----------+-----+-----------+
    |Total           | 675|        139|   57|        843|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  18|   0|   18|          0|
    |mul09_load_1_reg_1196   |   8|   0|    8|          0|
    |mul13_load_2_reg_1211   |   8|   0|    8|          0|
    |reg_727                 |   8|   0|    8|          0|
    |reg_731                 |   8|   0|    8|          0|
    |reg_735                 |   8|   0|    8|          0|
    |reg_739                 |   8|   0|    8|          0|
    |reg_743                 |   8|   0|    8|          0|
    |reg_747                 |   8|   0|    8|          0|
    |state_load_79_reg_1426  |   8|   0|    8|          0|
    |state_load_80_reg_1431  |   8|   0|    8|          0|
    |state_load_81_reg_1473  |   8|   0|    8|          0|
    |state_load_82_reg_1478  |   8|   0|    8|          0|
    |xor_ln105_reg_1226      |   8|   0|    8|          0|
    |xor_ln107_reg_1261      |   8|   0|    8|          0|
    |xor_ln109_reg_1266      |   8|   0|    8|          0|
    |xor_ln111_reg_1301      |   8|   0|    8|          0|
    |xor_ln114_reg_1364      |   8|   0|    8|          0|
    |xor_ln116_reg_1401      |   8|   0|    8|          0|
    |xor_ln118_reg_1448      |   8|   0|    8|          0|
    |xor_ln120_reg_1483      |   8|   0|    8|          0|
    |xor_ln123_reg_1536      |   8|   0|    8|          0|
    |xor_ln125_reg_1561      |   8|   0|    8|          0|
    |xor_ln127_reg_1586      |   8|   0|    8|          0|
    |zext_ln104_1_reg_1141   |   8|   0|   64|         56|
    |zext_ln104_2_reg_1173   |   8|   0|   64|         56|
    |zext_ln104_reg_1131     |   8|   0|   64|         56|
    |zext_ln105_reg_1184     |   8|   0|   64|         56|
    |zext_ln113_1_reg_1318   |   8|   0|   64|         56|
    |zext_ln113_2_reg_1330   |   8|   0|   64|         56|
    |zext_ln113_reg_1306     |   8|   0|   64|         56|
    |zext_ln114_reg_1342     |   8|   0|   64|         56|
    |zext_ln122_1_reg_1500   |   8|   0|   64|         56|
    |zext_ln122_2_reg_1512   |   8|   0|   64|         56|
    |zext_ln122_reg_1488     |   8|   0|   64|         56|
    |zext_ln123_reg_1524     |   8|   0|   64|         56|
    |zext_ln131_1_reg_1623   |   8|   0|   64|         56|
    |zext_ln131_2_reg_1635   |   8|   0|   64|         56|
    |zext_ln131_reg_1611     |   8|   0|   64|         56|
    |zext_ln132_reg_1647     |   8|   0|   64|         56|
    +------------------------+----+----+-----+-----------+
    |Total                   | 330|   0| 1226|        896|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  InvMixColumns|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  InvMixColumns|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  InvMixColumns|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  InvMixColumns|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  InvMixColumns|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  InvMixColumns|  return value|
|state_address0  |  out|    4|   ap_memory|          state|         array|
|state_ce0       |  out|    1|   ap_memory|          state|         array|
|state_we0       |  out|    1|   ap_memory|          state|         array|
|state_d0        |  out|    8|   ap_memory|          state|         array|
|state_q0        |   in|    8|   ap_memory|          state|         array|
|state_address1  |  out|    4|   ap_memory|          state|         array|
|state_ce1       |  out|    1|   ap_memory|          state|         array|
|state_we1       |  out|    1|   ap_memory|          state|         array|
|state_d1        |  out|    8|   ap_memory|          state|         array|
|state_q1        |   in|    8|   ap_memory|          state|         array|
+----------------+-----+-----+------------+---------------+--------------+

