--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf
MimasV2_mapping.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3018 paths analyzed, 550 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.440ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_52/XLXI_4/Maddsub_n0027 (DSP48_X0Y11.PCIN0), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_52/XLXI_4/error_2 (FF)
  Destination:          XLXI_52/XLXI_4/Maddsub_n0027 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.552 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_52/XLXI_4/error_2 to XLXI_52/XLXI_4/Maddsub_n0027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.447   XLXI_52/XLXI_4/error<3>
                                                       XLXI_52/XLXI_4/error_2
    DSP48_X0Y10.B2       net (fanout=2)        1.272   XLXI_52/XLXI_4/error<2>
    DSP48_X0Y10.PCOUT0   Tdspdo_B_PCOUT        3.296   XLXI_52/XLXI_4/Mmult_n0026
                                                       XLXI_52/XLXI_4/Mmult_n0026
    DSP48_X0Y11.PCIN0    net (fanout=1)        0.002   XLXI_52/XLXI_4/Mmult_n0026_PCOUT_to_Maddsub_n0027_PCIN_0
    DSP48_X0Y11.CLK      Tdspdck_PCIN_PREG     1.405   XLXI_52/XLXI_4/Maddsub_n0027
                                                       XLXI_52/XLXI_4/Maddsub_n0027
    -------------------------------------------------  ---------------------------
    Total                                      6.422ns (5.148ns logic, 1.274ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_52/XLXI_4/error_1 (FF)
  Destination:          XLXI_52/XLXI_4/Maddsub_n0027 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.552 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_52/XLXI_4/error_1 to XLXI_52/XLXI_4/Maddsub_n0027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.447   XLXI_52/XLXI_4/error<3>
                                                       XLXI_52/XLXI_4/error_1
    DSP48_X0Y10.B1       net (fanout=2)        1.265   XLXI_52/XLXI_4/error<1>
    DSP48_X0Y10.PCOUT0   Tdspdo_B_PCOUT        3.296   XLXI_52/XLXI_4/Mmult_n0026
                                                       XLXI_52/XLXI_4/Mmult_n0026
    DSP48_X0Y11.PCIN0    net (fanout=1)        0.002   XLXI_52/XLXI_4/Mmult_n0026_PCOUT_to_Maddsub_n0027_PCIN_0
    DSP48_X0Y11.CLK      Tdspdck_PCIN_PREG     1.405   XLXI_52/XLXI_4/Maddsub_n0027
                                                       XLXI_52/XLXI_4/Maddsub_n0027
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (5.148ns logic, 1.267ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_52/XLXI_4/error_3 (FF)
  Destination:          XLXI_52/XLXI_4/Maddsub_n0027 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.552 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_52/XLXI_4/error_3 to XLXI_52/XLXI_4/Maddsub_n0027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.DQ      Tcko                  0.447   XLXI_52/XLXI_4/error<3>
                                                       XLXI_52/XLXI_4/error_3
    DSP48_X0Y10.B3       net (fanout=2)        1.229   XLXI_52/XLXI_4/error<3>
    DSP48_X0Y10.PCOUT0   Tdspdo_B_PCOUT        3.296   XLXI_52/XLXI_4/Mmult_n0026
                                                       XLXI_52/XLXI_4/Mmult_n0026
    DSP48_X0Y11.PCIN0    net (fanout=1)        0.002   XLXI_52/XLXI_4/Mmult_n0026_PCOUT_to_Maddsub_n0027_PCIN_0
    DSP48_X0Y11.CLK      Tdspdck_PCIN_PREG     1.405   XLXI_52/XLXI_4/Maddsub_n0027
                                                       XLXI_52/XLXI_4/Maddsub_n0027
    -------------------------------------------------  ---------------------------
    Total                                      6.379ns (5.148ns logic, 1.231ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_52/XLXI_4/Maddsub_n0027 (DSP48_X0Y11.PCIN1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_52/XLXI_4/error_2 (FF)
  Destination:          XLXI_52/XLXI_4/Maddsub_n0027 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.552 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_52/XLXI_4/error_2 to XLXI_52/XLXI_4/Maddsub_n0027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.447   XLXI_52/XLXI_4/error<3>
                                                       XLXI_52/XLXI_4/error_2
    DSP48_X0Y10.B2       net (fanout=2)        1.272   XLXI_52/XLXI_4/error<2>
    DSP48_X0Y10.PCOUT1   Tdspdo_B_PCOUT        3.296   XLXI_52/XLXI_4/Mmult_n0026
                                                       XLXI_52/XLXI_4/Mmult_n0026
    DSP48_X0Y11.PCIN1    net (fanout=1)        0.002   XLXI_52/XLXI_4/Mmult_n0026_PCOUT_to_Maddsub_n0027_PCIN_1
    DSP48_X0Y11.CLK      Tdspdck_PCIN_PREG     1.405   XLXI_52/XLXI_4/Maddsub_n0027
                                                       XLXI_52/XLXI_4/Maddsub_n0027
    -------------------------------------------------  ---------------------------
    Total                                      6.422ns (5.148ns logic, 1.274ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_52/XLXI_4/error_1 (FF)
  Destination:          XLXI_52/XLXI_4/Maddsub_n0027 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.552 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_52/XLXI_4/error_1 to XLXI_52/XLXI_4/Maddsub_n0027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.447   XLXI_52/XLXI_4/error<3>
                                                       XLXI_52/XLXI_4/error_1
    DSP48_X0Y10.B1       net (fanout=2)        1.265   XLXI_52/XLXI_4/error<1>
    DSP48_X0Y10.PCOUT1   Tdspdo_B_PCOUT        3.296   XLXI_52/XLXI_4/Mmult_n0026
                                                       XLXI_52/XLXI_4/Mmult_n0026
    DSP48_X0Y11.PCIN1    net (fanout=1)        0.002   XLXI_52/XLXI_4/Mmult_n0026_PCOUT_to_Maddsub_n0027_PCIN_1
    DSP48_X0Y11.CLK      Tdspdck_PCIN_PREG     1.405   XLXI_52/XLXI_4/Maddsub_n0027
                                                       XLXI_52/XLXI_4/Maddsub_n0027
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (5.148ns logic, 1.267ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_52/XLXI_4/error_3 (FF)
  Destination:          XLXI_52/XLXI_4/Maddsub_n0027 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.552 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_52/XLXI_4/error_3 to XLXI_52/XLXI_4/Maddsub_n0027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.DQ      Tcko                  0.447   XLXI_52/XLXI_4/error<3>
                                                       XLXI_52/XLXI_4/error_3
    DSP48_X0Y10.B3       net (fanout=2)        1.229   XLXI_52/XLXI_4/error<3>
    DSP48_X0Y10.PCOUT1   Tdspdo_B_PCOUT        3.296   XLXI_52/XLXI_4/Mmult_n0026
                                                       XLXI_52/XLXI_4/Mmult_n0026
    DSP48_X0Y11.PCIN1    net (fanout=1)        0.002   XLXI_52/XLXI_4/Mmult_n0026_PCOUT_to_Maddsub_n0027_PCIN_1
    DSP48_X0Y11.CLK      Tdspdck_PCIN_PREG     1.405   XLXI_52/XLXI_4/Maddsub_n0027
                                                       XLXI_52/XLXI_4/Maddsub_n0027
    -------------------------------------------------  ---------------------------
    Total                                      6.379ns (5.148ns logic, 1.231ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_52/XLXI_4/Maddsub_n0027 (DSP48_X0Y11.PCIN10), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_52/XLXI_4/error_2 (FF)
  Destination:          XLXI_52/XLXI_4/Maddsub_n0027 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.552 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_52/XLXI_4/error_2 to XLXI_52/XLXI_4/Maddsub_n0027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.447   XLXI_52/XLXI_4/error<3>
                                                       XLXI_52/XLXI_4/error_2
    DSP48_X0Y10.B2       net (fanout=2)        1.272   XLXI_52/XLXI_4/error<2>
    DSP48_X0Y10.PCOUT10  Tdspdo_B_PCOUT        3.296   XLXI_52/XLXI_4/Mmult_n0026
                                                       XLXI_52/XLXI_4/Mmult_n0026
    DSP48_X0Y11.PCIN10   net (fanout=1)        0.002   XLXI_52/XLXI_4/Mmult_n0026_PCOUT_to_Maddsub_n0027_PCIN_10
    DSP48_X0Y11.CLK      Tdspdck_PCIN_PREG     1.405   XLXI_52/XLXI_4/Maddsub_n0027
                                                       XLXI_52/XLXI_4/Maddsub_n0027
    -------------------------------------------------  ---------------------------
    Total                                      6.422ns (5.148ns logic, 1.274ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_52/XLXI_4/error_1 (FF)
  Destination:          XLXI_52/XLXI_4/Maddsub_n0027 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.552 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_52/XLXI_4/error_1 to XLXI_52/XLXI_4/Maddsub_n0027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.447   XLXI_52/XLXI_4/error<3>
                                                       XLXI_52/XLXI_4/error_1
    DSP48_X0Y10.B1       net (fanout=2)        1.265   XLXI_52/XLXI_4/error<1>
    DSP48_X0Y10.PCOUT10  Tdspdo_B_PCOUT        3.296   XLXI_52/XLXI_4/Mmult_n0026
                                                       XLXI_52/XLXI_4/Mmult_n0026
    DSP48_X0Y11.PCIN10   net (fanout=1)        0.002   XLXI_52/XLXI_4/Mmult_n0026_PCOUT_to_Maddsub_n0027_PCIN_10
    DSP48_X0Y11.CLK      Tdspdck_PCIN_PREG     1.405   XLXI_52/XLXI_4/Maddsub_n0027
                                                       XLXI_52/XLXI_4/Maddsub_n0027
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (5.148ns logic, 1.267ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_52/XLXI_4/error_3 (FF)
  Destination:          XLXI_52/XLXI_4/Maddsub_n0027 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.552 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_52/XLXI_4/error_3 to XLXI_52/XLXI_4/Maddsub_n0027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.DQ      Tcko                  0.447   XLXI_52/XLXI_4/error<3>
                                                       XLXI_52/XLXI_4/error_3
    DSP48_X0Y10.B3       net (fanout=2)        1.229   XLXI_52/XLXI_4/error<3>
    DSP48_X0Y10.PCOUT10  Tdspdo_B_PCOUT        3.296   XLXI_52/XLXI_4/Mmult_n0026
                                                       XLXI_52/XLXI_4/Mmult_n0026
    DSP48_X0Y11.PCIN10   net (fanout=1)        0.002   XLXI_52/XLXI_4/Mmult_n0026_PCOUT_to_Maddsub_n0027_PCIN_10
    DSP48_X0Y11.CLK      Tdspdck_PCIN_PREG     1.405   XLXI_52/XLXI_4/Maddsub_n0027
                                                       XLXI_52/XLXI_4/Maddsub_n0027
    -------------------------------------------------  ---------------------------
    Total                                      6.379ns (5.148ns logic, 1.231ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/counter_3 (SLICE_X15Y28.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/counter_2 (FF)
  Destination:          XLXI_5/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/counter_2 to XLXI_5/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.CQ      Tcko                  0.198   XLXI_5/counter<2>
                                                       XLXI_5/counter_2
    SLICE_X15Y28.C5      net (fanout=3)        0.063   XLXI_5/counter<2>
    SLICE_X15Y28.CLK     Tah         (-Th)    -0.155   XLXI_5/counter<2>
                                                       XLXI_5/Mcount_counter_xor<3>11
                                                       XLXI_5/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.353ns logic, 0.063ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_56/CLK_Baud (SLICE_X14Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_56/CLK_Baud (FF)
  Destination:          XLXI_56/CLK_Baud (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_56/CLK_Baud to XLXI_56/CLK_Baud
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.200   XLXI_56/CLK_Baud
                                                       XLXI_56/CLK_Baud
    SLICE_X14Y28.A6      net (fanout=7)        0.033   XLXI_56/CLK_Baud
    SLICE_X14Y28.CLK     Tah         (-Th)    -0.190   XLXI_56/CLK_Baud
                                                       XLXI_56/CLK_Baud_rstpot
                                                       XLXI_56/CLK_Baud
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_49/XLXI_41/XLXI_8/XLXI_3/XLXI_18 (SLICE_X13Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_49/XLXI_41/XLXI_8/XLXI_3/XLXI_18 (FF)
  Destination:          XLXI_49/XLXI_41/XLXI_8/XLXI_3/XLXI_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_49/XLXI_41/XLXI_8/XLXI_3/XLXI_18 to XLXI_49/XLXI_41/XLXI_8/XLXI_3/XLXI_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.AQ      Tcko                  0.198   XLXI_49/XLXI_41/XLXN_146<8>
                                                       XLXI_49/XLXI_41/XLXI_8/XLXI_3/XLXI_18
    SLICE_X13Y16.A6      net (fanout=2)        0.025   XLXI_49/XLXI_41/XLXN_146<8>
    SLICE_X13Y16.CLK     Tah         (-Th)    -0.215   XLXI_49/XLXI_41/XLXN_146<8>
                                                       XLXI_49/XLXI_41/XLXI_8/XLXI_4/XLXI_46
                                                       XLXI_49/XLXI_41/XLXI_8/XLXI_3/XLXI_18
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.473ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: XLXI_52/XLXI_4/Maddsub_n0027/CLK
  Logical resource: XLXI_52/XLXI_4/Maddsub_n0027/CLK
  Location pin: DSP48_X0Y11.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: XLXI_5/Data_Reg<7>/CLK
  Logical resource: XLXI_5/Mshreg_Data_Reg_7/CLK
  Location pin: SLICE_X12Y32.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.440|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3018 paths, 0 nets, and 649 connections

Design statistics:
   Minimum period:   6.440ns{1}   (Maximum frequency: 155.280MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 27 18:22:19 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



