$comment
	File created using the following command:
		vcd file Yasamin_2022510013_Group31_ALU.msim.vcd -direction
$end
$date
	Fri May 10 16:24:52 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Yasamin_2022510013_Group31_ALU_vlg_vec_tst $end
$var reg 4 ! Op_code [3:0] $end
$var reg 4 " S1 [3:0] $end
$var reg 4 # S2 [3:0] $end
$var wire 1 $ OUTPUT [3] $end
$var wire 1 % OUTPUT [2] $end
$var wire 1 & OUTPUT [1] $end
$var wire 1 ' OUTPUT [0] $end
$var wire 1 ( Overflow $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout $end
$var wire 1 1 inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout $end
$var wire 1 2 inst6|LPM_MUX_component|auto_generated|w_mux_outputs286w[1]~0_combout $end
$var wire 1 3 inst6|LPM_MUX_component|auto_generated|muxlut_result1w~4_combout $end
$var wire 1 4 inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout $end
$var wire 1 5 inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8_combout $end
$var wire 1 6 S2[0]~input_o $end
$var wire 1 7 Overflow~output_o $end
$var wire 1 8 OUTPUT[3]~output_o $end
$var wire 1 9 OUTPUT[2]~output_o $end
$var wire 1 : OUTPUT[1]~output_o $end
$var wire 1 ; OUTPUT[0]~output_o $end
$var wire 1 < Op_code[0]~input_o $end
$var wire 1 = S2[3]~input_o $end
$var wire 1 > S2[2]~input_o $end
$var wire 1 ? S1[1]~input_o $end
$var wire 1 @ S1[0]~input_o $end
$var wire 1 A inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 $end
$var wire 1 B inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 $end
$var wire 1 C inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 $end
$var wire 1 D inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 $end
$var wire 1 E inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout $end
$var wire 1 F Op_code[1]~input_o $end
$var wire 1 G inst3|LPM_MUX_component|auto_generated|muxlut_result0w~5_combout $end
$var wire 1 H inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 I Op_code[2]~input_o $end
$var wire 1 J inst3|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout $end
$var wire 1 K Op_code[3]~input_o $end
$var wire 1 L S1[3]~input_o $end
$var wire 1 M inst6|LPM_MUX_component|auto_generated|muxlut_result3w~0_combout $end
$var wire 1 N inst3|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout $end
$var wire 1 O S1[2]~input_o $end
$var wire 1 P inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5_combout $end
$var wire 1 Q inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3_combout $end
$var wire 1 R inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout $end
$var wire 1 S inst6|LPM_MUX_component|auto_generated|muxlut_result3w~1_combout $end
$var wire 1 T inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2_combout $end
$var wire 1 U inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4_combout $end
$var wire 1 V inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6_combout $end
$var wire 1 W inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4_combout $end
$var wire 1 X inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0_combout $end
$var wire 1 Y inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5_combout $end
$var wire 1 Z inst6|LPM_MUX_component|auto_generated|muxlut_result2w~6_combout $end
$var wire 1 [ inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7_combout $end
$var wire 1 \ inst6|LPM_MUX_component|auto_generated|w_mux_outputs116w[0]~0_combout $end
$var wire 1 ] S2[1]~input_o $end
$var wire 1 ^ inst6|LPM_MUX_component|auto_generated|muxlut_result1w~6_combout $end
$var wire 1 _ inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout $end
$var wire 1 ` inst6|LPM_MUX_component|auto_generated|muxlut_result1w~8_combout $end
$var wire 1 a inst6|LPM_MUX_component|auto_generated|muxlut_result1w~5_combout $end
$var wire 1 b inst6|LPM_MUX_component|auto_generated|muxlut_result1w~7_combout $end
$var wire 1 c inst3|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout $end
$var wire 1 d inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0_combout $end
$var wire 1 e inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout $end
$var wire 1 f inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout $end
$var wire 1 g inst6|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b1011 "
b110 #
0'
1&
1%
0$
1(
x)
0*
1+
x,
1-
1.
1/
00
01
12
03
04
05
06
17
08
19
1:
0;
0<
0=
1>
1?
1@
0A
0B
1C
0D
1E
0F
0G
1H
0I
1J
0K
1L
1M
1N
0O
0P
1Q
0R
1S
0T
0U
0V
1W
1X
1Y
1Z
1[
1\
1]
1^
0_
0`
0a
1b
0c
1d
0e
0f
0g
$end
#60000
b1 !
1<
0)
1c
0\
0S
0M
02
1g
0b
0N
1;
0:
07
1'
0&
0(
#120000
b11 !
b10 !
0<
1F
1)
0c
1\
0W
1S
1M
12
0J
0Y
0g
1b
0;
1:
0'
1&
0[
09
0%
#180000
b11 !
1<
0)
0^
1W
0S
0M
02
1Y
0b
0:
0&
1[
19
1%
#240000
b111 !
b101 !
b100 !
0<
0F
1I
1)
1^
1S
1M
12
1e
1R
0Q
1T
1f
0Y
1V
1g
18
1;
1$
1'
#300000
b101 !
1<
0)
1c
0\
0S
0M
1G
02
0[
0T
09
0%
1N
17
1(
0V
08
0$
#360000
b111 !
b110 !
0<
1F
1)
0c
1\
0W
1S
1M
0G
12
0e
1[
1T
0f
19
1%
0N
07
0(
1V
0g
18
0;
1$
0'
#420000
b111 !
1<
0)
0^
1W
0S
0M
02
0[
0T
09
0%
0V
08
0$
#480000
b1111 !
b1011 !
b1001 !
b1000 !
0<
0F
0I
1K
1)
1^
1S
1M
12
1J
0R
1[
19
1%
0[
09
0%
#500000
b11 "
b111 "
b110 "
b1110 #
b1010 #
b1011 #
16
0>
1=
0@
1O
0L
0)
0\
0H
1P
0M
0S
#540000
b1001 !
1<
1)
1c
1\
0X
0P
14
02
#600000
b1011 !
b1010 !
0<
1F
0)
0c
1X
0W
04
12
0J
13
#660000
b1011 !
1<
1)
0^
1P
14
02
#720000
b1111 !
b1101 !
b1100 !
0<
0F
1I
0)
1^
0\
1W
12
03
#780000
b1101 !
1<
1)
1c
1\
0X
0P
1G
04
02
#840000
b1111 !
b1110 !
0<
1F
0)
0c
1X
0W
0G
14
12
13
#900000
b1111 !
1<
1)
0^
1P
04
02
#960000
b111 !
b11 !
b1 !
b0 !
0<
0F
0I
0K
0)
1^
0\
1W
12
1J
03
1Q
1Y
1V
18
1$
1[
19
1%
#1000000
