INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/adder8_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/binary2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/imports/new/dpy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/sync_adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_4/project_4.srcs/sim_1/new/top_plus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_plus_tb
