/* See LICENSE file for copyright and license details. */

#ifndef LIBFE310_VENDOR_SPI_H
#define LIBFE310_VENDOR_SPI_H

#include "bits.h"

#define SPI0_BASE 0x10014000
#define SPI1_BASE 0x10024000
#define SPI2_BASE 0x10034000

#define SPI_SCKDIV_DIV GENMASK(11, 0)
#define SPI_SCKMODE_PHA BITMASK(0)
#define SPI_SCKMODE_POL BITMASK(1)
/* #define SPI_CSID */
/* #define SPI_CSDEF */
#define SPI_CSMODE_MODE GENMASK(1, 0)
#define SPI_DELAY0_CSSCK GENMASK(7, 0)
#define SPI_DELAY0_SCKCS GENMASK(23, 16)
#define SPI_DELAY1_INTERCS GENMASK(7, 0)
#define SPI_DELAY1_INTERXFR GENMASK(23, 16)
#define SPI_FMT_PROTO GENMASK(1, 0)
#define SPI_FMT_ENDIAN BITMASK(2)
#define SPI_FMT_DIR BITMASK(3)
#define SPI_FMT_LEN GENMASK(19, 16)
#define SPI_TXDATA_DATA GENMASK(7, 0)
#define SPI_TXDATA_FULL BITMASK(31)
#define SPI_RXDATA_DATA GENMASK(7, 0)
#define SPI_RXDATA_EMPTY BITMASK(31)
#define SPI_TXMARK_TXMARK GENMASK(2, 0)
#define SPI_RXMARK_RXMARK GENMASK(2, 0)
#define SPI_IE_TXWM BITMASK(0)
#define SPI_IE_RXWM BITMASK(1)
#define SPI_IP_TXWM BITMASK(0)
#define SPI_IP_RXWM BITMASK(1)
#define SPI_FCTRL_EN BITMASK(0)
#define SPI_FFMT_CMD_EN BITMASK(0)
#define SPI_FFMT_ADDR_LEN GENMASK(3, 1)
#define SPI_FFMT_PAD_CNT GENMASK(7, 4)
#define SPI_FFMT_CMD_PROTO GENMASK(9, 8)
#define SPI_FFMT_ADDR_PROTO GENMASK(11, 10)
#define SPI_FFMT_DATA_PROTO GENMASK(13, 12)
#define SPI_FFMT_CMD_CODE GENMASK(23, 16)
#define SPI_FFMT_PAD_CODE GENMASK(31, 24)

#define SPI_FMT_LEN_MAX 8

#endif /* LIBFE310_VENDOR_SPI_H */

