% Copyright 2023 The MathWorks, Inc.

R_ds = 0.01;
%R_ds =0.2e-3
Vth = 5;
%Vth = 3;
Vdc = 800;
%Vdc=24;

ts_FPGA_clk = 10e-9;
ts_FPGA_mdl = 1e-6;

s_Ron = 0.01;
s_Vf = 0.7;
d_Ron = 0.01;
%d_Ron =0.3e-3;
d_Vf = 0.8;
%d_Vf = 0.88;
HB_Snub = 10000;


