# Compile of cpu.v failed with 3 errors.
# Compile of flag_reg.v was successful.
# Compile of MUX4bit_2to1.v was successful.
# Compile of MUX16bit_2to1.v was successful.
# Compile of MUX16bit_4to1.v was successful.
# Compile of pc_control.v was successful.
# Compile of SignExtend4bit.v was successful.
# Compile of SignExtend8bit.v was successful.
# Compile of tb_SignExtend4bit.v was successful.
# Compile of tb_SignExtend8bit.v was successful with warnings.
# Compile of tb_Mux.v failed with 4 errors.
# Compile of bitman.v was successful.
# Compile of cpu_control.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of adder_1bit.v was successful.
# Compile of adder_4bit.v was successful.
# Compile of CLA.v was successful.
# Compile of claAddSub.v was successful.
# Compile of paddsb.v was successful.
# Compile of ror.v was successful.
# Compile of sll.v was successful.
# Compile of srl.v was successful.
# Compile of xor_module.v was successful.
# Compile of tb_red.v was successful.
# Compile of ALU.v was successful.
# Compile of red.v was successful with warnings.
# 26 compiles, 2 failed with 7 errors.
# Compile of cpu.v failed with 3 errors.
# Compile of tb_Mux.v failed with 4 errors.
# 2 compiles, 2 failed with 7 errors.
vsim ALU_tb
# vsim ALU_tb 
# Start time: 19:20:10 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# ADD: In1=0000000000010000, In2=0000000000000100, ALUOp=000, FLAG=000, ALUOut=0000000000010100
# SUB: In1=0000000000010100, In2=0000000000000101, ALUOp=001, FLAG=000, ALUOut=0000000000011001
# XOR: In1=1010101111001101, In2=1010101111001101, ALUOp=010, FLAG=0x0, ALUOut=0101011110011010
# RED: In1=1111111100000000, In2=0000000011111111, ALUOp=011, FLAG=001, ALUOut=1111111111111111
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v(73)
#    Time: 50 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v line 73
# Compile of tb_ALU.v failed with 2 errors.
vlog tb_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:29:23 on Oct 25,2024
# vlog -reportprogress 300 tb_ALU.v 
# -- Compiling module ALU_tb
# ** Error (suppressible): tb_ALU.v(12): (vlog-2388) 'FLAG_in' already declared in this scope (ALU_tb) at tb_ALU.v(9).
# ** Error: tb_ALU.v(12): (vlog-13311) 'FLAG_in' already declared in this scope ('ALU_tb') with a type.
# End time: 19:29:23 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Compile of tb_ALU.v was successful.
vsim ALU_tb
# End time: 19:30:23 on Oct 25,2024, Elapsed time: 0:10:13
# Errors: 0, Warnings: 10
# vsim ALU_tb 
# Start time: 19:30:23 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FLAG'.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ALUOut'.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v Line: 19
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
# Error loading design
# End time: 19:30:23 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 6
# Compile of tb_ALU.v was successful.
vsim ALU_tb
# vsim ALU_tb 
# Start time: 19:36:28 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# ADD: In1=0000000000010000, In2=0000000000000100, ALUOp=000, FLAG=000, ALUOut=0000000000010100
# SUB: In1=0000000000010100, In2=0000000000000101, ALUOp=001, FLAG=000, ALUOut=0000000000011001
# XOR: In1=1010101111001101, In2=1010101111001101, ALUOp=010, FLAG=0x0, ALUOut=0101011110011010
# RED: In1=1111111100000000, In2=0000000011111111, ALUOp=011, FLAG=001, ALUOut=1111111111111111
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v(77)
#    Time: 50 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v line 77
vlog ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:37:53 on Oct 25,2024
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:37:53 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim ALU_tb
# End time: 19:38:03 on Oct 25,2024, Elapsed time: 0:01:35
# Errors: 0, Warnings: 8
# vsim ALU_tb 
# Start time: 19:38:03 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# ADD: In1=0000000000010000, In2=0000000000000100, ALUOp=000, FLAG=000, ALUOut=0000000000010100
# SUB: In1=0000000000010100, In2=0000000000000101, ALUOp=001, FLAG=000, ALUOut=0000000000011001
# XOR: In1=1010101111001101, In2=1010101111001101, ALUOp=010, FLAG=0x0, ALUOut=0101011110011010
# RED: In1=1111111100000000, In2=0000000011111111, ALUOp=011, FLAG=001, ALUOut=1111111111111111
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v(77)
#    Time: 50 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v line 77
run ALU.v
# Invalid time value: ALU.v
run ALU.v
# Invalid time value: ALU.v
vsim ALU
# End time: 19:40:01 on Oct 25,2024, Elapsed time: 0:01:58
# Errors: 0, Warnings: 6
# vsim ALU 
# Start time: 19:40:01 on Oct 25,2024
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ns  Iteration: 0  Instance: /ALU/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
# Compile of cpu.v failed with 3 errors.
# Compile of flag_reg.v was successful.
# Compile of MUX4bit_2to1.v was successful.
# Compile of MUX16bit_2to1.v was successful.
# Compile of MUX16bit_4to1.v was successful.
# Compile of pc_control.v was successful.
# Compile of SignExtend4bit.v was successful.
# Compile of SignExtend8bit.v was successful.
# Compile of tb_SignExtend4bit.v was successful.
# Compile of tb_SignExtend8bit.v was successful with warnings.
# Compile of tb_Mux.v failed with 4 errors.
# Compile of bitman.v was successful.
# Compile of cpu_control.v was successful.
# Compile of tb_ALU.v was successful.
# Compile of adder_1bit.v was successful.
# Compile of adder_4bit.v was successful.
# Compile of CLA.v was successful.
# Compile of claAddSub.v was successful.
# Compile of paddsb.v was successful.
# Compile of ror.v was successful.
# Compile of sll.v was successful.
# Compile of srl.v was successful.
# Compile of xor_module.v was successful.
# Compile of tb_red.v was successful.
# Compile of red.v was successful with warnings.
# Compile of ALU.v failed with 2 errors.
# 26 compiles, 3 failed with 9 errors.
vlog ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:53 on Oct 25,2024
# vlog -reportprogress 300 ALU.v 
# ** Error: (vlog-13053) ALU.v(1): near "'t": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ALU.v(1): near "'t": syntax error, unexpected BASE, expecting class.
# End time: 19:40:53 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:41:34 on Oct 25,2024
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:41:34 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim ALU_tb
# End time: 19:41:58 on Oct 25,2024, Elapsed time: 0:01:57
# Errors: 0, Warnings: 7
# vsim ALU_tb 
# Start time: 19:41:58 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# ADD: In1=0000000000010000, In2=0000000000000100, ALUOp=000, FLAG=000, ALUOut=0000000000010100
# SUB: In1=0000000000010100, In2=0000000000000101, ALUOp=001, FLAG=000, ALUOut=0000000000011001
# XOR: In1=1010101111001101, In2=1010101111001101, ALUOp=010, FLAG=0x0, ALUOut=0101011110011010
# RED: In1=1111111100000000, In2=0000000011111111, ALUOp=011, FLAG=001, ALUOut=1111111111111111
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v(77)
#    Time: 50 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v line 77
run ALU.v
# Invalid time value: ALU.v
run ALU
# Invalid time value: ALU
vsim ALU
# End time: 19:42:34 on Oct 25,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 6
# vsim ALU 
# Start time: 19:42:34 on Oct 25,2024
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ns  Iteration: 0  Instance: /ALU/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# Compile of ALU.v failed with 1 errors.
vlog ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:53:18 on Oct 25,2024
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# ** Error: ALU.v(45): (vlog-13161) unexpected '$display'
# End time: 19:53:18 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Compile of ALU.v failed with 1 errors.
vlog alu.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:54:35 on Oct 25,2024
# vlog -reportprogress 300 alu.v 
# -- Compiling module ALU
# ** Error: alu.v(45): (vlog-13161) unexpected '$monitor'
# End time: 19:54:35 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Compile of ALU.v was successful.
vsim ALU_tb
# End time: 19:56:31 on Oct 25,2024, Elapsed time: 0:13:57
# Errors: 0, Warnings: 12
# vsim ALU_tb 
# Start time: 19:56:31 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# idk anything as long as it prints out the two values t1= 000 ; tt1+ 1
# ADD: In1=0000000000010000, In2=0000000000000100, ALUOp=000, FLAG=000, ALUOut=0000000000010100
# idk anything as long as it prints out the two values t1= 001 ; tt1+ 1
# SUB: In1=0000000000010100, In2=0000000000000101, ALUOp=001, FLAG=000, ALUOut=0000000000011001
# idk anything as long as it prints out the two values t1= 010 ; tt1+ 1
# XOR: In1=1010101111001101, In2=1010101111001101, ALUOp=010, FLAG=0x0, ALUOut=0101011110011010
# idk anything as long as it prints out the two values t1= 011 ; tt1+ 1
# RED: In1=1111111100000000, In2=0000000011111111, ALUOp=011, FLAG=001, ALUOut=1111111111111111
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v(77)
#    Time: 50 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v line 77
# Compile of ALU.v was successful.
vsim ALU_tb
# End time: 20:06:55 on Oct 25,2024, Elapsed time: 0:10:24
# Errors: 0, Warnings: 7
# vsim ALU_tb 
# Start time: 20:06:55 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# ADD: In1=0000000000010000, In2=0000000000000100, ALUOp=000, FLAG=100, ALUOut=0000000000000000
# SUB: In1=0000000000010100, In2=0000000000000101, ALUOp=001, FLAG=000, ALUOut=0000000000000100
# XOR: In1=1010101111001101, In2=1010101111001101, ALUOp=010, FLAG=000, ALUOut=1010101111001101
# RED: In1=1111111100000000, In2=0000000011111111, ALUOp=011, FLAG=100, ALUOut=0000000000000000
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v(77)
#    Time: 50 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v line 77
# Compile of ALU.v was successful.
vsim ALU_tb
# End time: 20:11:54 on Oct 25,2024, Elapsed time: 0:04:59
# Errors: 0, Warnings: 9
# vsim ALU_tb 
# Start time: 20:11:54 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# ADD: In1=0000000000010000, In2=0000000000000100, ALUOp=000, FLAG=100, ALUOut=0000000000000000
# SUB: In1=0000000000010100, In2=0000000000000101, ALUOp=001, FLAG=000, ALUOut=0000000000000100
# XOR: In1=1010101111001101, In2=1010101111001101, ALUOp=010, FLAG=000, ALUOut=1010101111001101
# RED: In1=1111111100000000, In2=0000000011111111, ALUOp=011, FLAG=100, ALUOut=0000000000000000
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v(77)
#    Time: 50 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v line 77
# Compile of ALU.v was successful.
vsim ALU_tb
# End time: 20:17:47 on Oct 25,2024, Elapsed time: 0:05:53
# Errors: 0, Warnings: 8
# vsim ALU_tb 
# Start time: 20:17:47 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# t1=xxx, t2=xxx, t3=xxx, t4=xxx, t5=xxx, t6=xxx, t7=xxx, t8=xxx
# tt1=x, tt2=x, tt3=x, tt4=x, tt5=x, tt6=x, tt7=x, tt8=x
# ADD: In1=0000000000010000, In2=0000000000000100, ALUOp=000, FLAG=100, ALUOut=0000000000000000
# SUB: In1=0000000000010100, In2=0000000000000101, ALUOp=001, FLAG=000, ALUOut=0000000000000100
# XOR: In1=1010101111001101, In2=1010101111001101, ALUOp=010, FLAG=000, ALUOut=1010101111001101
# RED: In1=1111111100000000, In2=0000000011111111, ALUOp=011, FLAG=100, ALUOut=0000000000000000
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v(77)
#    Time: 50 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v line 77
# Compile of ALU.v was successful with warnings.
vsim ALU_tb
# End time: 20:22:53 on Oct 25,2024, Elapsed time: 0:05:06
# Errors: 0, Warnings: 8
# vsim ALU_tb 
# Start time: 20:22:53 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
vsim ALU_tb
# End time: 20:22:58 on Oct 25,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 6
# vsim ALU_tb 
# Start time: 20:22:58 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# t1=001, t2=000, t3=000, t4=000, t5=000, t6=000, t7=000, 
# 
#     t8=000, tt1=0, tt2=0, tt3=0, tt4=0, tt5=0, tt6=0, tt7=0, tt8=0
# ADD: In1=0000000000010000, In2=0000000000000100, ALUOp=000, FLAG=100, ALUOut=0000000000000000
# t1=000, t2=001, t3=000, t4=000, t5=000, t6=000, t7=000, 
# 
#     t8=000, tt1=0, tt2=0, tt3=0, tt4=0, tt5=0, tt6=0, tt7=0, tt8=0
# SUB: In1=0000000000010100, In2=0000000000000101, ALUOp=001, FLAG=000, ALUOut=0000000000000100
# t1=000, t2=000, t3=001, t4=000, t5=000, t6=000, t7=000, 
# 
#     t8=000, tt1=0, tt2=0, tt3=0, tt4=0, tt5=0, tt6=0, tt7=0, tt8=0
# XOR: In1=1010101111001101, In2=1010101111001101, ALUOp=010, FLAG=000, ALUOut=1010101111001101
# t1=000, t2=000, t3=000, t4=001, t5=000, t6=000, t7=000, 
# 
#     t8=000, tt1=0, tt2=0, tt3=0, tt4=0, tt5=0, tt6=0, tt7=0, tt8=0
# RED: In1=1111111100000000, In2=0000000011111111, ALUOp=011, FLAG=100, ALUOut=0000000000000000
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v(77)
#    Time: 50 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v line 77
# Compile of ALU.v was successful with warnings.
vsim ALU_tb
# End time: 20:33:05 on Oct 25,2024, Elapsed time: 0:10:07
# Errors: 0, Warnings: 8
# vsim ALU_tb 
# Start time: 20:33:05 on Oct 25,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.claAddSub
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# Loading work.paddsb
# Loading work.red
# Loading work.ror
# Loading work.sll
# Loading work.srl
# Loading work.xor_module
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/uut/reduction/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# t1=000, t2=001, t3=010, t4=011, t5=100, t6=101, t7=110, 
# 
#     t8=111, tt1=1, tt2=0, tt3=0, tt4=0, tt5=0, tt6=0, tt7=0, tt8=0
# ADD: In1=0000000000010000, In2=0000000000000100, ALUOp=000, FLAG=000, ALUOut=0000000000010100
# t1=001, t2=000, t3=011, t4=010, t5=101, t6=100, t7=111, 
# 
#     t8=110, tt1=0, tt2=1, tt3=0, tt4=0, tt5=0, tt6=0, tt7=0, tt8=0
# SUB: In1=0000000000010100, In2=0000000000000101, ALUOp=001, FLAG=0z0, ALUOut=0000000000001111
# t1=010, t2=011, t3=000, t4=001, t5=110, t6=111, t7=100, 
# 
#     t8=101, tt1=0, tt2=0, tt3=1, tt4=0, tt5=0, tt6=0, tt7=0, tt8=0
# XOR: In1=1010101111001101, In2=1010101111001101, ALUOp=010, FLAG=100, ALUOut=0000000000000000
# t1=011, t2=010, t3=001, t4=000, t5=111, t6=110, t7=101, 
# 
#     t8=100, tt1=0, tt2=0, tt3=0, tt4=1, tt5=0, tt6=0, tt7=0, tt8=0
# RED: In1=1111111100000000, In2=0000000011111111, ALUOp=011, FLAG=x00, ALUOut=xxxxzzzxxxxxxxxx
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v(77)
#    Time: 50 ns  Iteration: 0  Instance: /ALU_tb
# 1
# Break in Module ALU_tb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_ALU.v line 77
vlog red.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:42:45 on Oct 25,2024
# vlog -reportprogress 300 red.v 
# -- Compiling module red
# ** Warning: red.v(34): (vlog-2697) MSB 11 of part-select into 'Sum_a' is out of bounds.
# ** Warning: red.v(34): (vlog-2697) LSB 8 of part-select into 'Sum_a' is out of bounds.
# ** Warning: red.v(35): (vlog-2697) MSB 15 of part-select into 'Sum_b' is out of bounds.
# ** Warning: red.v(35): (vlog-2697) LSB 12 of part-select into 'Sum_b' is out of bounds.
# ** Warning: red.v(38): (vlog-2697) MSB 7 of part-select into 'Sum_d' is out of bounds.
# ** Warning: red.v(38): (vlog-2697) LSB 4 of part-select into 'Sum_d' is out of bounds.
# 
# Top level modules:
# 	red
# End time: 20:42:46 on Oct 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Compile of red.v was successful.
vsim tb_red
# End time: 20:45:48 on Oct 25,2024, Elapsed time: 0:12:43
# Errors: 0, Warnings: 9
# vsim tb_red 
# Start time: 20:45:48 on Oct 25,2024
# Loading work.tb_red
# Loading work.red
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_red/uut/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# Test Case 1 - A: 0000000000000001, B: 0000000000000001, Sum: 0000000000100000
# Test Case 2 - A: 0000111100001111, B: 0000000011110000, Sum: 0000000011101111
# Test Case 3 - A: 1111111111111111, B: 0000000000000001, Sum: 1111111111111111
# Test Case 4 - A: 0001001000110100, B: 0101011001111000, Sum: 1111111101010000
# Test Case 5 - A: 1010101111001101, B: 1101110010111010, Sum: 1111111111110000
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_red.v(45)
#    Time: 50 ps  Iteration: 0  Instance: /tb_red
# 1
# Break in Module tb_red at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_red.v line 45
# Compile of red.v was successful.
vsim tb_red
# End time: 20:53:47 on Oct 25,2024, Elapsed time: 0:07:59
# Errors: 0, Warnings: 8
# vsim tb_red 
# Start time: 20:53:47 on Oct 25,2024
# Loading work.tb_red
# Loading work.red
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_red/uut/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
vsim tb_red
# End time: 20:53:52 on Oct 25,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 6
# vsim tb_red 
# Start time: 20:53:52 on Oct 25,2024
# Loading work.tb_red
# Loading work.red
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add6'.  Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_red/uut/add6 File: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v Line: 48
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'P'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'G'.
# ** Warning: (vsim-3722) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(48): [TFMPC] - Missing connection for port 'ovfl'.
run -all
# Test Case 1 - A: 0000000000000001, B: 0000000000000001, Sum: 0000000000000010
# Test Case 2 - A: 0000111100001111, B: 0000000011110000, Sum: 1111111100001110
# Test Case 3 - A: 1111111111111111, B: 0000000000000001, Sum: 1111111111111111
# Test Case 4 - A: 0001001000110100, B: 0101011001111000, Sum: 1111111100010100
# Test Case 5 - A: 1010101111001101, B: 1101110010111010, Sum: 0000001000001110
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_red.v(45)
#    Time: 50 ps  Iteration: 0  Instance: /tb_red
# 1
# Break in Module tb_red at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_red.v line 45
# Compile of paddsb.v was successful.
# Compile of tb_claAddSub.v was successful.
# Compile of tb_paddsb.v was successful.
vsim tb_paddsb
# End time: 21:08:07 on Oct 25,2024, Elapsed time: 0:14:15
# Errors: 0, Warnings: 11
# vsim tb_paddsb 
# Start time: 21:08:07 on Oct 25,2024
# Loading work.tb_paddsb
# Loading work.paddsb
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
run -all
# A = 1234, B = 4321, Sum = 0101010101010101, Expected 16'h5555
# A = f234, B = 0001, Sum = f235, expected: 16'f235
# A = ffff, B = 0001, Sum = fff0, expected: 16'fff8
# A = 0000, B = 0000, Sum = 0000, expected 16'h0000
# A = aaaa, B = 5555, Sum = ffff
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_paddsb.v(50)
#    Time: 50 ps  Iteration: 0  Instance: /tb_paddsb
# 1
# Break in Module tb_paddsb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_paddsb.v line 50
# Compile of tb_paddsb.v was successful.
vsim tb_paddsb
# End time: 21:11:59 on Oct 25,2024, Elapsed time: 0:03:52
# Errors: 0, Warnings: 2
# vsim tb_paddsb 
# Start time: 21:11:59 on Oct 25,2024
# Loading work.tb_paddsb
# Loading work.paddsb
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
vsim tb_paddsb
# End time: 21:12:05 on Oct 25,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
# vsim tb_paddsb 
# Start time: 21:12:05 on Oct 25,2024
# Loading work.tb_paddsb
# Loading work.paddsb
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
run -all
# Test 1: A = 1234, B = 4321, Sum = 5555, Expected = 16'h5555
# Test 2: A = f234, B = 0001, Sum = f235, Expected = 16'hF235
# Test 3: A = ffff, B = 0001, Sum = fff0, Expected = 16'h0000
# Error: Test 3 failed! Expected 16'h0000, got fff0
# Test 4: A = 0000, B = 0000, Sum = 0000, Expected = 16'h0000
# Test 5: A = aaaa, B = 5555, Sum = ffff, Expected = 16'hFFFF
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_paddsb.v(64)
#    Time: 50 ps  Iteration: 0  Instance: /tb_paddsb
# 1
# Break in Module tb_paddsb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_paddsb.v line 64
# Compile of paddsb.v was successful.
vsim tb_paddsb
# End time: 21:14:33 on Oct 25,2024, Elapsed time: 0:02:28
# Errors: 0, Warnings: 3
# vsim tb_paddsb 
# Start time: 21:14:33 on Oct 25,2024
# Loading work.tb_paddsb
# Loading work.paddsb
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
run -all
# ovfl: 0 0 0 0
# Test 1: A = 1234, B = 4321, Sum = 5555, Expected = 16'h5555
# Test 2: A = f234, B = 0001, Sum = f235, Expected = 16'hF235
# Test 3: A = ffff, B = 0001, Sum = fff0, Expected = 16'h0000
# Error: Test 3 failed! Expected 16'h0000, got fff0
# Test 4: A = 0000, B = 0000, Sum = 0000, Expected = 16'h0000
# Test 5: A = aaaa, B = 5555, Sum = ffff, Expected = 16'hFFFF
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_paddsb.v(64)
#    Time: 50 ps  Iteration: 0  Instance: /tb_paddsb
# 1
# Break in Module tb_paddsb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_paddsb.v line 64
# Compile of tb_paddsb.v was successful.
vsim tb_paddsb
# End time: 21:18:59 on Oct 25,2024, Elapsed time: 0:04:26
# Errors: 0, Warnings: 2
# vsim tb_paddsb 
# Start time: 21:18:59 on Oct 25,2024
# Loading work.tb_paddsb
# Loading work.paddsb
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
run -all
# ovfl: 0 0 0 0
# Test 1: A = 1234, B = 4321, Sum = 5555, Expected = 16'h5555
# Test 2: A = f234, B = 0001, Sum = f235, Expected = 16'hF235
# ovfl: 1 0 0 0
# Test 3: A = ffff, B = 0008, Sum = fff7, Expected = 16'h0000
# Error: Test 3 failed! Expected 16'hffff, got fff7
# ovfl: 0 0 0 0
# Test 4: A = 0000, B = 0000, Sum = 0000, Expected = 16'h0000
# Test 5: A = aaaa, B = 5555, Sum = ffff, Expected = 16'hFFFF
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_paddsb.v(64)
#    Time: 50 ps  Iteration: 0  Instance: /tb_paddsb
# 1
# Break in Module tb_paddsb at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_paddsb.v line 64
# Compile of paddsb.v was successful.
tb_paddsb
# invalid command name "tb_paddsb"
vsim tb_paddsb
# End time: 21:34:20 on Oct 25,2024, Elapsed time: 0:15:21
# Errors: 0, Warnings: 3
# vsim tb_paddsb 
# Start time: 21:34:20 on Oct 25,2024
# Loading work.tb_paddsb
# Loading work.paddsb
# Loading work.adder_4bit
# Loading work.adder_1bit
# Loading work.CLA
run -all
# ovfl: 0 0 0 0
# Test 1: A = 1234, B = 4321, Sum = 5555, Expected = 16'h5555
# Test 2: A = f234, B = 0001, Sum = f235, Expected = 16'hF235
# ovfl: 1 0 0 0
# Test 3: A = ffff, B = 0008, Sum = fff8, Expected = 16'h0000
# ovfl: 0 0 0 0
# Test 4: A = 0000, B = 0000, Sum = 0000, Expected = 16'h0000
# Test 5: A = aaaa, B = 5555, Sum = ffff, Expected = 16'hFFFF
# ** Note: $finish    : C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_paddsb.v(64)
#    Time: 50 ps  Iteration: 0  Instance: /tb_paddsb
