// Seed: 2600606093
module module_0 ();
  reg   id_1;
  logic id_2;
  always @(posedge id_2) begin
    id_1 = id_1;
    id_1 <= 1;
  end
  logic id_3 = 1;
endmodule
