$comment
	File created using the following command:
		vcd file Projeto_final.msim.vcd -direction
$end
$date
	Mon Nov 28 12:20:50 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module projeto_final_vhd_vec_tst $end
$var wire 1 ! Clock $end
$var wire 1 " Frequencia $end
$var wire 1 # Reset $end
$var wire 1 $ Saida [23] $end
$var wire 1 % Saida [22] $end
$var wire 1 & Saida [21] $end
$var wire 1 ' Saida [20] $end
$var wire 1 ( Saida [19] $end
$var wire 1 ) Saida [18] $end
$var wire 1 * Saida [17] $end
$var wire 1 + Saida [16] $end
$var wire 1 , Saida [15] $end
$var wire 1 - Saida [14] $end
$var wire 1 . Saida [13] $end
$var wire 1 / Saida [12] $end
$var wire 1 0 Saida [11] $end
$var wire 1 1 Saida [10] $end
$var wire 1 2 Saida [9] $end
$var wire 1 3 Saida [8] $end
$var wire 1 4 Saida [7] $end
$var wire 1 5 Saida [6] $end
$var wire 1 6 Saida [5] $end
$var wire 1 7 Saida [4] $end
$var wire 1 8 Saida [3] $end
$var wire 1 9 Saida [2] $end
$var wire 1 : Saida [1] $end
$var wire 1 ; Saida [0] $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var wire 1 ? devoe $end
$var wire 1 @ devclrn $end
$var wire 1 A devpor $end
$var wire 1 B ww_devoe $end
$var wire 1 C ww_devclrn $end
$var wire 1 D ww_devpor $end
$var wire 1 E ww_Saida [23] $end
$var wire 1 F ww_Saida [22] $end
$var wire 1 G ww_Saida [21] $end
$var wire 1 H ww_Saida [20] $end
$var wire 1 I ww_Saida [19] $end
$var wire 1 J ww_Saida [18] $end
$var wire 1 K ww_Saida [17] $end
$var wire 1 L ww_Saida [16] $end
$var wire 1 M ww_Saida [15] $end
$var wire 1 N ww_Saida [14] $end
$var wire 1 O ww_Saida [13] $end
$var wire 1 P ww_Saida [12] $end
$var wire 1 Q ww_Saida [11] $end
$var wire 1 R ww_Saida [10] $end
$var wire 1 S ww_Saida [9] $end
$var wire 1 T ww_Saida [8] $end
$var wire 1 U ww_Saida [7] $end
$var wire 1 V ww_Saida [6] $end
$var wire 1 W ww_Saida [5] $end
$var wire 1 X ww_Saida [4] $end
$var wire 1 Y ww_Saida [3] $end
$var wire 1 Z ww_Saida [2] $end
$var wire 1 [ ww_Saida [1] $end
$var wire 1 \ ww_Saida [0] $end
$var wire 1 ] ww_Clock $end
$var wire 1 ^ ww_Reset $end
$var wire 1 _ ww_Frequencia $end
$var wire 1 ` \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 a \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 b \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 c \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 d \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 e \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 f \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 g \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 h \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 i \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 j \Clock~input_o\ $end
$var wire 1 k \Reset~input_o\ $end
$var wire 1 l \Frequencia~input_o\ $end
$var wire 1 m \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 n \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 o \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 p \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 q \Saida[23]~output_o\ $end
$var wire 1 r \Saida[22]~output_o\ $end
$var wire 1 s \Saida[21]~output_o\ $end
$var wire 1 t \Saida[20]~output_o\ $end
$var wire 1 u \Saida[19]~output_o\ $end
$var wire 1 v \Saida[18]~output_o\ $end
$var wire 1 w \Saida[17]~output_o\ $end
$var wire 1 x \Saida[16]~output_o\ $end
$var wire 1 y \Saida[15]~output_o\ $end
$var wire 1 z \Saida[14]~output_o\ $end
$var wire 1 { \Saida[13]~output_o\ $end
$var wire 1 | \Saida[12]~output_o\ $end
$var wire 1 } \Saida[11]~output_o\ $end
$var wire 1 ~ \Saida[10]~output_o\ $end
$var wire 1 !! \Saida[9]~output_o\ $end
$var wire 1 "! \Saida[8]~output_o\ $end
$var wire 1 #! \Saida[7]~output_o\ $end
$var wire 1 $! \Saida[6]~output_o\ $end
$var wire 1 %! \Saida[5]~output_o\ $end
$var wire 1 &! \Saida[4]~output_o\ $end
$var wire 1 '! \Saida[3]~output_o\ $end
$var wire 1 (! \Saida[2]~output_o\ $end
$var wire 1 )! \Saida[1]~output_o\ $end
$var wire 1 *! \Saida[0]~output_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0<
1=
x>
1?
1@
1A
1B
1C
1D
0]
0^
0_
0j
0k
0l
0m
zn
zo
zp
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
1*!
1E
1F
1G
1H
1I
1J
1K
1L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1\
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
14
15
16
17
18
19
1:
1;
$end
#10000
1"
1_
1l
#20000
0"
0_
0l
#30000
1"
1_
1l
#40000
0"
0_
0l
#50000
1"
1_
1l
#60000
0"
0_
0l
#70000
1"
1_
1l
#80000
0"
0_
0l
#90000
1"
1_
1l
#100000
0"
0_
0l
#110000
1"
1_
1l
#120000
0"
0_
0l
#130000
1"
1_
1l
#140000
0"
0_
0l
#150000
1"
1_
1l
#160000
0"
0_
0l
#170000
1"
1_
1l
#180000
0"
0_
0l
#190000
1"
1_
1l
#200000
0"
0_
0l
#210000
1"
1_
1l
#220000
0"
0_
0l
#230000
1"
1_
1l
#240000
0"
0_
0l
#250000
1"
1_
1l
#260000
0"
0_
0l
#270000
1"
1_
1l
#280000
0"
0_
0l
#290000
1"
1_
1l
#300000
0"
0_
0l
#310000
1"
1_
1l
#320000
0"
0_
0l
#330000
1"
1_
1l
#340000
0"
0_
0l
#350000
1"
1_
1l
#360000
0"
0_
0l
#370000
1"
1_
1l
#380000
0"
0_
0l
#390000
1"
1_
1l
#400000
0"
0_
0l
#410000
1"
1_
1l
#420000
0"
0_
0l
#430000
1"
1_
1l
#440000
0"
0_
0l
#450000
1"
1_
1l
#460000
0"
0_
0l
#470000
1"
1_
1l
#480000
0"
0_
0l
#490000
1"
1_
1l
#500000
0"
0_
0l
#510000
1"
1_
1l
#520000
0"
0_
0l
#530000
1"
1_
1l
#540000
0"
0_
0l
#550000
1"
1_
1l
#560000
0"
0_
0l
#570000
1"
1_
1l
#580000
0"
0_
0l
#590000
1"
1_
1l
#600000
0"
0_
0l
#610000
1"
1_
1l
#620000
0"
0_
0l
#630000
1"
1_
1l
#640000
0"
0_
0l
#650000
1"
1_
1l
#660000
0"
0_
0l
#670000
1"
1_
1l
#680000
0"
0_
0l
#690000
1"
1_
1l
#700000
0"
0_
0l
#710000
1"
1_
1l
#720000
0"
0_
0l
#730000
1"
1_
1l
#740000
0"
0_
0l
#750000
1"
1_
1l
#760000
0"
0_
0l
#770000
1"
1_
1l
#780000
0"
0_
0l
#790000
1"
1_
1l
#800000
0"
0_
0l
#810000
1"
1_
1l
#820000
0"
0_
0l
#830000
1"
1_
1l
#840000
0"
0_
0l
#850000
1"
1_
1l
#860000
0"
0_
0l
#870000
1"
1_
1l
#880000
0"
0_
0l
#890000
1"
1_
1l
#900000
0"
0_
0l
#910000
1"
1_
1l
#920000
0"
0_
0l
#930000
1"
1_
1l
#940000
0"
0_
0l
#950000
1"
1_
1l
#960000
0"
0_
0l
#970000
1"
1_
1l
#980000
0"
0_
0l
#990000
1"
1!
1_
1]
1j
1l
#1000000
