# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name p_int_0_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_x_read \
    op interface \
    ports { p_int_0_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name p_int_1_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_x_read \
    op interface \
    ports { p_int_1_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name p_int_2_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_x_read \
    op interface \
    ports { p_int_2_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name p_int_3_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_x_read \
    op interface \
    ports { p_int_3_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name p_int_4_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_x_read \
    op interface \
    ports { p_int_4_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name p_int_5_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_x_read \
    op interface \
    ports { p_int_5_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name p_int_6_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_x_read \
    op interface \
    ports { p_int_6_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name p_int_7_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_x_read \
    op interface \
    ports { p_int_7_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name p_int_8_x_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_x_read \
    op interface \
    ports { p_int_8_x_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name p_int_0_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_y_read \
    op interface \
    ports { p_int_0_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name p_int_1_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_y_read \
    op interface \
    ports { p_int_1_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name p_int_2_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_y_read \
    op interface \
    ports { p_int_2_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name p_int_3_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_y_read \
    op interface \
    ports { p_int_3_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name p_int_4_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_y_read \
    op interface \
    ports { p_int_4_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name p_int_5_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_y_read \
    op interface \
    ports { p_int_5_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name p_int_6_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_y_read \
    op interface \
    ports { p_int_6_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name p_int_7_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_y_read \
    op interface \
    ports { p_int_7_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name p_int_8_y_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_y_read \
    op interface \
    ports { p_int_8_y_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name p_int_0_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_z_read \
    op interface \
    ports { p_int_0_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name p_int_1_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_z_read \
    op interface \
    ports { p_int_1_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name p_int_2_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_z_read \
    op interface \
    ports { p_int_2_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name p_int_3_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_z_read \
    op interface \
    ports { p_int_3_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name p_int_4_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_z_read \
    op interface \
    ports { p_int_4_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name p_int_5_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_z_read \
    op interface \
    ports { p_int_5_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name p_int_6_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_z_read \
    op interface \
    ports { p_int_6_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name p_int_7_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_z_read \
    op interface \
    ports { p_int_7_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name p_int_8_z_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_z_read \
    op interface \
    ports { p_int_8_z_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name p_int_0_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_vx_read \
    op interface \
    ports { p_int_0_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name p_int_1_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_vx_read \
    op interface \
    ports { p_int_1_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name p_int_2_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_vx_read \
    op interface \
    ports { p_int_2_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name p_int_3_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_vx_read \
    op interface \
    ports { p_int_3_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name p_int_4_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_vx_read \
    op interface \
    ports { p_int_4_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name p_int_5_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_vx_read \
    op interface \
    ports { p_int_5_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name p_int_6_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_vx_read \
    op interface \
    ports { p_int_6_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name p_int_7_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_vx_read \
    op interface \
    ports { p_int_7_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name p_int_8_vx_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_vx_read \
    op interface \
    ports { p_int_8_vx_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name p_int_0_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_vy_read \
    op interface \
    ports { p_int_0_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name p_int_1_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_vy_read \
    op interface \
    ports { p_int_1_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name p_int_2_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_vy_read \
    op interface \
    ports { p_int_2_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name p_int_3_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_vy_read \
    op interface \
    ports { p_int_3_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name p_int_4_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_vy_read \
    op interface \
    ports { p_int_4_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name p_int_5_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_vy_read \
    op interface \
    ports { p_int_5_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name p_int_6_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_vy_read \
    op interface \
    ports { p_int_6_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name p_int_7_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_vy_read \
    op interface \
    ports { p_int_7_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name p_int_8_vy_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_vy_read \
    op interface \
    ports { p_int_8_vy_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name p_int_0_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_vz_read \
    op interface \
    ports { p_int_0_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name p_int_1_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_vz_read \
    op interface \
    ports { p_int_1_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name p_int_2_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_vz_read \
    op interface \
    ports { p_int_2_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name p_int_3_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_vz_read \
    op interface \
    ports { p_int_3_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name p_int_4_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_vz_read \
    op interface \
    ports { p_int_4_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name p_int_5_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_vz_read \
    op interface \
    ports { p_int_5_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name p_int_6_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_vz_read \
    op interface \
    ports { p_int_6_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name p_int_7_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_vz_read \
    op interface \
    ports { p_int_7_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name p_int_8_vz_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_vz_read \
    op interface \
    ports { p_int_8_vz_read { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name p_x_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_0 \
    op interface \
    ports { p_x_0 { O 64 vector } p_x_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name p_y_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_0 \
    op interface \
    ports { p_y_0 { O 64 vector } p_y_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name p_z_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_0 \
    op interface \
    ports { p_z_0 { O 64 vector } p_z_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name p_vx_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_0 \
    op interface \
    ports { p_vx_0 { O 64 vector } p_vx_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name p_vy_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_0 \
    op interface \
    ports { p_vy_0 { O 64 vector } p_vy_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name p_vz_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_0 \
    op interface \
    ports { p_vz_0 { O 64 vector } p_vz_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name p_x_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_1 \
    op interface \
    ports { p_x_1 { O 64 vector } p_x_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name p_y_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_1 \
    op interface \
    ports { p_y_1 { O 64 vector } p_y_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name p_z_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_1 \
    op interface \
    ports { p_z_1 { O 64 vector } p_z_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name p_vx_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_1 \
    op interface \
    ports { p_vx_1 { O 64 vector } p_vx_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name p_vy_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_1 \
    op interface \
    ports { p_vy_1 { O 64 vector } p_vy_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name p_vz_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_1 \
    op interface \
    ports { p_vz_1 { O 64 vector } p_vz_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name p_x_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_2 \
    op interface \
    ports { p_x_2 { O 64 vector } p_x_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name p_y_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_2 \
    op interface \
    ports { p_y_2 { O 64 vector } p_y_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name p_z_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_2 \
    op interface \
    ports { p_z_2 { O 64 vector } p_z_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name p_vx_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_2 \
    op interface \
    ports { p_vx_2 { O 64 vector } p_vx_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name p_vy_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_2 \
    op interface \
    ports { p_vy_2 { O 64 vector } p_vy_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name p_vz_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_2 \
    op interface \
    ports { p_vz_2 { O 64 vector } p_vz_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name p_x_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_3 \
    op interface \
    ports { p_x_3 { O 64 vector } p_x_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name p_y_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_3 \
    op interface \
    ports { p_y_3 { O 64 vector } p_y_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name p_z_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_3 \
    op interface \
    ports { p_z_3 { O 64 vector } p_z_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name p_vx_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_3 \
    op interface \
    ports { p_vx_3 { O 64 vector } p_vx_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name p_vy_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_3 \
    op interface \
    ports { p_vy_3 { O 64 vector } p_vy_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name p_vz_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_3 \
    op interface \
    ports { p_vz_3 { O 64 vector } p_vz_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name p_x_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_4 \
    op interface \
    ports { p_x_4 { O 64 vector } p_x_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name p_y_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_4 \
    op interface \
    ports { p_y_4 { O 64 vector } p_y_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name p_z_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_4 \
    op interface \
    ports { p_z_4 { O 64 vector } p_z_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name p_vx_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_4 \
    op interface \
    ports { p_vx_4 { O 64 vector } p_vx_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name p_vy_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_4 \
    op interface \
    ports { p_vy_4 { O 64 vector } p_vy_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name p_vz_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_4 \
    op interface \
    ports { p_vz_4 { O 64 vector } p_vz_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name p_x_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_5 \
    op interface \
    ports { p_x_5 { O 64 vector } p_x_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name p_y_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_5 \
    op interface \
    ports { p_y_5 { O 64 vector } p_y_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name p_z_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_5 \
    op interface \
    ports { p_z_5 { O 64 vector } p_z_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name p_vx_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_5 \
    op interface \
    ports { p_vx_5 { O 64 vector } p_vx_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name p_vy_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_5 \
    op interface \
    ports { p_vy_5 { O 64 vector } p_vy_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name p_vz_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_5 \
    op interface \
    ports { p_vz_5 { O 64 vector } p_vz_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name p_x_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_6 \
    op interface \
    ports { p_x_6 { O 64 vector } p_x_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name p_y_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_6 \
    op interface \
    ports { p_y_6 { O 64 vector } p_y_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name p_z_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_6 \
    op interface \
    ports { p_z_6 { O 64 vector } p_z_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name p_vx_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_6 \
    op interface \
    ports { p_vx_6 { O 64 vector } p_vx_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name p_vy_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_6 \
    op interface \
    ports { p_vy_6 { O 64 vector } p_vy_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name p_vz_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_6 \
    op interface \
    ports { p_vz_6 { O 64 vector } p_vz_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name p_x_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_7 \
    op interface \
    ports { p_x_7 { O 64 vector } p_x_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name p_y_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_7 \
    op interface \
    ports { p_y_7 { O 64 vector } p_y_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name p_z_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_7 \
    op interface \
    ports { p_z_7 { O 64 vector } p_z_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name p_vx_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_7 \
    op interface \
    ports { p_vx_7 { O 64 vector } p_vx_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name p_vy_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_7 \
    op interface \
    ports { p_vy_7 { O 64 vector } p_vy_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name p_vz_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_7 \
    op interface \
    ports { p_vz_7 { O 64 vector } p_vz_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name p_x_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_8 \
    op interface \
    ports { p_x_8 { O 64 vector } p_x_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name p_y_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_8 \
    op interface \
    ports { p_y_8 { O 64 vector } p_y_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name p_z_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_8 \
    op interface \
    ports { p_z_8 { O 64 vector } p_z_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name p_vx_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_8 \
    op interface \
    ports { p_vx_8 { O 64 vector } p_vx_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name p_vy_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_8 \
    op interface \
    ports { p_vy_8 { O 64 vector } p_vy_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name p_vz_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_8 \
    op interface \
    ports { p_vz_8 { O 64 vector } p_vz_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


