$date
	Fri Mar 08 12:18:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! output_sum $end
$var wire 1 " output_carry $end
$var reg 1 # input_a $end
$var reg 1 $ input_b $end
$scope module G1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1!
1$
#200
0$
1#
#300
0!
1"
1$
#400
