{
	"Wavedrom Counter Waveform": {
		"prefix": "wavedrom",
		"body": [
			"/* @wavedrom counter waveform",
			"{",
			"  signal: [",
			"    { name: \"clk\",   wave: \"p.p.p.p.p.p.p.p\" },",
			"    { name: \"rst\",   wave: \"10...........\" },",
			"    { name: \"count\", wave: \"x============\", data: [\"0\", \"1\", \"2\", \"3\", \"4\", \"5\", \"6\",\"7\",\"8\",\"9\",\"10\",\"11\"] }",
			"  ],",
			"  head: {",
			"    text: \"4-bit Counter Waveform\",",
			"    tick: 0,",
			"  },",
			"  foot: {",
			"    text: \"Counter counts on each positive clock edge when reset is low\",",
			"    tick: 0,",
			"  }",
			"}",
			"*/"
		],
		"description": "WaveDrom template"
	},
	"Verilog Testbench Template": {
		"prefix": "testbench",
		"body": [
			"`timescale 1ns / 1ps \t\t// Unit, Precision",
			"",
			"module tb_top;",
			"",
			"// =====================================================================",
			"// Signal Declarations and Parameters",
			"// =====================================================================",
			"",
			"\t// [System] ",
			"",
			"\t// [INPUTS] (reg)",
			"",
			"\t// [OUTPUTS] (wire)",
			"",
			"// =====================================================================",
			"// DUT Instantiation",
			"// =====================================================================",
			"",
			"",
			"// =====================================================================",
			"// Clock Generation Logic",
			"// =====================================================================",
			"",
			"",
			"// =====================================================================",
			"// Stimulus Generation",
			"// =====================================================================",
			"",
			"",
			"// =====================================================================",
			"// Waveform Dumping",
			"// =====================================================================",
			"",
			"initial begin",
			"\t$dumpfile(\"dump.vcd\");",
			"\t$dumpvars(0, tb_top);",
			"end",
			"",
			"endmodule"
		],
		"description": "Verilog Testbench Template"
	}
}