// Seed: 1201865535
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  logic id_6;
  type_0 id_7 (
      .id_0 (id_1),
      .id_1 (id_8),
      .id_2 (id_4 ^ 1'd0 !== 1),
      .id_3 (id_8),
      .id_4 (id_6),
      .id_5 (id_8[1]),
      .id_6 (id_6),
      .id_7 (1'd0 == ~id_1),
      .id_8 (id_4),
      .id_9 (1),
      .id_10(1),
      .id_11(),
      .id_12(id_6),
      .id_13(1),
      .id_14(1),
      .id_15(1),
      .id_16(id_6),
      .id_17(id_3),
      .id_18(1'h0),
      .id_19(1)
  );
  logic id_9;
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input logic id_4
);
  type_11 id_7 (
      .id_0(id_5),
      .id_1(id_1 * id_2 - 1),
      .id_2(1),
      .id_3(1),
      .id_4(id_0),
      .id_5(id_0)
  );
endmodule
