

================================================================
== Vivado HLS Report for 'pgconv64_64u_s'
================================================================
* Date:           Sun Sep  6 13:26:52 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.454 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      327|      327| 3.270 us | 3.270 us |  327|  327|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                              |                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |           Instance           |       Module      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_compute_engine_64_fu_440  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_449  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_458  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_467  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_476  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_486  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_relu_fu_498               |relu               |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_sum_engine_fu_519         |sum_engine         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_batch_norm_fu_533         |batch_norm         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- biconv_row_biconv_col  |      325|      325|        11|          5|          5|    64|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    385|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     300|   3645|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    515|    -|
|Register         |        -|      -|     327|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     627|   4545|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------+---------+-------+----+-----+-----+
    |           Instance           |        Module       | BRAM_18K| DSP48E| FF | LUT | URAM|
    +------------------------------+---------------------+---------+-------+----+-----+-----+
    |ResNet_mux_42_1_1_1_U608      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U609      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U610      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U611      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U612      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U613      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U614      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U615      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U616      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U617      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U618      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U619      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U620      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U621      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U622      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U623      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U624      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |ResNet_mux_42_1_1_1_U625      |ResNet_mux_42_1_1_1  |        0|      0|   0|   55|    0|
    |grp_batch_norm_fu_533         |batch_norm           |        0|      0|   0|   94|    0|
    |grp_compute_engine_64_fu_440  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_449  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_458  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_467  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_476  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_486  |compute_engine_64    |        0|      0|  50|  344|    0|
    |grp_relu_fu_498               |relu                 |        0|      0|   0|  369|    0|
    |grp_sum_engine_fu_519         |sum_engine           |        0|      0|   0|  128|    0|
    +------------------------------+---------------------+---------+-------+----+-----+-----+
    |Total                         |                     |        0|      0| 300| 3645|    0|
    +------------------------------+---------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln103_fu_587_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln109_1_fu_667_p2      |     +    |      0|  0|  12|           2|           4|
    |add_ln109_2_fu_639_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln109_3_fu_677_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln109_fu_569_p2        |     +    |      0|  0|  12|           4|           2|
    |add_ln110_fu_692_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln111_1_fu_750_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln112_1_fu_731_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln112_fu_725_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln113_fu_881_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln114_fu_895_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln115_1_fu_870_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln115_2_fu_876_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln115_fu_653_p2        |     +    |      0|  0|  12|           2|           4|
    |add_ln116_fu_890_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln117_fu_904_p2        |     +    |      0|  0|  15|           8|           8|
    |col_fu_741_p2              |     +    |      0|  0|  12|           1|           4|
    |row_fu_575_p2              |     +    |      0|  0|  12|           4|           1|
    |ap_condition_452           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_466           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_471           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_477           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_483           |    and   |      0|  0|   2|           1|           1|
    |grp_fu_548_p2              |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln103_fu_581_p2       |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln104_fu_593_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1494_fu_1229_p2     |   icmp   |      0|  0|  11|           5|           1|
    |select_ln109_1_fu_607_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln109_2_fu_645_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln109_3_fu_659_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln109_4_fu_773_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln109_5_fu_817_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln109_fu_599_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln110_1_fu_839_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln110_fu_795_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln111_1_fu_966_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln111_fu_922_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln112_1_fu_988_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln112_fu_944_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln113_1_fu_1062_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln113_fu_1018_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln114_1_fu_1084_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln114_fu_1040_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln115_1_fu_1154_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln115_fu_1110_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln116_1_fu_1176_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln116_fu_1132_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln117_1_fu_1220_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln117_fu_1198_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln131_1_fu_1253_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln131_2_fu_1267_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln131_fu_1239_p3    |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 385|         168|         206|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_433_p4           |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_411_p4  |   9|          2|    7|         14|
    |ap_phi_mux_row_0_phi_fu_422_p4           |   9|          2|    4|          8|
    |bottom1_V_address0                       |  33|          6|    7|         42|
    |bottom1_V_address1                       |  27|          5|    7|         35|
    |col_0_reg_429                            |   9|          2|    4|          8|
    |grp_batch_norm_fu_533_sum_V              |  21|          4|    8|         32|
    |grp_compute_engine_64_fu_440_w_V         |  33|          6|   64|        384|
    |grp_compute_engine_64_fu_449_b_V         |  15|          3|   64|        192|
    |grp_compute_engine_64_fu_449_w_V         |  33|          6|   64|        384|
    |grp_compute_engine_64_fu_458_w_V         |  33|          6|   64|        384|
    |grp_compute_engine_64_fu_467_w_V         |  27|          5|   64|        320|
    |grp_sum_engine_fu_519_t0_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t1_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t2_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t3_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t4_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t5_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t6_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t7_V               |  21|          4|    6|         24|
    |grp_sum_engine_fu_519_t8_V               |  21|          4|    6|         24|
    |indvar_flatten_reg_407                   |   9|          2|    7|         14|
    |row_0_reg_418                            |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 515|         99|  428|       2059|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln103_reg_1301                         |   7|   0|    7|          0|
    |add_ln109_2_reg_1311                       |   7|   0|    8|          1|
    |add_ln112_reg_1351                         |   7|   0|    8|          1|
    |add_ln115_2_reg_1378                       |   8|   0|    8|          0|
    |add_ln116_reg_1408                         |   8|   0|    8|          0|
    |add_ln117_reg_1418                         |   8|   0|    8|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |col_0_reg_429                              |   4|   0|    4|          0|
    |col_reg_1362                               |   4|   0|    4|          0|
    |grp_compute_engine_64_fu_440_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_449_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_458_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_467_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_476_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_486_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln103_reg_1297                        |   1|   0|    1|          0|
    |icmp_ln103_reg_1297_pp0_iter1_reg          |   1|   0|    1|          0|
    |indvar_flatten_reg_407                     |   7|   0|    7|          0|
    |p_080_1_reg_1428                           |   6|   0|    6|          0|
    |p_080_2_reg_1438                           |   6|   0|    6|          0|
    |p_080_2_reg_1438_pp0_iter1_reg             |   6|   0|    6|          0|
    |p_s_reg_1423                               |   6|   0|    6|          0|
    |reg_554                                    |   6|   0|    6|          0|
    |reg_560                                    |  12|   0|   12|          0|
    |row_0_reg_418                              |   4|   0|    4|          0|
    |select_ln109_2_reg_1316                    |   4|   0|    4|          0|
    |select_ln109_3_reg_1323                    |   4|   0|    4|          0|
    |select_ln109_reg_1306                      |   4|   0|    4|          0|
    |select_ln131_1_reg_1569                    |   8|   0|    8|          0|
    |select_ln131_2_reg_1574                    |   8|   0|    8|          0|
    |sum_V_ret_reg_1553                         |   8|   0|    8|          0|
    |tmp1_V_0_1_reg_1433                        |   6|   0|    6|          0|
    |tmp1_V_0_2_reg_1443                        |   6|   0|    6|          0|
    |tmp1_V_0_2_reg_1443_pp0_iter1_reg          |   6|   0|    6|          0|
    |tmp2_V_0_1_reg_1468                        |   6|   0|    6|          0|
    |tmp2_V_0_2_reg_1478                        |   6|   0|    6|          0|
    |tmp2_V_reg_1458                            |   6|   0|    6|          0|
    |tmp3_V_0_1_reg_1473                        |   6|   0|    6|          0|
    |tmp3_V_0_2_reg_1483                        |   6|   0|    6|          0|
    |tmp3_V_reg_1463                            |   6|   0|    6|          0|
    |tmp4_V_0_1_reg_1503                        |   6|   0|    6|          0|
    |tmp4_V_0_2_reg_1513                        |   6|   0|    6|          0|
    |tmp4_V_reg_1493                            |   6|   0|    6|          0|
    |tmp5_V_0_1_reg_1508                        |   6|   0|    6|          0|
    |tmp5_V_0_2_reg_1518                        |   6|   0|    6|          0|
    |tmp5_V_reg_1498                            |   6|   0|    6|          0|
    |tmp6_V_0_1_reg_1533                        |   6|   0|    6|          0|
    |tmp6_V_0_2_reg_1543                        |   6|   0|    6|          0|
    |tmp6_V_reg_1523                            |   6|   0|    6|          0|
    |tmp7_V_0_1_reg_1538                        |   6|   0|    6|          0|
    |tmp7_V_0_2_reg_1548                        |   6|   0|    6|          0|
    |tmp7_V_reg_1528                            |   6|   0|    6|          0|
    |tmp8_V_0_2_reg_1564                        |   6|   0|    6|          0|
    |tmp_106_reg_1559                           |   5|   0|    5|          0|
    |trunc_ln109_reg_1275                       |   2|   0|    2|          0|
    |zext_ln109_2_reg_1329                      |   4|   0|    8|          4|
    |zext_ln110_reg_1340                        |   4|   0|    8|          4|
    |zext_ln111_reg_1367                        |   4|   0|    8|          4|
    |zext_ln113_reg_1383                        |   8|   0|   64|         56|
    |zext_ln113_reg_1383_pp0_iter1_reg          |   8|   0|   64|         56|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 327|   0|  453|        126|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|ap_done             | out |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pgconv64<64u> | return value |
|bottom1_V_address0  | out |    7|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_ce0       | out |    1|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_q0        |  in |   64|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_address1  | out |    7|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_ce1       | out |    1|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_q1        |  in |   64|  ap_memory |   bottom1_V   |     array    |
|c                   |  in |    3|   ap_none  |       c       |    scalar    |
|top_0_V_address0    | out |    7|  ap_memory |    top_0_V    |     array    |
|top_0_V_ce0         | out |    1|  ap_memory |    top_0_V    |     array    |
|top_0_V_we0         | out |    1|  ap_memory |    top_0_V    |     array    |
|top_0_V_d0          | out |   12|  ap_memory |    top_0_V    |     array    |
|top_1_V_address0    | out |    7|  ap_memory |    top_1_V    |     array    |
|top_1_V_ce0         | out |    1|  ap_memory |    top_1_V    |     array    |
|top_1_V_we0         | out |    1|  ap_memory |    top_1_V    |     array    |
|top_1_V_d0          | out |   12|  ap_memory |    top_1_V    |     array    |
|top_2_V_address0    | out |    7|  ap_memory |    top_2_V    |     array    |
|top_2_V_ce0         | out |    1|  ap_memory |    top_2_V    |     array    |
|top_2_V_we0         | out |    1|  ap_memory |    top_2_V    |     array    |
|top_2_V_d0          | out |   12|  ap_memory |    top_2_V    |     array    |
|top_3_V_address0    | out |    7|  ap_memory |    top_3_V    |     array    |
|top_3_V_ce0         | out |    1|  ap_memory |    top_3_V    |     array    |
|top_3_V_we0         | out |    1|  ap_memory |    top_3_V    |     array    |
|top_3_V_d0          | out |   12|  ap_memory |    top_3_V    |     array    |
|top_4_V_address0    | out |    7|  ap_memory |    top_4_V    |     array    |
|top_4_V_ce0         | out |    1|  ap_memory |    top_4_V    |     array    |
|top_4_V_we0         | out |    1|  ap_memory |    top_4_V    |     array    |
|top_4_V_d0          | out |   12|  ap_memory |    top_4_V    |     array    |
|top_5_V_address0    | out |    7|  ap_memory |    top_5_V    |     array    |
|top_5_V_ce0         | out |    1|  ap_memory |    top_5_V    |     array    |
|top_5_V_we0         | out |    1|  ap_memory |    top_5_V    |     array    |
|top_5_V_d0          | out |   12|  ap_memory |    top_5_V    |     array    |
|top_6_V_address0    | out |    7|  ap_memory |    top_6_V    |     array    |
|top_6_V_ce0         | out |    1|  ap_memory |    top_6_V    |     array    |
|top_6_V_we0         | out |    1|  ap_memory |    top_6_V    |     array    |
|top_6_V_d0          | out |   12|  ap_memory |    top_6_V    |     array    |
|top_7_V_address0    | out |    7|  ap_memory |    top_7_V    |     array    |
|top_7_V_ce0         | out |    1|  ap_memory |    top_7_V    |     array    |
|top_7_V_we0         | out |    1|  ap_memory |    top_7_V    |     array    |
|top_7_V_d0          | out |   12|  ap_memory |    top_7_V    |     array    |
|top_8_V_address0    | out |    7|  ap_memory |    top_8_V    |     array    |
|top_8_V_ce0         | out |    1|  ap_memory |    top_8_V    |     array    |
|top_8_V_we0         | out |    1|  ap_memory |    top_8_V    |     array    |
|top_8_V_d0          | out |   12|  ap_memory |    top_8_V    |     array    |
|top_9_V_address0    | out |    7|  ap_memory |    top_9_V    |     array    |
|top_9_V_ce0         | out |    1|  ap_memory |    top_9_V    |     array    |
|top_9_V_we0         | out |    1|  ap_memory |    top_9_V    |     array    |
|top_9_V_d0          | out |   12|  ap_memory |    top_9_V    |     array    |
|top_10_V_address0   | out |    7|  ap_memory |    top_10_V   |     array    |
|top_10_V_ce0        | out |    1|  ap_memory |    top_10_V   |     array    |
|top_10_V_we0        | out |    1|  ap_memory |    top_10_V   |     array    |
|top_10_V_d0         | out |   12|  ap_memory |    top_10_V   |     array    |
|top_11_V_address0   | out |    7|  ap_memory |    top_11_V   |     array    |
|top_11_V_ce0        | out |    1|  ap_memory |    top_11_V   |     array    |
|top_11_V_we0        | out |    1|  ap_memory |    top_11_V   |     array    |
|top_11_V_d0         | out |   12|  ap_memory |    top_11_V   |     array    |
|top_12_V_address0   | out |    7|  ap_memory |    top_12_V   |     array    |
|top_12_V_ce0        | out |    1|  ap_memory |    top_12_V   |     array    |
|top_12_V_we0        | out |    1|  ap_memory |    top_12_V   |     array    |
|top_12_V_d0         | out |   12|  ap_memory |    top_12_V   |     array    |
|top_13_V_address0   | out |    7|  ap_memory |    top_13_V   |     array    |
|top_13_V_ce0        | out |    1|  ap_memory |    top_13_V   |     array    |
|top_13_V_we0        | out |    1|  ap_memory |    top_13_V   |     array    |
|top_13_V_d0         | out |   12|  ap_memory |    top_13_V   |     array    |
|top_14_V_address0   | out |    7|  ap_memory |    top_14_V   |     array    |
|top_14_V_ce0        | out |    1|  ap_memory |    top_14_V   |     array    |
|top_14_V_we0        | out |    1|  ap_memory |    top_14_V   |     array    |
|top_14_V_d0         | out |   12|  ap_memory |    top_14_V   |     array    |
|top_15_V_address0   | out |    7|  ap_memory |    top_15_V   |     array    |
|top_15_V_ce0        | out |    1|  ap_memory |    top_15_V   |     array    |
|top_15_V_we0        | out |    1|  ap_memory |    top_15_V   |     array    |
|top_15_V_d0         | out |   12|  ap_memory |    top_15_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

