# RTL_GDS_RISCV_Tapeout
# üöÄ RTL to GDSII with RISC-V: A Tapeout Journey

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![Open Source Tools](https://img.shields.io/badge/Tools-Open%20Source-brightgreen?style=for-the-badge&logo=gnu)](https://www.gnu.org/philosophy/free-sw.html)
[![Made in India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZmlGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZmlGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZhtPSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)](https://www.india.gov.in/)

</div>

Welcome to my repository for the RISC-V SoC Tapeout Program! This space documents my week-by-week progress in learning to design a complete System-on-Chip (SoC) from RTL to GDSII using open-source EDA tools.

The goal is to follow a standard industry workflow, from initial design to a tapeout-ready layout.

<div align="center">

</div>

---

## üìà Weekly Progress Tracker

This table tracks my progress through the program. Each week has a dedicated subdirectory containing detailed notes, scripts, and results.

| Week | Topic / Description | Status | Link to Directory |
|:----:|---------------------|:------:|:-----------------:|
| 00   | **Tools Setup & Environment** - Installing the complete open-source EDA toolchain. | ‚úÖ Done | [Go to Week 0](./Week0/) |
| 01   | **RTL Design & Simulation** - Designing modules in Verilog and running simulations. | ‚è≥ In Progress | [Go to Week 1](./Week1/) |
| 02   | **Logic Synthesis & Pre-Layout STA** - Converting RTL to a gate-level netlist. | üìù Planned | (Coming Soon) |
| 03   | **Physical Design** - Floorplanning, Placement, and Clock Tree Synthesis. | üìù Planned | (Coming Soon) |
| 04   | **Routing & Post-Layout STA** - Routing the design and performing final timing checks. | üìù Planned | (Coming Soon) |
| 05   | **Final GDSII Generation** - Performing DRC/LVS checks and generating the final layout file. | üìù Planned | (Coming Soon) |

---

## üõ†Ô∏è Core Tools & Technologies

This learning journey relies exclusively on powerful, open-source EDA tools.

<div align="center">

![Yosys](https://img.shields.io/badge/Yosys-RTL%20Synthesis-blue?style=flat-square)
![Icarus Verilog](https://img.shields.io/badge/Icarus-Verilog%20Simulation-blue?style=flat-square)
![GTKWave](https://img.shields.io/badge/GTKWave-Waveform%20Viewer-blue?style=flat-square)
![OpenLane](https://img.shields.io/badge/OpenLane-RTL2GDSII%20Flow-purple?style=flat-square)
![Magic VLSI](https://img.shields.io/badge/Magic-Layout%20Editor-green?style=flat-square)
![Ngspice](https://img.shields.io/badge/Ngspice-Circuit%20Simulation-red?style=flat-square)

</div>

---

## üôè Acknowledgment

I am grateful to **Kunal Ghosh** and the entire **VLSI System Design (VSD)** team for this incredible learning opportunity through the RISC-V SoC Tapeout Program.

Special thanks to the supporting organizations that make this initiative possible, including **RISC-V International** and **Efabless**.
