5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd example.vcd -o example.cdd -v example.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" example.v 5 33 1
2 1 14 620067 1 0 21004 0 0 3 16 0
2 2 14 59005d 3 1 1008 0 0 3 9 state
2 3 14 590067 4 11 1104 1 2 1 26 102
2 4 14 510051 4 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 5 14 4b0052 4 23 100c 0 4 1 9 state
2 6 14 460046 4 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 7 14 400047 4 23 100c 0 6 1 9 state
2 8 14 400052 4 8 11c4 5 7 1 26 1102
2 9 14 380038 4 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 10 14 320039 4 23 100c 0 9 1 9 state
2 11 14 2d002d 4 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 12 14 27002e 4 23 100c 0 11 1 9 state
2 13 14 270039 4 8 11c4 10 12 1 26 1102
2 14 14 1f001f 4 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 15 14 190020 4 23 100c 0 14 1 9 state
2 16 14 140014 4 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 17 14 e0015 4 23 100c 0 16 1 9 state
2 18 14 e0020 4 8 11c4 15 17 1 26 1102
2 19 14 d003a 4 17 1044 13 18 1 26 10002
2 20 14 d0053 4 17 1044 8 19 1 26 10002
2 21 14 d0068 4 17 1044 3 20 1 26 10002
2 22 14 50009 0 1 1410 0 0 1 9 error
2 23 14 50068 2 36 6 21 22
2 24 28 8000c 1 3d 5002 0 0 1 26 2 $u1
1 clk 7 83000b 1 0 0 0 1 25 1102
1 go 8 3000b 1 0 0 0 1 25 102
1 state 9 3000b 1 0 2 0 3 25 532a
1 error 14 30005 1 0 0 0 1 25 2
4 23 f 23 23
4 24 1 0 0
3 0 fsma "main.fsm1" example.v 35 58 1
2 25 51 120013 2 1 100c 0 0 1 9 go
2 26 51 120013 0 2a 1000 0 0 1 26 2
2 27 51 120013 2 29 1008 25 26 1 26 2
2 28 51 9000d 3 1 1008 0 0 3 9 state
2 29 51 9000d 0 2a 1000 0 0 3 26 2a
2 30 51 9000d 3 29 1008 28 29 1 26 2
2 31 51 90013 9 2b 100a 27 30 1 26 2
2 32 53 40009 1 0 21008 0 0 3 20 1
2 33 52 8000c 7 1 100a 0 0 3 9 state
2 34 53 0 4 2d 120e 32 33 1 26 1102
2 35 54 40009 1 0 21008 0 0 3 20 4
2 36 54 0 2 2d 120e 35 33 1 26 1102
2 37 55 40009 1 0 21008 0 0 3 20 10
2 38 55 0 1 2d 120a 37 33 1 26 1002
2 39 55 1b0020 1 0 21008 0 0 3 20 1
2 40 55 e0017 0 1 1410 0 0 3 9 next_state
2 41 55 e0020 1 37 1a 39 40
2 42 54 2b0030 1 0 21008 0 0 3 20 10
2 43 54 220027 1 0 21008 0 0 3 20 4
2 44 54 1d0027 1 1a 1208 42 43 3 26 252a
2 45 54 1d001e 1 1 1008 0 0 1 9 go
2 46 54 1d0030 1 19 1008 44 45 3 26 252a
2 47 54 100019 0 1 1410 0 0 3 9 next_state
2 48 54 100030 1 37 1a 46 47
2 49 53 29002e 1 0 21008 0 0 3 20 1
2 50 53 200025 1 0 21008 0 0 3 20 4
2 51 53 1b0025 2 1a 1208 49 50 3 26 372a
2 52 53 1b001c 2 1 100c 0 0 1 9 go
2 53 53 1b002e 2 19 1008 51 52 3 26 372a
2 54 53 e0017 0 1 1410 0 0 3 9 next_state
2 55 53 e002e 2 37 1a 53 54
2 56 0 0 4 1 100a 0 0 3 9 next_state
2 57 0 0 3 1 100a 0 0 3 9 state
1 clk 37 d 1 0 0 0 1 25 1102
1 go 38 d 1 0 0 0 1 25 102
1 state 39 1000d 1 0 2 0 3 25 532a
1 next_state 41 83000a 1 0 2 0 3 25 122a
4 57 f 57 57
4 56 f 56 56
4 41 6 31 31
4 38 4 41 31
4 48 6 31 31
4 36 0 48 38
4 55 6 31 31
4 34 0 55 36
4 31 1 34 0
6 57 56 1 03,06,04,,8110810401050109
7 4 48 48
3 0 fsmb "main.fsm2" example.v 60 85 1
2 58 78 120013 2 1 100c 0 0 1 9 go
2 59 78 120013 0 2a 1000 0 0 1 26 2
2 60 78 120013 2 29 1008 58 59 1 26 2
2 61 78 9000d 2 1 1008 0 0 3 9 state
2 62 78 9000d 0 2a 1000 0 0 3 26 2a
2 63 78 9000d 2 29 1008 61 62 1 26 2
2 64 78 90013 7 2b 100a 60 63 1 26 2
2 65 80 40009 1 0 21008 0 0 3 20 1
2 66 79 8000c 4 1 100a 0 0 3 9 state
2 67 80 0 3 2d 120e 65 66 1 26 1102
2 68 81 40009 1 0 21008 0 0 3 20 4
2 69 81 0 1 2d 120a 68 66 1 26 1002
2 70 82 40009 0 0 21010 0 0 3 20 10
2 71 82 0 0 2d 1022 70 66 1 26 2
2 72 82 1b0020 0 0 21010 0 0 3 20 1
2 73 82 e0017 0 1 1410 0 0 3 9 next_state
2 74 82 e0020 0 37 32 72 73
2 75 81 2b0030 1 0 21008 0 0 3 20 10
2 76 81 220027 1 0 21008 0 0 3 20 4
2 77 81 1d0027 1 1a 1208 75 76 3 26 252a
2 78 81 1d001e 1 1 1008 0 0 1 9 go
2 79 81 1d0030 1 19 1008 77 78 3 26 252a
2 80 81 100019 0 1 1410 0 0 3 9 next_state
2 81 81 100030 1 37 1a 79 80
2 82 80 29002e 1 0 21008 0 0 3 20 1
2 83 80 200025 1 0 21008 0 0 3 20 4
2 84 80 1b0025 2 1a 1208 82 83 3 26 372a
2 85 80 1b001c 2 1 100c 0 0 1 9 go
2 86 80 1b002e 2 19 1008 84 85 3 26 372a
2 87 80 e0017 0 1 1410 0 0 3 9 next_state
2 88 80 e002e 2 37 1a 86 87
2 89 0 0 3 1 100a 0 0 3 9 next_state
2 90 0 0 2 1 100a 0 0 3 9 state
1 clk 62 a 1 0 0 0 1 25 1102
1 go 63 a 1 0 0 0 1 25 102
1 next_state 65 83000a 1 0 2 0 3 25 122a
1 state 66 3000a 1 0 2 0 3 25 122a
4 90 f 90 90
4 89 f 89 89
4 74 6 64 64
4 71 4 74 64
4 81 6 64 64
4 69 0 81 71
4 88 6 64 64
4 67 0 88 69
4 64 1 67 0
6 90 89 1 03,06,05,010105,0a801081040109
7 4 72 72
3 1 main.$u0 "main.$u0" example.v 0 26 1
3 1 main.$u1 "main.$u1" example.v 0 31 1
2 91 29 7000a 1 0 21004 0 0 1 16 0
2 92 29 10003 0 1 1410 0 0 1 9 clk
2 93 29 1000a 1 37 16 91 92
2 94 30 b000b 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 95 30 9000c 3d 2c 900a 94 0 32 26 aa aa aa aa aa aa aa aa
2 96 30 150017 1e 1 101c 0 0 1 9 clk
2 97 30 140014 1e 1b 102c 96 0 1 26 1102
2 98 30 e0010 0 1 1410 0 0 1 9 clk
2 99 30 e0017 1e 37 3e 97 98
4 99 6 95 95
4 95 0 99 0
4 93 11 95 95
