<h2 id="OBSOLETE-DELETEHW-SYMdw_adapter-module_name">module_name</h2><p>dw_adapter</p><h2 id="OBSOLETE-DELETEHW-SYMdw_adapter-JavaScriptparameters">JavaScript parameters</h2><p><strong><em>dfDepth</em></strong>: Depth of pipe in data-payload data path in terms of number of ingress beats. Must be a non-negative integral power of 2 or 0. Default 0.</p><p><strong><em>hfDepth</em></strong>: Depth of pipe in header data path in terms of number of ingress beats. Must be a non-negative integral power of 2 or 0. Default 0.</p><p><em><strong>pipeForward</strong></em>: A boolean. Setting to false indicates that a timing path exists between <em>inInterface</em> and <em>outInterface</em>, hence zero latency between the two interfaces. Setting to true will add a cycle of latency between <em>valid</em> signals of <em>inInterface</em> and <em>outInterface</em>, but helps ease timing.</p><p><em><strong>pipeBackWard</strong></em>: A boolean. Setting to false indicates that a timing path exists between <em>ready</em> signals of <em>inInterface</em> and the <em>outInterface. </em>Setting to true will add a pipe in the path of <em>ready</em> signals of the <em>inInterface</em> and <em>outInterface</em>. <em>pipeForward</em> = false is used inside the block to write into a FIFO when it is full, at the same clock when the FIFO is being read. Detecting this conditions creates a timing path between the two <em>ready</em> signals.</p><p><strong><em>lckStyleVld</em></strong><span class="legacy-color-text-blue3">: A boolean. Setting to true indicates that ingress ATP locks on valid and doesn't retract. Default false. For parallel style packets, setting this to true, avoids putting a pipe in front of the ingress interface. For all other styles, this parameter is ignored.</span></p><p><strong><em>suppressBlankBeats</em></strong>: Setting to 1 will suppress or swallow blank beats, which is the expected behavior for width adapters on the request path. 0 disables this (disabled for response path width adapters)</p><p><strong><em>protectionStyle</em></strong>: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169044/protectionStyle" data-linked-resource-id="16169044" data-linked-resource-version="15" data-linked-resource-type="page">protectionStyle</a></p><h2 id="OBSOLETE-DELETEHW-SYMdw_adapter-Interfaces">Interfaces</h2><p><em>clkInterface</em>: A slave interface of type <a class="external-link" href="https://confluence.arteris.com/display/ENGR/InterfaceCLK" rel="nofollow">InterfaceCLK</a>.</p><p><em>inInterface</em>: A slave interface of type <a class="external-link" href="https://confluence.arteris.com/display/ENGR/InterfaceATP" rel="nofollow">InterfaceATP</a> for the ingress ATP link.</p><p><em>outInterface</em>: A master interface of type <a class="external-link" href="https://confluence.arteris.com/display/ENGR/InterfaceATP" rel="nofollow">InterfaceATP</a> for the egress ATP link.</p><p><em>protInterface</em>: (Optional interface). A master interface of type <a class="external-link" href="https://confluence.arteris.com/display/ENGR/InterfacePROT" rel="nofollow">InterfacePROT</a>.</p><p><br/></p><div class="page view"><div class="wiki-content"><h2 id="OBSOLETE-DELETEHW-SYMdw_adapter-ModulesUsed">Modules Used</h2><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159322/HW-CTF+hdr_translate" data-linked-resource-id="16159322" data-linked-resource-version="18" data-linked-resource-type="page">HW-CTF hdr_translate</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158491/HW-CTF+data_translate" data-linked-resource-id="16158491" data-linked-resource-version="14" data-linked-resource-type="page">HW-CTF data_translate</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16155926/OBSOLETE-DELETE+HW-SYM+sym_atp_hdr_data_split" data-linked-resource-id="16155926" data-linked-resource-version="10" data-linked-resource-type="page">OBSOLETE-DELETE HW-SYM sym_atp_hdr_data_split</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16155974/OBSOLETE-DELETE+HW-SYM+sym_atp_hdr_data_merge" data-linked-resource-id="16155974" data-linked-resource-version="5" data-linked-resource-type="page">OBSOLETE-DELETE HW-SYM sym_atp_hdr_data_merge</a></p></div></div><h2 id="OBSOLETE-DELETEHW-SYMdw_adapter-Description">Description</h2><p>The dw_adapter component performs the following functions:</p><ol><li><strong>Width adaption</strong>: To convert from one packet to another when the two packets carry data of different sizes (32-bit to 64-bit, 128-bit to 16-bit etc.) The <em>data_translate </em>sub-block implements this functionality.</li><li><strong>Header-cycle adaption</strong>: To convert from one packet to another when the two packets carry different header (different in packet style or packet structure). The <em>hdr_translate</em> sub-block implements this functionality.</li></ol><p>The width adapter can hence act as a generic adapter to convert from one ATP link to another ATP link if the two links are different in their widths and carry different packet structures.</p><p><br/></p><p><br/></p><p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16166546/image2020-6-19_15-23-5.png?api=v2"></span></p><p style="text-align: center;">Block diagram for width-adapter</p><p style="text-align: left;"><br/></p><p style="text-align: left;"><br/></p><p style="text-align: left;">All interfaces (show with thick gray arrows) are interfaces of type <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164453/HW-SYM+InterfaceATP" data-linked-resource-id="16164453" data-linked-resource-version="12" data-linked-resource-type="page">HW-SYM InterfaceATP</a>. The <strong>internal</strong> <strong>ATP interfaces</strong> - Header In ATP (hdrInInterface), Header Out ATP (hdrOutInterface), Data In Interface (dataInInterface), and Data Out Interface (dataOutInterface) support packets or links of <strong>fixed-style only</strong>. Note that serial style is also considered a particular case of fixed-style packets (number of header beats = 1). </p><p style="text-align: left;"><br/></p><p style="text-align: left;">The sym_atp_hdr_data_split block splits the incoming ATP link into two separate ATP interfaces one carrying header beats only and the other carrying data-beats only. The complementary block on the other side is the sym_atp_hdr_data_merge which does the reverse operation that is to take two ATP interfaces (header and data) into a single ATP interface that carries both.</p><p><br/></p><p><br/></p>