{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512532118104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512532118125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 19:48:37 2017 " "Processing started: Tue Dec 05 19:48:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512532118125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532118125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sendblock -c sendblock " "Command: quartus_map --read_settings_files=on --write_settings_files=off sendblock -c sendblock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532118125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512532119143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512532119143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sendblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file sendblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sendblock " "Found entity 1: sendblock" {  } { { "sendblock.sv" "" { Text "U:/send block/sendblock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512532130036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532130036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bsc.sv 1 1 " "Found 1 design units, including 1 entities, in source file bsc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BSC " "Found entity 1: BSC" {  } { { "BSC.sv" "" { Text "U:/send block/BSC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512532130181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532130181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bic.sv 1 1 " "Found 1 design units, including 1 entities, in source file bic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIC " "Found entity 1: BIC" {  } { { "BIC.sv" "" { Text "U:/send block/BIC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512532130355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532130355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file srclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRclock " "Found entity 1: SRclock" {  } { { "SRclock.sv" "" { Text "U:/send block/SRclock.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512532130497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532130497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pari2seri.sv 2 2 " "Found 2 design units, including 2 entities, in source file pari2seri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pari2seri " "Found entity 1: pari2seri" {  } { { "pari2seri.sv" "" { Text "U:/send block/pari2seri.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512532130635 ""} { "Info" "ISGN_ENTITY_NAME" "2 pari2seri_testbench " "Found entity 2: pari2seri_testbench" {  } { { "pari2seri.sv" "" { Text "U:/send block/pari2seri.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512532130635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532130635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciveblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file reciveblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reciveblock " "Found entity 1: reciveblock" {  } { { "reciveblock.sv" "" { Text "U:/send block/reciveblock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512532130762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532130762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file startblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startblock " "Found entity 1: startblock" {  } { { "startblock.sv" "" { Text "U:/send block/startblock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512532130911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532130911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seri2pari.sv 2 2 " "Found 2 design units, including 2 entities, in source file seri2pari.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seri2pari " "Found entity 1: seri2pari" {  } { { "seri2pari.sv" "" { Text "U:/send block/seri2pari.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512532131054 ""} { "Info" "ISGN_ENTITY_NAME" "2 seri2pari_testbench " "Found entity 2: seri2pari_testbench" {  } { { "seri2pari.sv" "" { Text "U:/send block/seri2pari.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512532131054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532131054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reciveblock " "Elaborating entity \"reciveblock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512532131339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startblock startblock:st " "Elaborating entity \"startblock\" for hierarchy \"startblock:st\"" {  } { { "reciveblock.sv" "st" { Text "U:/send block/reciveblock.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512532131466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BSC BSC:b1 " "Elaborating entity \"BSC\" for hierarchy \"BSC:b1\"" {  } { { "reciveblock.sv" "b1" { Text "U:/send block/reciveblock.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512532131522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIC BIC:b2 " "Elaborating entity \"BIC\" for hierarchy \"BIC:b2\"" {  } { { "reciveblock.sv" "b2" { Text "U:/send block/reciveblock.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512532131592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRclock SRclock:sclk " "Elaborating entity \"SRclock\" for hierarchy \"SRclock:sclk\"" {  } { { "reciveblock.sv" "sclk" { Text "U:/send block/reciveblock.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512532131651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seri2pari seri2pari:s2p " "Elaborating entity \"seri2pari\" for hierarchy \"seri2pari:s2p\"" {  } { { "reciveblock.sv" "s2p" { Text "U:/send block/reciveblock.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512532131716 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512532133469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512532135530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512532135530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512532136188 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512532136188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512532136188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512532136188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512532136446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 19:48:56 2017 " "Processing ended: Tue Dec 05 19:48:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512532136446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512532136446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512532136446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512532136446 ""}
