// Seed: 2310460522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout tri1 id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  generate
    assign id_3 = -1'b0;
  endgenerate
endmodule
module module_1 (
    input wire id_0
    , id_11,
    output wire id_1,
    output tri id_2,
    output tri1 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    input tri id_8,
    input tri0 id_9
);
  assign id_1 = {id_6{-1 - id_0}} !== -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire id_12, id_13, id_14;
endmodule
