{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701464035920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701464035928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 15:53:55 2023 " "Processing started: Fri Dec 01 15:53:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701464035928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464035928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464035928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701464036754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701464036754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2_Demo.v(231) " "Verilog HDL information at PS2_Demo.v(231): always construct contains both blocking and non-blocking assignments" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 231 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701464050443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050551 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 vga_plot.v(118) " "Verilog HDL Expression warning at vga_plot.v(118): truncated literal to match 3 bits" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 118 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701464050564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 vga_plot.v(119) " "Verilog HDL Expression warning at vga_plot.v(119): truncated literal to match 3 bits" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701464050564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_plot.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_plot.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_plot " "Found entity 1: vga_plot" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701464050673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "top_module.v" "VGA" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/top_module.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464050678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464050678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464050756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464050760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE AMP_BACKGROUND.mif " "Parameter \"INIT_FILE\" = \"AMP_BACKGROUND.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464050760 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701464050760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7n1 " "Found entity 1: altsyncram_m7n1" {  } { { "db/altsyncram_m7n1.tdf" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7n1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated " "Elaborating entity \"altsyncram_m7n1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464050849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464050965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464050965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m7n1.tdf" "decode2" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464050965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464051030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m7n1.tdf" "rden_decode_b" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464051030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464051112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_m7n1.tdf" "mux3" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464051112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464051144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464051226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464051226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701464051226 ""}  } { { "vga_pll.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701464051226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701464051357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464051365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464051381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_plot vga_plot:VGAOutput " "Elaborating entity \"vga_plot\" for hierarchy \"vga_plot:VGAOutput\"" {  } { { "top_module.v" "VGAOutput" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/top_module.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 vga_plot.v(72) " "Verilog HDL assignment warning at vga_plot.v(72): truncated value with size 7 to match size of target (3)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 vga_plot.v(83) " "Verilog HDL assignment warning at vga_plot.v(83): truncated value with size 8 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 vga_plot.v(84) " "Verilog HDL assignment warning at vga_plot.v(84): truncated value with size 7 to match size of target (3)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 vga_plot.v(95) " "Verilog HDL assignment warning at vga_plot.v(95): truncated value with size 8 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 vga_plot.v(96) " "Verilog HDL assignment warning at vga_plot.v(96): truncated value with size 7 to match size of target (3)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour vga_plot.v(60) " "Verilog HDL Always Construct warning at vga_plot.v(60): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x vga_plot.v(60) " "Verilog HDL Always Construct warning at vga_plot.v(60): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loopX vga_plot.v(60) " "Verilog HDL Always Construct warning at vga_plot.v(60): inferring latch(es) for variable \"loopX\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y vga_plot.v(60) " "Verilog HDL Always Construct warning at vga_plot.v(60): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loopY vga_plot.v(60) " "Verilog HDL Always Construct warning at vga_plot.v(60): inferring latch(es) for variable \"loopY\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Resetting vga_plot.v(60) " "Verilog HDL Always Construct warning at vga_plot.v(60): inferring latch(es) for variable \"Resetting\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701464051398 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BoxDoneX vga_plot.v(117) " "Verilog HDL Always Construct warning at vga_plot.v(117): inferring latch(es) for variable \"BoxDoneX\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701464051410 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BoxDoneY vga_plot.v(117) " "Verilog HDL Always Construct warning at vga_plot.v(117): inferring latch(es) for variable \"BoxDoneY\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701464051410 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BoxDone vga_plot.v(117) " "Verilog HDL Always Construct warning at vga_plot.v(117): inferring latch(es) for variable \"BoxDone\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701464051410 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BoxDone vga_plot.v(117) " "Inferred latch for \"BoxDone\" at vga_plot.v(117)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051410 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BoxDoneY vga_plot.v(117) " "Inferred latch for \"BoxDoneY\" at vga_plot.v(117)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051410 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BoxDoneX vga_plot.v(117) " "Inferred latch for \"BoxDoneX\" at vga_plot.v(117)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051410 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resetting vga_plot.v(60) " "Inferred latch for \"Resetting\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051410 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopY\[0\] vga_plot.v(60) " "Inferred latch for \"loopY\[0\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051410 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopY\[1\] vga_plot.v(60) " "Inferred latch for \"loopY\[1\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051410 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopY\[2\] vga_plot.v(60) " "Inferred latch for \"loopY\[2\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] vga_plot.v(60) " "Inferred latch for \"y\[0\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] vga_plot.v(60) " "Inferred latch for \"y\[1\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] vga_plot.v(60) " "Inferred latch for \"y\[2\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] vga_plot.v(60) " "Inferred latch for \"y\[3\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] vga_plot.v(60) " "Inferred latch for \"y\[4\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] vga_plot.v(60) " "Inferred latch for \"y\[5\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] vga_plot.v(60) " "Inferred latch for \"y\[6\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopX\[0\] vga_plot.v(60) " "Inferred latch for \"loopX\[0\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopX\[1\] vga_plot.v(60) " "Inferred latch for \"loopX\[1\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopX\[2\] vga_plot.v(60) " "Inferred latch for \"loopX\[2\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopX\[3\] vga_plot.v(60) " "Inferred latch for \"loopX\[3\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopX\[4\] vga_plot.v(60) " "Inferred latch for \"loopX\[4\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] vga_plot.v(60) " "Inferred latch for \"x\[0\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] vga_plot.v(60) " "Inferred latch for \"x\[1\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] vga_plot.v(60) " "Inferred latch for \"x\[2\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] vga_plot.v(60) " "Inferred latch for \"x\[3\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] vga_plot.v(60) " "Inferred latch for \"x\[4\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] vga_plot.v(60) " "Inferred latch for \"x\[5\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] vga_plot.v(60) " "Inferred latch for \"x\[6\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] vga_plot.v(60) " "Inferred latch for \"x\[7\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] vga_plot.v(60) " "Inferred latch for \"colour\[0\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] vga_plot.v(60) " "Inferred latch for \"colour\[1\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] vga_plot.v(60) " "Inferred latch for \"colour\[2\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[3\] vga_plot.v(60) " "Inferred latch for \"colour\[3\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[4\] vga_plot.v(60) " "Inferred latch for \"colour\[4\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[5\] vga_plot.v(60) " "Inferred latch for \"colour\[5\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[6\] vga_plot.v(60) " "Inferred latch for \"colour\[6\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[7\] vga_plot.v(60) " "Inferred latch for \"colour\[7\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[8\] vga_plot.v(60) " "Inferred latch for \"colour\[8\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[9\] vga_plot.v(60) " "Inferred latch for \"colour\[9\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[10\] vga_plot.v(60) " "Inferred latch for \"colour\[10\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[11\] vga_plot.v(60) " "Inferred latch for \"colour\[11\]\" at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 "|top_module|vga_plot:VGAOutput"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Resetting vga_plot.v(51) " "Can't resolve multiple constant drivers for net \"Resetting\" at vga_plot.v(51)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 51 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "vga_plot.v(60) " "Constant driver at vga_plot.v(60)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 60 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "vga_plot:VGAOutput " "Can't elaborate user hierarchy \"vga_plot:VGAOutput\"" {  } { { "top_module.v" "VGAOutput" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/top_module.v" 108 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701464051414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/output_files/top_module.map.smsg " "Generated suppressed messages file C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051462 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701464051572 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 15:54:11 2023 " "Processing ended: Fri Dec 01 15:54:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701464051572 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701464051572 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701464051572 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464051572 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701464052253 ""}
