
mcp2510_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091e4  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  080093e8  080093e8  0000a3e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009514  08009514  0000b06c  2**0
                  CONTENTS
  4 .ARM          00000008  08009514  08009514  0000a514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800951c  0800951c  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800951c  0800951c  0000a51c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009520  08009520  0000a520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009524  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000051fc  2000006c  08009590  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005268  08009590  0000b268  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002224d  00000000  00000000  0000b09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004608  00000000  00000000  0002d2e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a48  00000000  00000000  000318f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001477  00000000  00000000  00033338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b830  00000000  00000000  000347af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021ac1  00000000  00000000  0005ffdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010a4d9  00000000  00000000  00081aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018bf79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071f4  00000000  00000000  0018bfbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001931b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000006c 	.word	0x2000006c
 800021c:	00000000 	.word	0x00000000
 8000220:	080093cc 	.word	0x080093cc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000070 	.word	0x20000070
 800023c:	080093cc 	.word	0x080093cc

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295
 8000250:	f04f 30ff 	movne.w	r0, #4294967295
 8000254:	f000 b96a 	b.w	800052c <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9d08      	ldr	r5, [sp, #32]
 8000276:	460c      	mov	r4, r1
 8000278:	2b00      	cmp	r3, #0
 800027a:	d14e      	bne.n	800031a <__udivmoddi4+0xaa>
 800027c:	4694      	mov	ip, r2
 800027e:	458c      	cmp	ip, r1
 8000280:	4686      	mov	lr, r0
 8000282:	fab2 f282 	clz	r2, r2
 8000286:	d962      	bls.n	800034e <__udivmoddi4+0xde>
 8000288:	b14a      	cbz	r2, 800029e <__udivmoddi4+0x2e>
 800028a:	f1c2 0320 	rsb	r3, r2, #32
 800028e:	4091      	lsls	r1, r2
 8000290:	fa20 f303 	lsr.w	r3, r0, r3
 8000294:	fa0c fc02 	lsl.w	ip, ip, r2
 8000298:	4319      	orrs	r1, r3
 800029a:	fa00 fe02 	lsl.w	lr, r0, r2
 800029e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002a2:	fa1f f68c 	uxth.w	r6, ip
 80002a6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002aa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ae:	fb07 1114 	mls	r1, r7, r4, r1
 80002b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b6:	fb04 f106 	mul.w	r1, r4, r6
 80002ba:	4299      	cmp	r1, r3
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x64>
 80002be:	eb1c 0303 	adds.w	r3, ip, r3
 80002c2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002c6:	f080 8112 	bcs.w	80004ee <__udivmoddi4+0x27e>
 80002ca:	4299      	cmp	r1, r3
 80002cc:	f240 810f 	bls.w	80004ee <__udivmoddi4+0x27e>
 80002d0:	3c02      	subs	r4, #2
 80002d2:	4463      	add	r3, ip
 80002d4:	1a59      	subs	r1, r3, r1
 80002d6:	fa1f f38e 	uxth.w	r3, lr
 80002da:	fbb1 f0f7 	udiv	r0, r1, r7
 80002de:	fb07 1110 	mls	r1, r7, r0, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb00 f606 	mul.w	r6, r0, r6
 80002ea:	429e      	cmp	r6, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x94>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002f6:	f080 80fc 	bcs.w	80004f2 <__udivmoddi4+0x282>
 80002fa:	429e      	cmp	r6, r3
 80002fc:	f240 80f9 	bls.w	80004f2 <__udivmoddi4+0x282>
 8000300:	4463      	add	r3, ip
 8000302:	3802      	subs	r0, #2
 8000304:	1b9b      	subs	r3, r3, r6
 8000306:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800030a:	2100      	movs	r1, #0
 800030c:	b11d      	cbz	r5, 8000316 <__udivmoddi4+0xa6>
 800030e:	40d3      	lsrs	r3, r2
 8000310:	2200      	movs	r2, #0
 8000312:	e9c5 3200 	strd	r3, r2, [r5]
 8000316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031a:	428b      	cmp	r3, r1
 800031c:	d905      	bls.n	800032a <__udivmoddi4+0xba>
 800031e:	b10d      	cbz	r5, 8000324 <__udivmoddi4+0xb4>
 8000320:	e9c5 0100 	strd	r0, r1, [r5]
 8000324:	2100      	movs	r1, #0
 8000326:	4608      	mov	r0, r1
 8000328:	e7f5      	b.n	8000316 <__udivmoddi4+0xa6>
 800032a:	fab3 f183 	clz	r1, r3
 800032e:	2900      	cmp	r1, #0
 8000330:	d146      	bne.n	80003c0 <__udivmoddi4+0x150>
 8000332:	42a3      	cmp	r3, r4
 8000334:	d302      	bcc.n	800033c <__udivmoddi4+0xcc>
 8000336:	4290      	cmp	r0, r2
 8000338:	f0c0 80f0 	bcc.w	800051c <__udivmoddi4+0x2ac>
 800033c:	1a86      	subs	r6, r0, r2
 800033e:	eb64 0303 	sbc.w	r3, r4, r3
 8000342:	2001      	movs	r0, #1
 8000344:	2d00      	cmp	r5, #0
 8000346:	d0e6      	beq.n	8000316 <__udivmoddi4+0xa6>
 8000348:	e9c5 6300 	strd	r6, r3, [r5]
 800034c:	e7e3      	b.n	8000316 <__udivmoddi4+0xa6>
 800034e:	2a00      	cmp	r2, #0
 8000350:	f040 8090 	bne.w	8000474 <__udivmoddi4+0x204>
 8000354:	eba1 040c 	sub.w	r4, r1, ip
 8000358:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800035c:	fa1f f78c 	uxth.w	r7, ip
 8000360:	2101      	movs	r1, #1
 8000362:	fbb4 f6f8 	udiv	r6, r4, r8
 8000366:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800036a:	fb08 4416 	mls	r4, r8, r6, r4
 800036e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000372:	fb07 f006 	mul.w	r0, r7, r6
 8000376:	4298      	cmp	r0, r3
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0x11c>
 800037a:	eb1c 0303 	adds.w	r3, ip, r3
 800037e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x11a>
 8000384:	4298      	cmp	r0, r3
 8000386:	f200 80cd 	bhi.w	8000524 <__udivmoddi4+0x2b4>
 800038a:	4626      	mov	r6, r4
 800038c:	1a1c      	subs	r4, r3, r0
 800038e:	fa1f f38e 	uxth.w	r3, lr
 8000392:	fbb4 f0f8 	udiv	r0, r4, r8
 8000396:	fb08 4410 	mls	r4, r8, r0, r4
 800039a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800039e:	fb00 f707 	mul.w	r7, r0, r7
 80003a2:	429f      	cmp	r7, r3
 80003a4:	d908      	bls.n	80003b8 <__udivmoddi4+0x148>
 80003a6:	eb1c 0303 	adds.w	r3, ip, r3
 80003aa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x146>
 80003b0:	429f      	cmp	r7, r3
 80003b2:	f200 80b0 	bhi.w	8000516 <__udivmoddi4+0x2a6>
 80003b6:	4620      	mov	r0, r4
 80003b8:	1bdb      	subs	r3, r3, r7
 80003ba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003be:	e7a5      	b.n	800030c <__udivmoddi4+0x9c>
 80003c0:	f1c1 0620 	rsb	r6, r1, #32
 80003c4:	408b      	lsls	r3, r1
 80003c6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ca:	431f      	orrs	r7, r3
 80003cc:	fa20 fc06 	lsr.w	ip, r0, r6
 80003d0:	fa04 f301 	lsl.w	r3, r4, r1
 80003d4:	ea43 030c 	orr.w	r3, r3, ip
 80003d8:	40f4      	lsrs	r4, r6
 80003da:	fa00 f801 	lsl.w	r8, r0, r1
 80003de:	0c38      	lsrs	r0, r7, #16
 80003e0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003e4:	fbb4 fef0 	udiv	lr, r4, r0
 80003e8:	fa1f fc87 	uxth.w	ip, r7
 80003ec:	fb00 441e 	mls	r4, r0, lr, r4
 80003f0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003f4:	fb0e f90c 	mul.w	r9, lr, ip
 80003f8:	45a1      	cmp	r9, r4
 80003fa:	fa02 f201 	lsl.w	r2, r2, r1
 80003fe:	d90a      	bls.n	8000416 <__udivmoddi4+0x1a6>
 8000400:	193c      	adds	r4, r7, r4
 8000402:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000406:	f080 8084 	bcs.w	8000512 <__udivmoddi4+0x2a2>
 800040a:	45a1      	cmp	r9, r4
 800040c:	f240 8081 	bls.w	8000512 <__udivmoddi4+0x2a2>
 8000410:	f1ae 0e02 	sub.w	lr, lr, #2
 8000414:	443c      	add	r4, r7
 8000416:	eba4 0409 	sub.w	r4, r4, r9
 800041a:	fa1f f983 	uxth.w	r9, r3
 800041e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000422:	fb00 4413 	mls	r4, r0, r3, r4
 8000426:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800042a:	fb03 fc0c 	mul.w	ip, r3, ip
 800042e:	45a4      	cmp	ip, r4
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x1d2>
 8000432:	193c      	adds	r4, r7, r4
 8000434:	f103 30ff 	add.w	r0, r3, #4294967295
 8000438:	d267      	bcs.n	800050a <__udivmoddi4+0x29a>
 800043a:	45a4      	cmp	ip, r4
 800043c:	d965      	bls.n	800050a <__udivmoddi4+0x29a>
 800043e:	3b02      	subs	r3, #2
 8000440:	443c      	add	r4, r7
 8000442:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000446:	fba0 9302 	umull	r9, r3, r0, r2
 800044a:	eba4 040c 	sub.w	r4, r4, ip
 800044e:	429c      	cmp	r4, r3
 8000450:	46ce      	mov	lr, r9
 8000452:	469c      	mov	ip, r3
 8000454:	d351      	bcc.n	80004fa <__udivmoddi4+0x28a>
 8000456:	d04e      	beq.n	80004f6 <__udivmoddi4+0x286>
 8000458:	b155      	cbz	r5, 8000470 <__udivmoddi4+0x200>
 800045a:	ebb8 030e 	subs.w	r3, r8, lr
 800045e:	eb64 040c 	sbc.w	r4, r4, ip
 8000462:	fa04 f606 	lsl.w	r6, r4, r6
 8000466:	40cb      	lsrs	r3, r1
 8000468:	431e      	orrs	r6, r3
 800046a:	40cc      	lsrs	r4, r1
 800046c:	e9c5 6400 	strd	r6, r4, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	e750      	b.n	8000316 <__udivmoddi4+0xa6>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f103 	lsr.w	r1, r0, r3
 800047c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000480:	fa24 f303 	lsr.w	r3, r4, r3
 8000484:	4094      	lsls	r4, r2
 8000486:	430c      	orrs	r4, r1
 8000488:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800048c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000490:	fa1f f78c 	uxth.w	r7, ip
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3110 	mls	r1, r8, r0, r3
 800049c:	0c23      	lsrs	r3, r4, #16
 800049e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004a2:	fb00 f107 	mul.w	r1, r0, r7
 80004a6:	4299      	cmp	r1, r3
 80004a8:	d908      	bls.n	80004bc <__udivmoddi4+0x24c>
 80004aa:	eb1c 0303 	adds.w	r3, ip, r3
 80004ae:	f100 36ff 	add.w	r6, r0, #4294967295
 80004b2:	d22c      	bcs.n	800050e <__udivmoddi4+0x29e>
 80004b4:	4299      	cmp	r1, r3
 80004b6:	d92a      	bls.n	800050e <__udivmoddi4+0x29e>
 80004b8:	3802      	subs	r0, #2
 80004ba:	4463      	add	r3, ip
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b2a4      	uxth	r4, r4
 80004c0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004c4:	fb08 3311 	mls	r3, r8, r1, r3
 80004c8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004cc:	fb01 f307 	mul.w	r3, r1, r7
 80004d0:	42a3      	cmp	r3, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x276>
 80004d4:	eb1c 0404 	adds.w	r4, ip, r4
 80004d8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004dc:	d213      	bcs.n	8000506 <__udivmoddi4+0x296>
 80004de:	42a3      	cmp	r3, r4
 80004e0:	d911      	bls.n	8000506 <__udivmoddi4+0x296>
 80004e2:	3902      	subs	r1, #2
 80004e4:	4464      	add	r4, ip
 80004e6:	1ae4      	subs	r4, r4, r3
 80004e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004ec:	e739      	b.n	8000362 <__udivmoddi4+0xf2>
 80004ee:	4604      	mov	r4, r0
 80004f0:	e6f0      	b.n	80002d4 <__udivmoddi4+0x64>
 80004f2:	4608      	mov	r0, r1
 80004f4:	e706      	b.n	8000304 <__udivmoddi4+0x94>
 80004f6:	45c8      	cmp	r8, r9
 80004f8:	d2ae      	bcs.n	8000458 <__udivmoddi4+0x1e8>
 80004fa:	ebb9 0e02 	subs.w	lr, r9, r2
 80004fe:	eb63 0c07 	sbc.w	ip, r3, r7
 8000502:	3801      	subs	r0, #1
 8000504:	e7a8      	b.n	8000458 <__udivmoddi4+0x1e8>
 8000506:	4631      	mov	r1, r6
 8000508:	e7ed      	b.n	80004e6 <__udivmoddi4+0x276>
 800050a:	4603      	mov	r3, r0
 800050c:	e799      	b.n	8000442 <__udivmoddi4+0x1d2>
 800050e:	4630      	mov	r0, r6
 8000510:	e7d4      	b.n	80004bc <__udivmoddi4+0x24c>
 8000512:	46d6      	mov	lr, sl
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1a6>
 8000516:	4463      	add	r3, ip
 8000518:	3802      	subs	r0, #2
 800051a:	e74d      	b.n	80003b8 <__udivmoddi4+0x148>
 800051c:	4606      	mov	r6, r0
 800051e:	4623      	mov	r3, r4
 8000520:	4608      	mov	r0, r1
 8000522:	e70f      	b.n	8000344 <__udivmoddi4+0xd4>
 8000524:	3e02      	subs	r6, #2
 8000526:	4463      	add	r3, ip
 8000528:	e730      	b.n	800038c <__udivmoddi4+0x11c>
 800052a:	bf00      	nop

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <CAN_IC_READ_REGISTER>:
 * @param address: hex address of the register
 * 		  bufffer: to store value read
 * @retval None
 */
void CAN_IC_READ_REGISTER(uint8_t address, uint8_t* buffer, CANPeripheral *peripheral)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b086      	sub	sp, #24
 8000534:	af00      	add	r7, sp, #0
 8000536:	4603      	mov	r3, r0
 8000538:	60b9      	str	r1, [r7, #8]
 800053a:	607a      	str	r2, [r7, #4]
 800053c:	73fb      	strb	r3, [r7, #15]
	// Packet includes 3 bytes
	// 1st byte: 0x03 (specifies as read instruction)
	// 2nd byte: address of register to read
	// 3rd byte: dont care byte
	uint8_t packet[3] = {0x03, address, 0x00};
 800053e:	2303      	movs	r3, #3
 8000540:	753b      	strb	r3, [r7, #20]
 8000542:	7bfb      	ldrb	r3, [r7, #15]
 8000544:	757b      	strb	r3, [r7, #21]
 8000546:	2300      	movs	r3, #0
 8000548:	75bb      	strb	r3, [r7, #22]

	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_RESET); // Initialize instruction by setting CS pin low
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	6818      	ldr	r0, [r3, #0]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	889b      	ldrh	r3, [r3, #4]
 8000552:	2200      	movs	r2, #0
 8000554:	4619      	mov	r1, r3
 8000556:	f001 fc41 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(peripheral->hspi, packet, 2, 100U); //transmit
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	6898      	ldr	r0, [r3, #8]
 800055e:	f107 0114 	add.w	r1, r7, #20
 8000562:	2364      	movs	r3, #100	@ 0x64
 8000564:	2202      	movs	r2, #2
 8000566:	f002 ffdc 	bl	8003522 <HAL_SPI_Transmit>
	HAL_SPI_Receive(peripheral->hspi, buffer, 1, 100U); //receive register contents
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	6898      	ldr	r0, [r3, #8]
 800056e:	2364      	movs	r3, #100	@ 0x64
 8000570:	2201      	movs	r2, #1
 8000572:	68b9      	ldr	r1, [r7, #8]
 8000574:	f003 f943 	bl	80037fe <HAL_SPI_Receive>
	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_SET); // Terminate instruction by setting CS pin high
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	6818      	ldr	r0, [r3, #0]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	889b      	ldrh	r3, [r3, #4]
 8000580:	2201      	movs	r2, #1
 8000582:	4619      	mov	r1, r3
 8000584:	f001 fc2a 	bl	8001ddc <HAL_GPIO_WritePin>
}
 8000588:	bf00      	nop
 800058a:	3718      	adds	r7, #24
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}

08000590 <CAN_IC_WRITE_REGISTER>:
 * @param address: hex address of the register
 * 		  value: value to be written to the register
 * @retval None
 */
void CAN_IC_WRITE_REGISTER(uint8_t address, uint8_t value, CANPeripheral *peripheral)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	603a      	str	r2, [r7, #0]
 800059a:	71fb      	strb	r3, [r7, #7]
 800059c:	460b      	mov	r3, r1
 800059e:	71bb      	strb	r3, [r7, #6]
	// Packet includes 3 bytes
	// 1st byte: 0x02 (specifies as write instruction)
	// 2nd byte: address of register to write to
	// 3rd byte: value to write
	uint8_t packet[3] = {0x02, address, value};
 80005a0:	2302      	movs	r3, #2
 80005a2:	733b      	strb	r3, [r7, #12]
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	737b      	strb	r3, [r7, #13]
 80005a8:	79bb      	ldrb	r3, [r7, #6]
 80005aa:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_RESET); //set CS pin low
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	6818      	ldr	r0, [r3, #0]
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	889b      	ldrh	r3, [r3, #4]
 80005b4:	2200      	movs	r2, #0
 80005b6:	4619      	mov	r1, r3
 80005b8:	f001 fc10 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(peripheral->hspi, packet, 3, 100U);	//transmit
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	6898      	ldr	r0, [r3, #8]
 80005c0:	f107 010c 	add.w	r1, r7, #12
 80005c4:	2364      	movs	r3, #100	@ 0x64
 80005c6:	2203      	movs	r2, #3
 80005c8:	f002 ffab 	bl	8003522 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_SET); //set CS pin high
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	6818      	ldr	r0, [r3, #0]
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	889b      	ldrh	r3, [r3, #4]
 80005d4:	2201      	movs	r2, #1
 80005d6:	4619      	mov	r1, r3
 80005d8:	f001 fc00 	bl	8001ddc <HAL_GPIO_WritePin>
}
 80005dc:	bf00      	nop
 80005de:	3710      	adds	r7, #16
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <CAN_IC_WRITE_REGISTER_BITWISE>:
 * 		  mask: bit mask
 * 		  value: value to be written to the register
 * @retval None
 */
void CAN_IC_WRITE_REGISTER_BITWISE(uint8_t address, uint8_t mask, uint8_t value, CANPeripheral *peripheral)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	603b      	str	r3, [r7, #0]
 80005ec:	4603      	mov	r3, r0
 80005ee:	71fb      	strb	r3, [r7, #7]
 80005f0:	460b      	mov	r3, r1
 80005f2:	71bb      	strb	r3, [r7, #6]
 80005f4:	4613      	mov	r3, r2
 80005f6:	717b      	strb	r3, [r7, #5]
	// 0x05 specifies bit-write instruction
	// mask specifies which bits can be modified (1 means bit can be modified)
	uint8_t packet[4] = {0x05, address, mask, value};
 80005f8:	2305      	movs	r3, #5
 80005fa:	733b      	strb	r3, [r7, #12]
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	737b      	strb	r3, [r7, #13]
 8000600:	79bb      	ldrb	r3, [r7, #6]
 8000602:	73bb      	strb	r3, [r7, #14]
 8000604:	797b      	ldrb	r3, [r7, #5]
 8000606:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_RESET); //set CS pin low
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	6818      	ldr	r0, [r3, #0]
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	889b      	ldrh	r3, [r3, #4]
 8000610:	2200      	movs	r2, #0
 8000612:	4619      	mov	r1, r3
 8000614:	f001 fbe2 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(peripheral->hspi, packet, 4, 100U); //transmit
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	6898      	ldr	r0, [r3, #8]
 800061c:	f107 010c 	add.w	r1, r7, #12
 8000620:	2364      	movs	r3, #100	@ 0x64
 8000622:	2204      	movs	r2, #4
 8000624:	f002 ff7d 	bl	8003522 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_SET); //set CS pin high
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	6818      	ldr	r0, [r3, #0]
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	889b      	ldrh	r3, [r3, #4]
 8000630:	2201      	movs	r2, #1
 8000632:	4619      	mov	r1, r3
 8000634:	f001 fbd2 	bl	8001ddc <HAL_GPIO_WritePin>
}
 8000638:	bf00      	nop
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}

08000640 <ConfigureCANSPI>:
  * @retval None
  * Configuration is as close to Elysia's CAN configuration whenever possible
  * TODO: add configuration verification and return value accordingly
  */
void ConfigureCANSPI(CANPeripheral *peripheral)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
	uint8_t resetCommand = 0xa0; //instruction to reset IC to default
 8000648:	23a0      	movs	r3, #160	@ 0xa0
 800064a:	733b      	strb	r3, [r7, #12]
	uint8_t CONFIG_CNF1 = 0x00; //BRP = 0 to make tq = 250ns and a SJW of 1Tq
 800064c:	2300      	movs	r3, #0
 800064e:	73fb      	strb	r3, [r7, #15]
	uint8_t CONFIG_CNF2 = 0xd8; //PRSEG = 0, PHSEG1 = 3, SAM = 0, BTLMODE = 1
 8000650:	23d8      	movs	r3, #216	@ 0xd8
 8000652:	73bb      	strb	r3, [r7, #14]
	uint8_t CONFIG_CNF3 = 0x01; //WAFKIL disabled, PHSEG2 = 2 (BTL enabled) but PHSEG = 1 makes it backwards compatible???? wat
 8000654:	2301      	movs	r3, #1
 8000656:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_RESET);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	6818      	ldr	r0, [r3, #0]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	889b      	ldrh	r3, [r3, #4]
 8000660:	2200      	movs	r2, #0
 8000662:	4619      	mov	r1, r3
 8000664:	f001 fbba 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(peripheral->hspi, &resetCommand, 1, 100U);  //reset IC to default
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	6898      	ldr	r0, [r3, #8]
 800066c:	f107 010c 	add.w	r1, r7, #12
 8000670:	2364      	movs	r3, #100	@ 0x64
 8000672:	2201      	movs	r2, #1
 8000674:	f002 ff55 	bl	8003522 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_SET);
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	6818      	ldr	r0, [r3, #0]
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	889b      	ldrh	r3, [r3, #4]
 8000680:	2201      	movs	r2, #1
 8000682:	4619      	mov	r1, r3
 8000684:	f001 fbaa 	bl	8001ddc <HAL_GPIO_WritePin>

	CAN_IC_WRITE_REGISTER(0x0f, 0x80, peripheral); //Ensure IC is in configuration mode
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	2180      	movs	r1, #128	@ 0x80
 800068c:	200f      	movs	r0, #15
 800068e:	f7ff ff7f 	bl	8000590 <CAN_IC_WRITE_REGISTER>

	CAN_IC_WRITE_REGISTER(CNF1, CONFIG_CNF1, peripheral); //configure CNF1
 8000692:	7bfb      	ldrb	r3, [r7, #15]
 8000694:	687a      	ldr	r2, [r7, #4]
 8000696:	4619      	mov	r1, r3
 8000698:	202a      	movs	r0, #42	@ 0x2a
 800069a:	f7ff ff79 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	CAN_IC_WRITE_REGISTER(CNF2, CONFIG_CNF2, peripheral); //configure CNF2
 800069e:	7bbb      	ldrb	r3, [r7, #14]
 80006a0:	687a      	ldr	r2, [r7, #4]
 80006a2:	4619      	mov	r1, r3
 80006a4:	2029      	movs	r0, #41	@ 0x29
 80006a6:	f7ff ff73 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	CAN_IC_WRITE_REGISTER(CNF3, CONFIG_CNF3, peripheral); //configure CNF3
 80006aa:	7b7b      	ldrb	r3, [r7, #13]
 80006ac:	687a      	ldr	r2, [r7, #4]
 80006ae:	4619      	mov	r1, r3
 80006b0:	2028      	movs	r0, #40	@ 0x28
 80006b2:	f7ff ff6d 	bl	8000590 <CAN_IC_WRITE_REGISTER>

	CAN_IC_WRITE_REGISTER(CANINTE, 0xff, peripheral); 	//configure interrupts, currently enable error and and wakeup INT
 80006b6:	687a      	ldr	r2, [r7, #4]
 80006b8:	21ff      	movs	r1, #255	@ 0xff
 80006ba:	202b      	movs	r0, #43	@ 0x2b
 80006bc:	f7ff ff68 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	CAN_IC_WRITE_REGISTER(CANINTF, 0x00, peripheral); 	//clear INTE flags
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	2100      	movs	r1, #0
 80006c4:	202c      	movs	r0, #44	@ 0x2c
 80006c6:	f7ff ff63 	bl	8000590 <CAN_IC_WRITE_REGISTER>
									   		//this should be a bit-wise clear in any other case to avoid unintentionally clearing flags

	CAN_IC_WRITE_REGISTER(0x0c, 0x0f, peripheral); //set up RX0BF and RX1BF as interrupt pins
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	210f      	movs	r1, #15
 80006ce:	200c      	movs	r0, #12
 80006d0:	f7ff ff5e 	bl	8000590 <CAN_IC_WRITE_REGISTER>

	CAN_IC_WRITE_REGISTER(RXB0CTRL, 0x60, peripheral); //accept any message on buffer 0
 80006d4:	687a      	ldr	r2, [r7, #4]
 80006d6:	2160      	movs	r1, #96	@ 0x60
 80006d8:	2060      	movs	r0, #96	@ 0x60
 80006da:	f7ff ff59 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	CAN_IC_WRITE_REGISTER(RXB1CTRL, 0x60, peripheral); //accept any message on buffer 1
 80006de:	687a      	ldr	r2, [r7, #4]
 80006e0:	2160      	movs	r1, #96	@ 0x60
 80006e2:	2070      	movs	r0, #112	@ 0x70
 80006e4:	f7ff ff54 	bl	8000590 <CAN_IC_WRITE_REGISTER>

	CAN_IC_WRITE_REGISTER(0x0f, 0x04, peripheral); //Put IC in normal operation mode with CLKOUT pin enable and 1:1 prescaler
 80006e8:	687a      	ldr	r2, [r7, #4]
 80006ea:	2104      	movs	r1, #4
 80006ec:	200f      	movs	r0, #15
 80006ee:	f7ff ff4f 	bl	8000590 <CAN_IC_WRITE_REGISTER>

	#if CAN_TEST_SETUP
	CAN_IC_WRITE_REGISTER(0x0F, 0x44, peripheral);	// Put IC in loop-back mode for testing as well as enable CLKOUT pin with 1:1 prescaler
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	2144      	movs	r1, #68	@ 0x44
 80006f6:	200f      	movs	r0, #15
 80006f8:	f7ff ff4a 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	#endif
}
 80006fc:	bf00      	nop
 80006fe:	3710      	adds	r7, #16
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}

08000704 <checkAvailableTXChannel>:

/*-------------------------------------------------------------------------------------------*/

uint8_t checkAvailableTXChannel(CANPeripheral *peripheral)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
    uint32_t prevWakeTime = xTaskGetTickCount(); 	//Delay is fine if we have a CanTxGatekeeperTask
 800070c:	f007 f894 	bl	8007838 <xTaskGetTickCount>
 8000710:	60f8      	str	r0, [r7, #12]
    {
        uint8_t TXB0Status;
        uint8_t TXB1Status;
        uint8_t TXB2Status;

        CAN_IC_READ_REGISTER(TXB0CTRL, &TXB0Status, peripheral);
 8000712:	f107 030b 	add.w	r3, r7, #11
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	4619      	mov	r1, r3
 800071a:	2030      	movs	r0, #48	@ 0x30
 800071c:	f7ff ff08 	bl	8000530 <CAN_IC_READ_REGISTER>
        TXB0Status = TXB0Status >> 3; //Not masking out bits
 8000720:	7afb      	ldrb	r3, [r7, #11]
 8000722:	08db      	lsrs	r3, r3, #3
 8000724:	b2db      	uxtb	r3, r3
 8000726:	72fb      	strb	r3, [r7, #11]

        if (!TXB0Status) {
 8000728:	7afb      	ldrb	r3, [r7, #11]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d101      	bne.n	8000732 <checkAvailableTXChannel+0x2e>
            return 0;
 800072e:	2300      	movs	r3, #0
 8000730:	e026      	b.n	8000780 <checkAvailableTXChannel+0x7c>
        }

        CAN_IC_READ_REGISTER(TXB1CTRL, &TXB1Status, peripheral);
 8000732:	f107 030a 	add.w	r3, r7, #10
 8000736:	687a      	ldr	r2, [r7, #4]
 8000738:	4619      	mov	r1, r3
 800073a:	2040      	movs	r0, #64	@ 0x40
 800073c:	f7ff fef8 	bl	8000530 <CAN_IC_READ_REGISTER>
        TXB1Status = TXB1Status >> 3; //Not masking out bits
 8000740:	7abb      	ldrb	r3, [r7, #10]
 8000742:	08db      	lsrs	r3, r3, #3
 8000744:	b2db      	uxtb	r3, r3
 8000746:	72bb      	strb	r3, [r7, #10]

        if (!TXB1Status) {
 8000748:	7abb      	ldrb	r3, [r7, #10]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d101      	bne.n	8000752 <checkAvailableTXChannel+0x4e>
            return 1;
 800074e:	2301      	movs	r3, #1
 8000750:	e016      	b.n	8000780 <checkAvailableTXChannel+0x7c>
        }

        CAN_IC_READ_REGISTER(TXB2CTRL, &TXB2Status, peripheral);
 8000752:	f107 0309 	add.w	r3, r7, #9
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	4619      	mov	r1, r3
 800075a:	2050      	movs	r0, #80	@ 0x50
 800075c:	f7ff fee8 	bl	8000530 <CAN_IC_READ_REGISTER>
        TXB2Status = TXB2Status >> 3; //Not masking out bits
 8000760:	7a7b      	ldrb	r3, [r7, #9]
 8000762:	08db      	lsrs	r3, r3, #3
 8000764:	b2db      	uxtb	r3, r3
 8000766:	727b      	strb	r3, [r7, #9]

        if (!TXB2Status) {
 8000768:	7a7b      	ldrb	r3, [r7, #9]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d101      	bne.n	8000772 <checkAvailableTXChannel+0x6e>
            return 2;
 800076e:	2302      	movs	r3, #2
 8000770:	e006      	b.n	8000780 <checkAvailableTXChannel+0x7c>
        }

        prevWakeTime += TX_CHANNEL_CHECK_DELAY;
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	3301      	adds	r3, #1
 8000776:	60fb      	str	r3, [r7, #12]
        osDelayUntil(prevWakeTime);
 8000778:	68f8      	ldr	r0, [r7, #12]
 800077a:	f005 f909 	bl	8005990 <osDelayUntil>
    {
 800077e:	e7c8      	b.n	8000712 <checkAvailableTXChannel+0xe>

    }
}
 8000780:	4618      	mov	r0, r3
 8000782:	3710      	adds	r7, #16
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}

08000788 <sendCANMessage>:
  * @brief send CAN message
  * @param None
  * @retval None
  */
void sendCANMessage(CANMsg *msg, CANPeripheral *peripheral)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	6039      	str	r1, [r7, #0]
	uint8_t channel = checkAvailableTXChannel(peripheral);
 8000792:	6838      	ldr	r0, [r7, #0]
 8000794:	f7ff ffb6 	bl	8000704 <checkAvailableTXChannel>
 8000798:	4603      	mov	r3, r0
 800079a:	74fb      	strb	r3, [r7, #19]
    uint8_t initialBufferAddress = TXB0CTRL + 16*(channel);
 800079c:	7cfb      	ldrb	r3, [r7, #19]
 800079e:	3303      	adds	r3, #3
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	011b      	lsls	r3, r3, #4
 80007a4:	74bb      	strb	r3, [r7, #18]

	// yikes
    // osMessageQueueGet(CANTxMessageQueue, msg, NULL, osWaitForever);

	uint8_t sendCommand = 0x80 + (0x01 < channel); 	   //instruction to send CAN message on buffer 1
 80007a6:	7cfb      	ldrb	r3, [r7, #19]
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d901      	bls.n	80007b0 <sendCANMessage+0x28>
 80007ac:	2381      	movs	r3, #129	@ 0x81
 80007ae:	e000      	b.n	80007b2 <sendCANMessage+0x2a>
 80007b0:	2380      	movs	r3, #128	@ 0x80
 80007b2:	737b      	strb	r3, [r7, #13]

	uint8_t TXBNSIDH = (msg->ID & 0b11111111000) >> 3; // mask upper ID register (SD 10-3)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	885b      	ldrh	r3, [r3, #2]
 80007b8:	10db      	asrs	r3, r3, #3
 80007ba:	747b      	strb	r3, [r7, #17]
	uint8_t TXBNSIDL = (msg->ID & 0b111) << 5; 	   	   // mask lower ID register (SD 2-0)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	885b      	ldrh	r3, [r3, #2]
 80007c0:	015b      	lsls	r3, r3, #5
 80007c2:	743b      	strb	r3, [r7, #16]
	uint8_t TXBNDLC = msg->DLC & 0x0F;				   // mask DLC
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	f003 030f 	and.w	r3, r3, #15
 80007cc:	73fb      	strb	r3, [r7, #15]

	// Set Standard Identifier and DLC
	CAN_IC_WRITE_REGISTER(initialBufferAddress + 1, TXBNSIDH, peripheral); // SD 10-3
 80007ce:	7cbb      	ldrb	r3, [r7, #18]
 80007d0:	3301      	adds	r3, #1
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	7c79      	ldrb	r1, [r7, #17]
 80007d6:	683a      	ldr	r2, [r7, #0]
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff fed9 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	CAN_IC_WRITE_REGISTER(initialBufferAddress + 2, TXBNSIDL, peripheral); // SD 2-0
 80007de:	7cbb      	ldrb	r3, [r7, #18]
 80007e0:	3302      	adds	r3, #2
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	7c39      	ldrb	r1, [r7, #16]
 80007e6:	683a      	ldr	r2, [r7, #0]
 80007e8:	4618      	mov	r0, r3
 80007ea:	f7ff fed1 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	CAN_IC_WRITE_REGISTER(initialBufferAddress + 5, TXBNDLC, peripheral);  // DLC
 80007ee:	7cbb      	ldrb	r3, [r7, #18]
 80007f0:	3305      	adds	r3, #5
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	7bf9      	ldrb	r1, [r7, #15]
 80007f6:	683a      	ldr	r2, [r7, #0]
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff fec9 	bl	8000590 <CAN_IC_WRITE_REGISTER>

	// Set data to registers
	uint8_t initialDataBufferAddress = initialBufferAddress + 6;
 80007fe:	7cbb      	ldrb	r3, [r7, #18]
 8000800:	3306      	adds	r3, #6
 8000802:	73bb      	strb	r3, [r7, #14]
	for(int i = 0; i < msg->DLC; i++)
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
 8000808:	e010      	b.n	800082c <sendCANMessage+0xa4>
	{
		CAN_IC_WRITE_REGISTER(initialDataBufferAddress + i, msg->data[i], peripheral); //write to relevant data registers
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	b2da      	uxtb	r2, r3
 800080e:	7bbb      	ldrb	r3, [r7, #14]
 8000810:	4413      	add	r3, r2
 8000812:	b2d8      	uxtb	r0, r3
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	4413      	add	r3, r2
 800081a:	3310      	adds	r3, #16
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	683a      	ldr	r2, [r7, #0]
 8000820:	4619      	mov	r1, r3
 8000822:	f7ff feb5 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	for(int i = 0; i < msg->DLC; i++)
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	3301      	adds	r3, #1
 800082a:	617b      	str	r3, [r7, #20]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	461a      	mov	r2, r3
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	4293      	cmp	r3, r2
 8000836:	dbe8      	blt.n	800080a <sendCANMessage+0x82>
	}

	// set transmit buffer priority to 3 (max)
	// write to TXBNCTRL<1:0>
	CAN_IC_WRITE_REGISTER_BITWISE(initialBufferAddress, 0x03, 0x03, peripheral);
 8000838:	7cb8      	ldrb	r0, [r7, #18]
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	2203      	movs	r2, #3
 800083e:	2103      	movs	r1, #3
 8000840:	f7ff fed0 	bl	80005e4 <CAN_IC_WRITE_REGISTER_BITWISE>

	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_RESET);
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	6818      	ldr	r0, [r3, #0]
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	889b      	ldrh	r3, [r3, #4]
 800084c:	2200      	movs	r2, #0
 800084e:	4619      	mov	r1, r3
 8000850:	f001 fac4 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(peripheral->hspi, &sendCommand, 1, 100U);  // Send command to transmit
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	6898      	ldr	r0, [r3, #8]
 8000858:	f107 010d 	add.w	r1, r7, #13
 800085c:	2364      	movs	r3, #100	@ 0x64
 800085e:	2201      	movs	r2, #1
 8000860:	f002 fe5f 	bl	8003522 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_SET);
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	6818      	ldr	r0, [r3, #0]
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	889b      	ldrh	r3, [r3, #4]
 800086c:	2201      	movs	r2, #1
 800086e:	4619      	mov	r1, r3
 8000870:	f001 fab4 	bl	8001ddc <HAL_GPIO_WritePin>
}
 8000874:	bf00      	nop
 8000876:	3718      	adds	r7, #24
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}

0800087c <sendExtendedCANMessage>:
  * @brief send CAN message with extended identifier
  * @param None
  * @retval None
  */
void sendExtendedCANMessage(CANMsg *msg, CANPeripheral *peripheral)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b086      	sub	sp, #24
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	6039      	str	r1, [r7, #0]
	// uint8_t initialBufferAddress = TXB0CTRL + 16*(channel); //TXB0CTRL for channel 1, TXB1CTRL for channel 2, TXB2CTRL for channel 3
    uint8_t channel = checkAvailableTXChannel(peripheral);
 8000886:	6838      	ldr	r0, [r7, #0]
 8000888:	f7ff ff3c 	bl	8000704 <checkAvailableTXChannel>
 800088c:	4603      	mov	r3, r0
 800088e:	74fb      	strb	r3, [r7, #19]
	uint8_t initialBufferAddress = TXB0CTRL + 16*(channel);
 8000890:	7cfb      	ldrb	r3, [r7, #19]
 8000892:	3303      	adds	r3, #3
 8000894:	b2db      	uxtb	r3, r3
 8000896:	011b      	lsls	r3, r3, #4
 8000898:	74bb      	strb	r3, [r7, #18]

	// delete this later
    //osMessageQueueGet(CANTxMessageQueue, msg, NULL, osWaitForever);
    //todo: FIX THIS CHANNEL!

	uint8_t sendCommand = 0x80 +  (1 << channel); //instruction to send CAN message on channel
 800089a:	7cfb      	ldrb	r3, [r7, #19]
 800089c:	2201      	movs	r2, #1
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	3b80      	subs	r3, #128	@ 0x80
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	72fb      	strb	r3, [r7, #11]

	uint8_t TXBNSIDH = (msg->extendedID >> 21) & 0xFF;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80008b0:	f04f 0200 	mov.w	r2, #0
 80008b4:	f04f 0300 	mov.w	r3, #0
 80008b8:	0d42      	lsrs	r2, r0, #21
 80008ba:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 80008be:	0d4b      	lsrs	r3, r1, #21
 80008c0:	4613      	mov	r3, r2
 80008c2:	747b      	strb	r3, [r7, #17]
	uint8_t TXBNSIDL = (((msg->extendedID >> 18) & 0x07) << 5) | 0x08 | ((msg->ID >> 16) & 0x03);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80008ca:	f04f 0200 	mov.w	r2, #0
 80008ce:	f04f 0300 	mov.w	r3, #0
 80008d2:	0c82      	lsrs	r2, r0, #18
 80008d4:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 80008d8:	0c8b      	lsrs	r3, r1, #18
 80008da:	b2d3      	uxtb	r3, r2
 80008dc:	015b      	lsls	r3, r3, #5
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	885b      	ldrh	r3, [r3, #2]
 80008e4:	141b      	asrs	r3, r3, #16
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	f003 0303 	and.w	r3, r3, #3
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	4313      	orrs	r3, r2
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	f043 0308 	orr.w	r3, r3, #8
 80008f6:	743b      	strb	r3, [r7, #16]
	uint8_t TXBNEID8 = (msg->extendedID >> 8) & 0xFF;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80008fe:	f04f 0200 	mov.w	r2, #0
 8000902:	f04f 0300 	mov.w	r3, #0
 8000906:	0a02      	lsrs	r2, r0, #8
 8000908:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800090c:	0a0b      	lsrs	r3, r1, #8
 800090e:	4613      	mov	r3, r2
 8000910:	73fb      	strb	r3, [r7, #15]
	uint8_t TXBNEID0 = msg->extendedID & 0xFF;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000918:	4613      	mov	r3, r2
 800091a:	73bb      	strb	r3, [r7, #14]
	uint8_t TXBNDLC = msg->DLC & 0x0F;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	f003 030f 	and.w	r3, r3, #15
 8000924:	737b      	strb	r3, [r7, #13]

	CAN_IC_WRITE_REGISTER(initialBufferAddress + 1, TXBNSIDH, peripheral); // SD 10-3
 8000926:	7cbb      	ldrb	r3, [r7, #18]
 8000928:	3301      	adds	r3, #1
 800092a:	b2db      	uxtb	r3, r3
 800092c:	7c79      	ldrb	r1, [r7, #17]
 800092e:	683a      	ldr	r2, [r7, #0]
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff fe2d 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	CAN_IC_WRITE_REGISTER(initialBufferAddress + 2, TXBNSIDL, peripheral); // SD 2-0, ED 17-16
 8000936:	7cbb      	ldrb	r3, [r7, #18]
 8000938:	3302      	adds	r3, #2
 800093a:	b2db      	uxtb	r3, r3
 800093c:	7c39      	ldrb	r1, [r7, #16]
 800093e:	683a      	ldr	r2, [r7, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff fe25 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	CAN_IC_WRITE_REGISTER(initialBufferAddress + 3, TXBNEID8, peripheral); // ED 15-8
 8000946:	7cbb      	ldrb	r3, [r7, #18]
 8000948:	3303      	adds	r3, #3
 800094a:	b2db      	uxtb	r3, r3
 800094c:	7bf9      	ldrb	r1, [r7, #15]
 800094e:	683a      	ldr	r2, [r7, #0]
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff fe1d 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	CAN_IC_WRITE_REGISTER(initialBufferAddress + 4, TXBNEID0, peripheral); // ED 7-0
 8000956:	7cbb      	ldrb	r3, [r7, #18]
 8000958:	3304      	adds	r3, #4
 800095a:	b2db      	uxtb	r3, r3
 800095c:	7bb9      	ldrb	r1, [r7, #14]
 800095e:	683a      	ldr	r2, [r7, #0]
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff fe15 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	CAN_IC_WRITE_REGISTER(initialBufferAddress + 5, TXBNDLC, peripheral);  // DLC
 8000966:	7cbb      	ldrb	r3, [r7, #18]
 8000968:	3305      	adds	r3, #5
 800096a:	b2db      	uxtb	r3, r3
 800096c:	7b79      	ldrb	r1, [r7, #13]
 800096e:	683a      	ldr	r2, [r7, #0]
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fe0d 	bl	8000590 <CAN_IC_WRITE_REGISTER>

	uint8_t initialDataBufferAddress = initialBufferAddress + 6;
 8000976:	7cbb      	ldrb	r3, [r7, #18]
 8000978:	3306      	adds	r3, #6
 800097a:	733b      	strb	r3, [r7, #12]
	for(int i = 0; i < msg->DLC; i++)
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]
 8000980:	e010      	b.n	80009a4 <sendExtendedCANMessage+0x128>
	{
		CAN_IC_WRITE_REGISTER(initialDataBufferAddress + i, msg->data[i], peripheral); //write to relevant data registers
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	b2da      	uxtb	r2, r3
 8000986:	7b3b      	ldrb	r3, [r7, #12]
 8000988:	4413      	add	r3, r2
 800098a:	b2d8      	uxtb	r0, r3
 800098c:	687a      	ldr	r2, [r7, #4]
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	4413      	add	r3, r2
 8000992:	3310      	adds	r3, #16
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	683a      	ldr	r2, [r7, #0]
 8000998:	4619      	mov	r1, r3
 800099a:	f7ff fdf9 	bl	8000590 <CAN_IC_WRITE_REGISTER>
	for(int i = 0; i < msg->DLC; i++)
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	3301      	adds	r3, #1
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	461a      	mov	r2, r3
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	4293      	cmp	r3, r2
 80009ae:	dbe8      	blt.n	8000982 <sendExtendedCANMessage+0x106>
	}

	CAN_IC_WRITE_REGISTER_BITWISE(initialBufferAddress, 0x03, 0x03, peripheral); //set transmit buffer priority to 3 (max)
 80009b0:	7cb8      	ldrb	r0, [r7, #18]
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	2203      	movs	r2, #3
 80009b6:	2103      	movs	r1, #3
 80009b8:	f7ff fe14 	bl	80005e4 <CAN_IC_WRITE_REGISTER_BITWISE>

	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_RESET);
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	6818      	ldr	r0, [r3, #0]
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	889b      	ldrh	r3, [r3, #4]
 80009c4:	2200      	movs	r2, #0
 80009c6:	4619      	mov	r1, r3
 80009c8:	f001 fa08 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(peripheral->hspi, &sendCommand, 1, 100U);  //Send command to transmit
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	6898      	ldr	r0, [r3, #8]
 80009d0:	f107 010b 	add.w	r1, r7, #11
 80009d4:	2364      	movs	r3, #100	@ 0x64
 80009d6:	2201      	movs	r2, #1
 80009d8:	f002 fda3 	bl	8003522 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(peripheral->CS_PORT, peripheral->CS_PIN, GPIO_PIN_SET);
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	6818      	ldr	r0, [r3, #0]
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	889b      	ldrh	r3, [r3, #4]
 80009e4:	2201      	movs	r2, #1
 80009e6:	4619      	mov	r1, r3
 80009e8:	f001 f9f8 	bl	8001ddc <HAL_GPIO_WritePin>
}
 80009ec:	bf00      	nop
 80009ee:	3718      	adds	r7, #24
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}

080009f4 <receiveCANMessage>:
  * @brief Receive CAN message
  * @param None
  * @retval None
  */
void receiveCANMessage(uint8_t channel, uint32_t* ID, uint8_t* DLC, uint8_t* data, CANPeripheral *peripheral)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b088      	sub	sp, #32
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60b9      	str	r1, [r7, #8]
 80009fc:	607a      	str	r2, [r7, #4]
 80009fe:	603b      	str	r3, [r7, #0]
 8000a00:	4603      	mov	r3, r0
 8000a02:	73fb      	strb	r3, [r7, #15]
	uint8_t initialBufferAddress = RXB0CTRL + 16*(channel); //RXB0CTRL for channel 1, RXB1CTRL for channel 2
 8000a04:	7bfb      	ldrb	r3, [r7, #15]
 8000a06:	3306      	adds	r3, #6
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	011b      	lsls	r3, r3, #4
 8000a0c:	76fb      	strb	r3, [r7, #27]

	uint8_t RXBNSIDH = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	767b      	strb	r3, [r7, #25]
	uint8_t RXBNSIDL = 0;
 8000a12:	2300      	movs	r3, #0
 8000a14:	763b      	strb	r3, [r7, #24]
	uint8_t RXBDLC = 0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	75fb      	strb	r3, [r7, #23]

	CAN_IC_READ_REGISTER(initialBufferAddress + 1, &RXBNSIDH, peripheral); // SD 10-3
 8000a1a:	7efb      	ldrb	r3, [r7, #27]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	f107 0119 	add.w	r1, r7, #25
 8000a24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a26:	4618      	mov	r0, r3
 8000a28:	f7ff fd82 	bl	8000530 <CAN_IC_READ_REGISTER>
	CAN_IC_READ_REGISTER(initialBufferAddress + 2, &RXBNSIDL, peripheral); //SD 2-0, IDE, ED 17-16
 8000a2c:	7efb      	ldrb	r3, [r7, #27]
 8000a2e:	3302      	adds	r3, #2
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	f107 0118 	add.w	r1, r7, #24
 8000a36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fd79 	bl	8000530 <CAN_IC_READ_REGISTER>
	CAN_IC_READ_REGISTER(initialBufferAddress + 5, &RXBDLC, peripheral);   //DLC
 8000a3e:	7efb      	ldrb	r3, [r7, #27]
 8000a40:	3305      	adds	r3, #5
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	f107 0117 	add.w	r1, r7, #23
 8000a48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fd70 	bl	8000530 <CAN_IC_READ_REGISTER>

	if(RXBNSIDL & 0x08)	// Check RXBmSIDL.IDE to verify if CAN message has extended identifier
 8000a50:	7e3b      	ldrb	r3, [r7, #24]
 8000a52:	f003 0308 	and.w	r3, r3, #8
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d02c      	beq.n	8000ab4 <receiveCANMessage+0xc0>
	{
		uint8_t RXBNEID8 = 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	75bb      	strb	r3, [r7, #22]
		uint8_t RXBNEID0 = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	757b      	strb	r3, [r7, #21]

		CAN_IC_READ_REGISTER(initialBufferAddress + 3, &RXBNEID8, peripheral); //ED 15-8
 8000a62:	7efb      	ldrb	r3, [r7, #27]
 8000a64:	3303      	adds	r3, #3
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	f107 0116 	add.w	r1, r7, #22
 8000a6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fd5e 	bl	8000530 <CAN_IC_READ_REGISTER>
		CAN_IC_READ_REGISTER(initialBufferAddress + 4, &RXBNEID0, peripheral); //ED 7-0
 8000a74:	7efb      	ldrb	r3, [r7, #27]
 8000a76:	3304      	adds	r3, #4
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	f107 0115 	add.w	r1, r7, #21
 8000a7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a80:	4618      	mov	r0, r3
 8000a82:	f7ff fd55 	bl	8000530 <CAN_IC_READ_REGISTER>

		*ID = (RXBNSIDH << 21) | (((RXBNSIDL >> 5) & 0x07) << 18) | ((RXBNSIDL & 0x03) << 16) | (RXBNEID8 << 8) | (RXBNEID0);
 8000a86:	7e7b      	ldrb	r3, [r7, #25]
 8000a88:	055a      	lsls	r2, r3, #21
 8000a8a:	7e3b      	ldrb	r3, [r7, #24]
 8000a8c:	095b      	lsrs	r3, r3, #5
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	049b      	lsls	r3, r3, #18
 8000a92:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8000a96:	431a      	orrs	r2, r3
 8000a98:	7e3b      	ldrb	r3, [r7, #24]
 8000a9a:	041b      	lsls	r3, r3, #16
 8000a9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000aa0:	431a      	orrs	r2, r3
 8000aa2:	7dbb      	ldrb	r3, [r7, #22]
 8000aa4:	021b      	lsls	r3, r3, #8
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	7d7a      	ldrb	r2, [r7, #21]
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	461a      	mov	r2, r3
 8000aae:	68bb      	ldr	r3, [r7, #8]
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	e008      	b.n	8000ac6 <receiveCANMessage+0xd2>
	} else // CAN message is standard
	{
		*ID = (RXBNSIDH << 3) | (RXBNSIDL >> 5);
 8000ab4:	7e7b      	ldrb	r3, [r7, #25]
 8000ab6:	00db      	lsls	r3, r3, #3
 8000ab8:	7e3a      	ldrb	r2, [r7, #24]
 8000aba:	0952      	lsrs	r2, r2, #5
 8000abc:	b2d2      	uxtb	r2, r2
 8000abe:	4313      	orrs	r3, r2
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	601a      	str	r2, [r3, #0]
	}

	// Check data length of CAN message
	*DLC = RXBDLC & 0x0F; 
 8000ac6:	7dfb      	ldrb	r3, [r7, #23]
 8000ac8:	f003 030f 	and.w	r3, r3, #15
 8000acc:	b2da      	uxtb	r2, r3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	701a      	strb	r2, [r3, #0]
	if(*DLC > 8){
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b08      	cmp	r3, #8
 8000ad8:	d902      	bls.n	8000ae0 <receiveCANMessage+0xec>
		*DLC = 0;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2200      	movs	r2, #0
 8000ade:	701a      	strb	r2, [r3, #0]
	}

	uint8_t initialDataBufferAddress = initialBufferAddress + 6;
 8000ae0:	7efb      	ldrb	r3, [r7, #27]
 8000ae2:	3306      	adds	r3, #6
 8000ae4:	76bb      	strb	r3, [r7, #26]
	for(int i = 0; i < *DLC; i++)
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
 8000aea:	e00e      	b.n	8000b0a <receiveCANMessage+0x116>
	{
		CAN_IC_READ_REGISTER(initialDataBufferAddress + i, &data[i], peripheral); //read from relevant data registers
 8000aec:	69fb      	ldr	r3, [r7, #28]
 8000aee:	b2da      	uxtb	r2, r3
 8000af0:	7ebb      	ldrb	r3, [r7, #26]
 8000af2:	4413      	add	r3, r2
 8000af4:	b2d8      	uxtb	r0, r3
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	683a      	ldr	r2, [r7, #0]
 8000afa:	4413      	add	r3, r2
 8000afc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000afe:	4619      	mov	r1, r3
 8000b00:	f7ff fd16 	bl	8000530 <CAN_IC_READ_REGISTER>
	for(int i = 0; i < *DLC; i++)
 8000b04:	69fb      	ldr	r3, [r7, #28]
 8000b06:	3301      	adds	r3, #1
 8000b08:	61fb      	str	r3, [r7, #28]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	461a      	mov	r2, r3
 8000b10:	69fb      	ldr	r3, [r7, #28]
 8000b12:	4293      	cmp	r3, r2
 8000b14:	dbea      	blt.n	8000aec <receiveCANMessage+0xf8>
	}

	CAN_IC_WRITE_REGISTER_BITWISE(CANINTF, channel + 1, channel + 1, peripheral); //clear interrupts
 8000b16:	7bfb      	ldrb	r3, [r7, #15]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	b2d9      	uxtb	r1, r3
 8000b1c:	7bfb      	ldrb	r3, [r7, #15]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b24:	202c      	movs	r0, #44	@ 0x2c
 8000b26:	f7ff fd5d 	bl	80005e4 <CAN_IC_WRITE_REGISTER_BITWISE>
	return;
 8000b2a:	bf00      	nop
}
 8000b2c:	3720      	adds	r7, #32
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <CANRxInterruptTask>:
#include "CANRxInterruptTask.h"
#include "CAN.h"


void CANRxInterruptTask(void* arg)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b082      	sub	sp, #8
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
	for(;;) {
		CANRxInterrupt();
 8000b3a:	f000 f805 	bl	8000b48 <CANRxInterrupt>
		osDelay(100);
 8000b3e:	2064      	movs	r0, #100	@ 0x64
 8000b40:	f004 fef8 	bl	8005934 <osDelay>
		CANRxInterrupt();
 8000b44:	bf00      	nop
 8000b46:	e7f8      	b.n	8000b3a <CANRxInterruptTask+0x8>

08000b48 <CANRxInterrupt>:
	}
}

void CANRxInterrupt()
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b088      	sub	sp, #32
 8000b4c:	af02      	add	r7, sp, #8
	uint16_t GPIO_Pin = 0;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	82fb      	strh	r3, [r7, #22]
	osMessageQueueGet(CANInterruptQueue, &GPIO_Pin, 0, osWaitForever);
 8000b52:	4b20      	ldr	r3, [pc, #128]	@ (8000bd4 <CANRxInterrupt+0x8c>)
 8000b54:	6818      	ldr	r0, [r3, #0]
 8000b56:	f107 0116 	add.w	r1, r7, #22
 8000b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f005 f998 	bl	8005e94 <osMessageQueueGet>

	uint32_t ID = 0;
 8000b64:	2300      	movs	r3, #0
 8000b66:	613b      	str	r3, [r7, #16]
	uint8_t DLC = 0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	73fb      	strb	r3, [r7, #15]
	uint8_t data[8] = {0};
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	2300      	movs	r3, #0
 8000b72:	60bb      	str	r3, [r7, #8]

	if (osMutexWait(SPIMutexHandle, 0) == osOK)
 8000b74:	4b18      	ldr	r3, [pc, #96]	@ (8000bd8 <CANRxInterrupt+0x90>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2100      	movs	r1, #0
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f004 ffe2 	bl	8005b44 <osMutexAcquire>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d121      	bne.n	8000bca <CANRxInterrupt+0x82>
	{
		if(GPIO_Pin == CAN_RX0BF_Pin)
 8000b86:	8afb      	ldrh	r3, [r7, #22]
 8000b88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000b8c:	d10a      	bne.n	8000ba4 <CANRxInterrupt+0x5c>
		{
			receiveCANMessage(0, &ID, &DLC, data, &peripheral);
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	f107 020f 	add.w	r2, r7, #15
 8000b94:	f107 0110 	add.w	r1, r7, #16
 8000b98:	4810      	ldr	r0, [pc, #64]	@ (8000bdc <CANRxInterrupt+0x94>)
 8000b9a:	9000      	str	r0, [sp, #0]
 8000b9c:	2000      	movs	r0, #0
 8000b9e:	f7ff ff29 	bl	80009f4 <receiveCANMessage>
 8000ba2:	e00d      	b.n	8000bc0 <CANRxInterrupt+0x78>
		}
		else if (GPIO_Pin == CAN_RX1BF_Pin)
 8000ba4:	8afb      	ldrh	r3, [r7, #22]
 8000ba6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000baa:	d109      	bne.n	8000bc0 <CANRxInterrupt+0x78>
		{
			receiveCANMessage(1, &ID, &DLC, data, &peripheral);
 8000bac:	1d3b      	adds	r3, r7, #4
 8000bae:	f107 020f 	add.w	r2, r7, #15
 8000bb2:	f107 0110 	add.w	r1, r7, #16
 8000bb6:	4809      	ldr	r0, [pc, #36]	@ (8000bdc <CANRxInterrupt+0x94>)
 8000bb8:	9000      	str	r0, [sp, #0]
 8000bba:	2001      	movs	r0, #1
 8000bbc:	f7ff ff1a 	bl	80009f4 <receiveCANMessage>
		}

		osMutexRelease(SPIMutexHandle);
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <CANRxInterrupt+0x90>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f005 f81b 	bl	8005c00 <osMutexRelease>
	}

	osDelay(250);
	HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
	#endif
}
 8000bca:	bf00      	nop
 8000bcc:	3718      	adds	r7, #24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	200006f0 	.word	0x200006f0
 8000bd8:	200006ec 	.word	0x200006ec
 8000bdc:	20000000 	.word	0x20000000

08000be0 <CANTxGatekeeperTask>:
 *      Author: MacKante
 */

#include "CANTxGatekeeperTask.h"

void CANTxGatekeeperTask(void* arg) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b088      	sub	sp, #32
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]

    CANMsg newMsg;

    for (;;) {
//    	osMessageQueuePut(CANTxMessageQueue, &msg1, 0, osWaitForever);
        CANTxGatekeeper(&newMsg);
 8000be8:	f107 0308 	add.w	r3, r7, #8
 8000bec:	4618      	mov	r0, r3
 8000bee:	f000 f801 	bl	8000bf4 <CANTxGatekeeper>
 8000bf2:	e7f9      	b.n	8000be8 <CANTxGatekeeperTask+0x8>

08000bf4 <CANTxGatekeeper>:
    }
}

void CANTxGatekeeper(CANMsg *msg) {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
	// Acquire message to send from queue
	osMessageQueueGet(CANTxMessageQueue, msg, NULL, osWaitForever);
 8000bfc:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <CANTxGatekeeper+0x60>)
 8000bfe:	6818      	ldr	r0, [r3, #0]
 8000c00:	f04f 33ff 	mov.w	r3, #4294967295
 8000c04:	2200      	movs	r2, #0
 8000c06:	6879      	ldr	r1, [r7, #4]
 8000c08:	f005 f944 	bl	8005e94 <osMessageQueueGet>

	// Wait for mutex
	if ( osMutexWait(SPIMutexHandle, 0) == osOK )
 8000c0c:	4b12      	ldr	r3, [pc, #72]	@ (8000c58 <CANTxGatekeeper+0x64>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f004 ff96 	bl	8005b44 <osMutexAcquire>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d116      	bne.n	8000c4c <CANTxGatekeeper+0x58>
	{
		// check if CAN message is standard/extended
		// if extendedID == 0, then message is standard
		if ((msg->extendedID == 0) && (msg->ID != 0))
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	d108      	bne.n	8000c3a <CANTxGatekeeper+0x46>
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	885b      	ldrh	r3, [r3, #2]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d004      	beq.n	8000c3a <CANTxGatekeeper+0x46>
		{
			sendCANMessage(msg, &peripheral);
 8000c30:	490a      	ldr	r1, [pc, #40]	@ (8000c5c <CANTxGatekeeper+0x68>)
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f7ff fda8 	bl	8000788 <sendCANMessage>
 8000c38:	e003      	b.n	8000c42 <CANTxGatekeeper+0x4e>
		}
		else
		{
			sendExtendedCANMessage(msg, &peripheral);
 8000c3a:	4908      	ldr	r1, [pc, #32]	@ (8000c5c <CANTxGatekeeper+0x68>)
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff fe1d 	bl	800087c <sendExtendedCANMessage>
		}

		osMutexRelease(SPIMutexHandle);
 8000c42:	4b05      	ldr	r3, [pc, #20]	@ (8000c58 <CANTxGatekeeper+0x64>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f004 ffda 	bl	8005c00 <osMutexRelease>
	}

}
 8000c4c:	bf00      	nop
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	200006f4 	.word	0x200006f4
 8000c58:	200006ec 	.word	0x200006ec
 8000c5c:	20000000 	.word	0x20000000

08000c60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c64:	f000 fddb 	bl	800181e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c68:	f000 f85e 	bl	8000d28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c6c:	f000 f9a6 	bl	8000fbc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000c70:	f000 f946 	bl	8000f00 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000c74:	f000 f974 	bl	8000f60 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI1_Init();
 8000c78:	f000 f8c6 	bl	8000e08 <MX_SPI1_Init>
  MX_SPI4_Init();
 8000c7c:	f000 f902 	bl	8000e84 <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */
  ConfigureCANSPI(&peripheral);
 8000c80:	481b      	ldr	r0, [pc, #108]	@ (8000cf0 <main+0x90>)
 8000c82:	f7ff fcdd 	bl	8000640 <ConfigureCANSPI>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000c86:	f004 fd45 	bl	8005714 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* Definitions for SPIMutex */
  SPIMutexHandle = osMutexNew(&SPIMutex_attributes); //unused
 8000c8a:	481a      	ldr	r0, [pc, #104]	@ (8000cf4 <main+0x94>)
 8000c8c:	f004 fec0 	bl	8005a10 <osMutexNew>
 8000c90:	4603      	mov	r3, r0
 8000c92:	4a19      	ldr	r2, [pc, #100]	@ (8000cf8 <main+0x98>)
 8000c94:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  CANInterruptQueue = osMessageQueueNew(10, sizeof(uint16_t), NULL);
 8000c96:	2200      	movs	r2, #0
 8000c98:	2102      	movs	r1, #2
 8000c9a:	200a      	movs	r0, #10
 8000c9c:	f005 f800 	bl	8005ca0 <osMessageQueueNew>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	4a16      	ldr	r2, [pc, #88]	@ (8000cfc <main+0x9c>)
 8000ca4:	6013      	str	r3, [r2, #0]
  CANTxMessageQueue = osMessageQueueNew(10, sizeof(CANMsg), NULL);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2118      	movs	r1, #24
 8000caa:	200a      	movs	r0, #10
 8000cac:	f004 fff8 	bl	8005ca0 <osMessageQueueNew>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	4a13      	ldr	r2, [pc, #76]	@ (8000d00 <main+0xa0>)
 8000cb4:	6013      	str	r3, [r2, #0]
  // defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* creation of CANRXInterruptTask*/
  CANRXInterruptTaskHandle = osThreadNew(CANRxInterruptTask, NULL, &CANRXInterruptTask_attributes);
 8000cb6:	4a13      	ldr	r2, [pc, #76]	@ (8000d04 <main+0xa4>)
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4813      	ldr	r0, [pc, #76]	@ (8000d08 <main+0xa8>)
 8000cbc:	f004 fd94 	bl	80057e8 <osThreadNew>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	4a12      	ldr	r2, [pc, #72]	@ (8000d0c <main+0xac>)
 8000cc4:	6013      	str	r3, [r2, #0]

  /* creation of CANTxGatekeeperTask*/
  CANTxGateKeeperTaskHandle = osThreadNew(CANTxGatekeeperTask, NULL, &CANTxGateKeeperTask_attributes);
 8000cc6:	4a12      	ldr	r2, [pc, #72]	@ (8000d10 <main+0xb0>)
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4812      	ldr	r0, [pc, #72]	@ (8000d14 <main+0xb4>)
 8000ccc:	f004 fd8c 	bl	80057e8 <osThreadNew>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	4a11      	ldr	r2, [pc, #68]	@ (8000d18 <main+0xb8>)
 8000cd4:	6013      	str	r3, [r2, #0]

  /* creation of queue CAN message tasks */
  queueMessageTask1Handle = osThreadNew(queueMessageTask1, NULL, &queueMessageTask1_attributes);
 8000cd6:	4a11      	ldr	r2, [pc, #68]	@ (8000d1c <main+0xbc>)
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4811      	ldr	r0, [pc, #68]	@ (8000d20 <main+0xc0>)
 8000cdc:	f004 fd84 	bl	80057e8 <osThreadNew>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	4a10      	ldr	r2, [pc, #64]	@ (8000d24 <main+0xc4>)
 8000ce4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000ce6:	f004 fd49 	bl	800577c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cea:	bf00      	nop
 8000cec:	e7fd      	b.n	8000cea <main+0x8a>
 8000cee:	bf00      	nop
 8000cf0:	20000000 	.word	0x20000000
 8000cf4:	080094ec 	.word	0x080094ec
 8000cf8:	200006ec 	.word	0x200006ec
 8000cfc:	200006f0 	.word	0x200006f0
 8000d00:	200006f4 	.word	0x200006f4
 8000d04:	080094a4 	.word	0x080094a4
 8000d08:	08000b33 	.word	0x08000b33
 8000d0c:	200006e4 	.word	0x200006e4
 8000d10:	08009480 	.word	0x08009480
 8000d14:	08000be1 	.word	0x08000be1
 8000d18:	200006e0 	.word	0x200006e0
 8000d1c:	080094c8 	.word	0x080094c8
 8000d20:	0800130d 	.word	0x0800130d
 8000d24:	200006e8 	.word	0x200006e8

08000d28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b094      	sub	sp, #80	@ 0x50
 8000d2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d2e:	f107 031c 	add.w	r3, r7, #28
 8000d32:	2234      	movs	r2, #52	@ 0x34
 8000d34:	2100      	movs	r1, #0
 8000d36:	4618      	mov	r0, r3
 8000d38:	f008 fa60 	bl	80091fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d3c:	f107 0308 	add.w	r3, r7, #8
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	605a      	str	r2, [r3, #4]
 8000d46:	609a      	str	r2, [r3, #8]
 8000d48:	60da      	str	r2, [r3, #12]
 8000d4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000e00 <SystemClock_Config+0xd8>)
 8000d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d50:	4a2b      	ldr	r2, [pc, #172]	@ (8000e00 <SystemClock_Config+0xd8>)
 8000d52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d58:	4b29      	ldr	r3, [pc, #164]	@ (8000e00 <SystemClock_Config+0xd8>)
 8000d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000d64:	4b27      	ldr	r3, [pc, #156]	@ (8000e04 <SystemClock_Config+0xdc>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d6c:	4a25      	ldr	r2, [pc, #148]	@ (8000e04 <SystemClock_Config+0xdc>)
 8000d6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d72:	6013      	str	r3, [r2, #0]
 8000d74:	4b23      	ldr	r3, [pc, #140]	@ (8000e04 <SystemClock_Config+0xdc>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d7c:	603b      	str	r3, [r7, #0]
 8000d7e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d80:	2301      	movs	r3, #1
 8000d82:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000d84:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000d88:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d8e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d92:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d94:	2304      	movs	r3, #4
 8000d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000d98:	2360      	movs	r3, #96	@ 0x60
 8000d9a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000da0:	2304      	movs	r3, #4
 8000da2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000da4:	2302      	movs	r3, #2
 8000da6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da8:	f107 031c 	add.w	r3, r7, #28
 8000dac:	4618      	mov	r0, r3
 8000dae:	f001 f9df 	bl	8002170 <HAL_RCC_OscConfig>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000db8:	f000 faa2 	bl	8001300 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000dbc:	f001 f988 	bl	80020d0 <HAL_PWREx_EnableOverDrive>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000dc6:	f000 fa9b 	bl	8001300 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dca:	230f      	movs	r3, #15
 8000dcc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dda:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000de0:	f107 0308 	add.w	r3, r7, #8
 8000de4:	2103      	movs	r1, #3
 8000de6:	4618      	mov	r0, r3
 8000de8:	f001 fc70 	bl	80026cc <HAL_RCC_ClockConfig>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000df2:	f000 fa85 	bl	8001300 <Error_Handler>
  }
}
 8000df6:	bf00      	nop
 8000df8:	3750      	adds	r7, #80	@ 0x50
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40023800 	.word	0x40023800
 8000e04:	40007000 	.word	0x40007000

08000e08 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8000e80 <MX_SPI1_Init+0x78>)
 8000e10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e12:	4b1a      	ldr	r3, [pc, #104]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e1a:	4b18      	ldr	r3, [pc, #96]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e20:	4b16      	ldr	r3, [pc, #88]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e22:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e26:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e28:	4b14      	ldr	r3, [pc, #80]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e2e:	4b13      	ldr	r3, [pc, #76]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e34:	4b11      	ldr	r3, [pc, #68]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e3a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e3e:	2220      	movs	r2, #32
 8000e40:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e42:	4b0e      	ldr	r3, [pc, #56]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e48:	4b0c      	ldr	r3, [pc, #48]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000e54:	4b09      	ldr	r3, [pc, #36]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e56:	2207      	movs	r2, #7
 8000e58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e5a:	4b08      	ldr	r3, [pc, #32]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e60:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e62:	2208      	movs	r2, #8
 8000e64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e66:	4805      	ldr	r0, [pc, #20]	@ (8000e7c <MX_SPI1_Init+0x74>)
 8000e68:	f002 fab0 	bl	80033cc <HAL_SPI_Init>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000e72:	f000 fa45 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20000088 	.word	0x20000088
 8000e80:	40013000 	.word	0x40013000

08000e84 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000e88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000efc <MX_SPI4_Init+0x78>)
 8000e8c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000e90:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e94:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000e96:	4b18      	ldr	r3, [pc, #96]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e9c:	4b16      	ldr	r3, [pc, #88]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000e9e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000ea2:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ea4:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eaa:	4b13      	ldr	r3, [pc, #76]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000eb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000eb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eb6:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000eca:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8000ed0:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000ed2:	2207      	movs	r2, #7
 8000ed4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ed6:	4b08      	ldr	r3, [pc, #32]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000ede:	2208      	movs	r2, #8
 8000ee0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000ee2:	4805      	ldr	r0, [pc, #20]	@ (8000ef8 <MX_SPI4_Init+0x74>)
 8000ee4:	f002 fa72 	bl	80033cc <HAL_SPI_Init>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8000eee:	f000 fa07 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	200000ec 	.word	0x200000ec
 8000efc:	40013400 	.word	0x40013400

08000f00 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f04:	4b14      	ldr	r3, [pc, #80]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f06:	4a15      	ldr	r2, [pc, #84]	@ (8000f5c <MX_USART3_UART_Init+0x5c>)
 8000f08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f0a:	4b13      	ldr	r3, [pc, #76]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f12:	4b11      	ldr	r3, [pc, #68]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f18:	4b0f      	ldr	r3, [pc, #60]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f24:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f26:	220c      	movs	r2, #12
 8000f28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f30:	4b09      	ldr	r3, [pc, #36]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f36:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f3c:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f42:	4805      	ldr	r0, [pc, #20]	@ (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f44:	f003 fc82 	bl	800484c <HAL_UART_Init>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000f4e:	f000 f9d7 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20000150 	.word	0x20000150
 8000f5c:	40004800 	.word	0x40004800

08000f60 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000f64:	4b14      	ldr	r3, [pc, #80]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f66:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f6a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f6e:	2206      	movs	r2, #6
 8000f70:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000f72:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f74:	2202      	movs	r2, #2
 8000f76:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000f78:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f80:	2202      	movs	r2, #2
 8000f82:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000f84:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000f90:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000f96:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000f9c:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000fa2:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fa4:	f000 ff4c 	bl	8001e40 <HAL_PCD_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000fae:	f000 f9a7 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	200001d8 	.word	0x200001d8

08000fbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08e      	sub	sp, #56	@ 0x38
 8000fc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]
 8000fd0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fd2:	4bad      	ldr	r3, [pc, #692]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	4aac      	ldr	r2, [pc, #688]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8000fd8:	f043 0310 	orr.w	r3, r3, #16
 8000fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fde:	4baa      	ldr	r3, [pc, #680]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	f003 0310 	and.w	r3, r3, #16
 8000fe6:	623b      	str	r3, [r7, #32]
 8000fe8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fea:	4ba7      	ldr	r3, [pc, #668]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	4aa6      	ldr	r2, [pc, #664]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8000ff0:	f043 0304 	orr.w	r3, r3, #4
 8000ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff6:	4ba4      	ldr	r3, [pc, #656]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffa:	f003 0304 	and.w	r3, r3, #4
 8000ffe:	61fb      	str	r3, [r7, #28]
 8001000:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001002:	4ba1      	ldr	r3, [pc, #644]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001006:	4aa0      	ldr	r2, [pc, #640]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001008:	f043 0320 	orr.w	r3, r3, #32
 800100c:	6313      	str	r3, [r2, #48]	@ 0x30
 800100e:	4b9e      	ldr	r3, [pc, #632]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	f003 0320 	and.w	r3, r3, #32
 8001016:	61bb      	str	r3, [r7, #24]
 8001018:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800101a:	4b9b      	ldr	r3, [pc, #620]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	4a9a      	ldr	r2, [pc, #616]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001024:	6313      	str	r3, [r2, #48]	@ 0x30
 8001026:	4b98      	ldr	r3, [pc, #608]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800102e:	617b      	str	r3, [r7, #20]
 8001030:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001032:	4b95      	ldr	r3, [pc, #596]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	4a94      	ldr	r2, [pc, #592]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	6313      	str	r3, [r2, #48]	@ 0x30
 800103e:	4b92      	ldr	r3, [pc, #584]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	613b      	str	r3, [r7, #16]
 8001048:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104a:	4b8f      	ldr	r3, [pc, #572]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a8e      	ldr	r2, [pc, #568]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001050:	f043 0302 	orr.w	r3, r3, #2
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b8c      	ldr	r3, [pc, #560]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001062:	4b89      	ldr	r3, [pc, #548]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	4a88      	ldr	r2, [pc, #544]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001068:	f043 0308 	orr.w	r3, r3, #8
 800106c:	6313      	str	r3, [r2, #48]	@ 0x30
 800106e:	4b86      	ldr	r3, [pc, #536]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	f003 0308 	and.w	r3, r3, #8
 8001076:	60bb      	str	r3, [r7, #8]
 8001078:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800107a:	4b83      	ldr	r3, [pc, #524]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	4a82      	ldr	r2, [pc, #520]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001080:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001084:	6313      	str	r3, [r2, #48]	@ 0x30
 8001086:	4b80      	ldr	r3, [pc, #512]	@ (8001288 <MX_GPIO_Init+0x2cc>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800108e:	607b      	str	r3, [r7, #4]
 8001090:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN2_CS_GPIO_Port, CAN2_CS_Pin, GPIO_PIN_SET);
 8001092:	2201      	movs	r2, #1
 8001094:	2110      	movs	r1, #16
 8001096:	487d      	ldr	r0, [pc, #500]	@ (800128c <MX_GPIO_Init+0x2d0>)
 8001098:	f000 fea0 	bl	8001ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 800109c:	2201      	movs	r2, #1
 800109e:	2110      	movs	r1, #16
 80010a0:	487b      	ldr	r0, [pc, #492]	@ (8001290 <MX_GPIO_Init+0x2d4>)
 80010a2:	f000 fe9b 	bl	8001ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80010a6:	2200      	movs	r2, #0
 80010a8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80010ac:	4879      	ldr	r0, [pc, #484]	@ (8001294 <MX_GPIO_Init+0x2d8>)
 80010ae:	f000 fe95 	bl	8001ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2140      	movs	r1, #64	@ 0x40
 80010b6:	4878      	ldr	r0, [pc, #480]	@ (8001298 <MX_GPIO_Init+0x2dc>)
 80010b8:	f000 fe90 	bl	8001ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN2_CS_Pin */
  GPIO_InitStruct.Pin = CAN2_CS_Pin;
 80010bc:	2310      	movs	r3, #16
 80010be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c0:	2301      	movs	r3, #1
 80010c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c8:	2300      	movs	r3, #0
 80010ca:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CAN2_CS_GPIO_Port, &GPIO_InitStruct);
 80010cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010d0:	4619      	mov	r1, r3
 80010d2:	486e      	ldr	r0, [pc, #440]	@ (800128c <MX_GPIO_Init+0x2d0>)
 80010d4:	f000 fcd6 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80010d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010de:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80010e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ec:	4619      	mov	r1, r3
 80010ee:	486b      	ldr	r0, [pc, #428]	@ (800129c <MX_GPIO_Init+0x2e0>)
 80010f0:	f000 fcc8 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN2_RX1BF_Pin CAN2_RX0BF_Pin */
  GPIO_InitStruct.Pin = CAN2_RX1BF_Pin|CAN2_RX0BF_Pin;
 80010f4:	2306      	movs	r3, #6
 80010f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010f8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001102:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001106:	4619      	mov	r1, r3
 8001108:	4865      	ldr	r0, [pc, #404]	@ (80012a0 <MX_GPIO_Init+0x2e4>)
 800110a:	f000 fcbb 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800110e:	2332      	movs	r3, #50	@ 0x32
 8001110:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001112:	2302      	movs	r3, #2
 8001114:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111a:	2303      	movs	r3, #3
 800111c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800111e:	230b      	movs	r3, #11
 8001120:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001122:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001126:	4619      	mov	r1, r3
 8001128:	485c      	ldr	r0, [pc, #368]	@ (800129c <MX_GPIO_Init+0x2e0>)
 800112a:	f000 fcab 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800112e:	2386      	movs	r3, #134	@ 0x86
 8001130:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001132:	2302      	movs	r3, #2
 8001134:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113a:	2303      	movs	r3, #3
 800113c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800113e:	230b      	movs	r3, #11
 8001140:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001146:	4619      	mov	r1, r3
 8001148:	4851      	ldr	r0, [pc, #324]	@ (8001290 <MX_GPIO_Init+0x2d4>)
 800114a:	f000 fc9b 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_CS_Pin */
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 800114e:	2310      	movs	r3, #16
 8001150:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001152:	2301      	movs	r3, #1
 8001154:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115a:	2300      	movs	r3, #0
 800115c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 800115e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001162:	4619      	mov	r1, r3
 8001164:	484a      	ldr	r0, [pc, #296]	@ (8001290 <MX_GPIO_Init+0x2d4>)
 8001166:	f000 fc8d 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800116a:	f244 0381 	movw	r3, #16513	@ 0x4081
 800116e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001170:	2301      	movs	r3, #1
 8001172:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001178:	2300      	movs	r3, #0
 800117a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001180:	4619      	mov	r1, r3
 8001182:	4844      	ldr	r0, [pc, #272]	@ (8001294 <MX_GPIO_Init+0x2d8>)
 8001184:	f000 fc7e 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_RX1BF_Pin */
  GPIO_InitStruct.Pin = CAN_RX1BF_Pin;
 8001188:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800118e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001192:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CAN_RX1BF_GPIO_Port, &GPIO_InitStruct);
 8001198:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800119c:	4619      	mov	r1, r3
 800119e:	4840      	ldr	r0, [pc, #256]	@ (80012a0 <MX_GPIO_Init+0x2e4>)
 80011a0:	f000 fc70 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN2_INT_Pin */
  GPIO_InitStruct.Pin = CAN2_INT_Pin;
 80011a4:	2380      	movs	r3, #128	@ 0x80
 80011a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011a8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ae:	2300      	movs	r3, #0
 80011b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CAN2_INT_GPIO_Port, &GPIO_InitStruct);
 80011b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b6:	4619      	mov	r1, r3
 80011b8:	4834      	ldr	r0, [pc, #208]	@ (800128c <MX_GPIO_Init+0x2d0>)
 80011ba:	f000 fc63 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80011be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c4:	2302      	movs	r3, #2
 80011c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011cc:	2303      	movs	r3, #3
 80011ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011d0:	230b      	movs	r3, #11
 80011d2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80011d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d8:	4619      	mov	r1, r3
 80011da:	482e      	ldr	r0, [pc, #184]	@ (8001294 <MX_GPIO_Init+0x2d8>)
 80011dc:	f000 fc52 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_INT_Pin */
  GPIO_InitStruct.Pin = CAN_INT_Pin;
 80011e0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80011e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011e6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);
 80011f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f4:	4619      	mov	r1, r3
 80011f6:	482b      	ldr	r0, [pc, #172]	@ (80012a4 <MX_GPIO_Init+0x2e8>)
 80011f8:	f000 fc44 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_RX0BF_Pin */
  GPIO_InitStruct.Pin = CAN_RX0BF_Pin;
 80011fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001200:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001202:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001206:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CAN_RX0BF_GPIO_Port, &GPIO_InitStruct);
 800120c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001210:	4619      	mov	r1, r3
 8001212:	4824      	ldr	r0, [pc, #144]	@ (80012a4 <MX_GPIO_Init+0x2e8>)
 8001214:	f000 fc36 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001218:	2340      	movs	r3, #64	@ 0x40
 800121a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121c:	2301      	movs	r3, #1
 800121e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001224:	2300      	movs	r3, #0
 8001226:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001228:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800122c:	4619      	mov	r1, r3
 800122e:	481a      	ldr	r0, [pc, #104]	@ (8001298 <MX_GPIO_Init+0x2dc>)
 8001230:	f000 fc28 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001234:	2380      	movs	r3, #128	@ 0x80
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001238:	2300      	movs	r3, #0
 800123a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001240:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001244:	4619      	mov	r1, r3
 8001246:	4814      	ldr	r0, [pc, #80]	@ (8001298 <MX_GPIO_Init+0x2dc>)
 8001248:	f000 fc1c 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800124c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125a:	2303      	movs	r3, #3
 800125c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800125e:	230b      	movs	r3, #11
 8001260:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001262:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001266:	4619      	mov	r1, r3
 8001268:	480b      	ldr	r0, [pc, #44]	@ (8001298 <MX_GPIO_Init+0x2dc>)
 800126a:	f000 fc0b 	bl	8001a84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2105      	movs	r1, #5
 8001272:	2028      	movs	r0, #40	@ 0x28
 8001274:	f000 fbdc 	bl	8001a30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001278:	2028      	movs	r0, #40	@ 0x28
 800127a:	f000 fbf5 	bl	8001a68 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800127e:	bf00      	nop
 8001280:	3738      	adds	r7, #56	@ 0x38
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800
 800128c:	40021000 	.word	0x40021000
 8001290:	40020000 	.word	0x40020000
 8001294:	40020400 	.word	0x40020400
 8001298:	40021800 	.word	0x40021800
 800129c:	40020800 	.word	0x40020800
 80012a0:	40021400 	.word	0x40021400
 80012a4:	40020c00 	.word	0x40020c00

080012a8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	80fb      	strh	r3, [r7, #6]
	if ((GPIO_Pin == CAN_RX0BF_Pin) || (GPIO_Pin == CAN_RX1BF_Pin)) {
 80012b2:	88fb      	ldrh	r3, [r7, #6]
 80012b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80012b8:	d003      	beq.n	80012c2 <HAL_GPIO_EXTI_Callback+0x1a>
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80012c0:	d106      	bne.n	80012d0 <HAL_GPIO_EXTI_Callback+0x28>
		osMessageQueuePut(CANInterruptQueue, &GPIO_Pin, 0, 0);
 80012c2:	4b05      	ldr	r3, [pc, #20]	@ (80012d8 <HAL_GPIO_EXTI_Callback+0x30>)
 80012c4:	6818      	ldr	r0, [r3, #0]
 80012c6:	1db9      	adds	r1, r7, #6
 80012c8:	2300      	movs	r3, #0
 80012ca:	2200      	movs	r2, #0
 80012cc:	f004 fd6e 	bl	8005dac <osMessageQueuePut>
		//canReceive = 1;
	}
}
 80012d0:	bf00      	nop
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	200006f0 	.word	0x200006f0

080012dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a04      	ldr	r2, [pc, #16]	@ (80012fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d101      	bne.n	80012f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012ee:	f000 faa3 	bl	8001838 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40001000 	.word	0x40001000

08001300 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001304:	b672      	cpsid	i
}
 8001306:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <Error_Handler+0x8>

0800130c <queueMessageTask1>:
#include "queueMessageTask.h"

void queueMessageTask1(void* arg) {
 800130c:	b5b0      	push	{r4, r5, r7, lr}
 800130e:	b088      	sub	sp, #32
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	CANMsg msg1 = {
 8001314:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <queueMessageTask1+0x3c>)
 8001316:	f107 0408 	add.w	r4, r7, #8
 800131a:	461d      	mov	r5, r3
 800131c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800131e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001320:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001324:	e884 0003 	stmia.w	r4, {r0, r1}
			.extendedID = 0xCFCFCFC,
			.data = {0xCC}
	};

	for(;;) {
		osMessageQueuePut(CANTxMessageQueue, &msg1, 0, osWaitForever);
 8001328:	4b08      	ldr	r3, [pc, #32]	@ (800134c <queueMessageTask1+0x40>)
 800132a:	6818      	ldr	r0, [r3, #0]
 800132c:	f107 0108 	add.w	r1, r7, #8
 8001330:	f04f 33ff 	mov.w	r3, #4294967295
 8001334:	2200      	movs	r2, #0
 8001336:	f004 fd39 	bl	8005dac <osMessageQueuePut>
		osDelay(2000);
 800133a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800133e:	f004 faf9 	bl	8005934 <osDelay>
		osMessageQueuePut(CANTxMessageQueue, &msg1, 0, osWaitForever);
 8001342:	bf00      	nop
 8001344:	e7f0      	b.n	8001328 <queueMessageTask1+0x1c>
 8001346:	bf00      	nop
 8001348:	08009450 	.word	0x08009450
 800134c:	200006f4 	.word	0x200006f4

08001350 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001356:	4b11      	ldr	r3, [pc, #68]	@ (800139c <HAL_MspInit+0x4c>)
 8001358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135a:	4a10      	ldr	r2, [pc, #64]	@ (800139c <HAL_MspInit+0x4c>)
 800135c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001360:	6413      	str	r3, [r2, #64]	@ 0x40
 8001362:	4b0e      	ldr	r3, [pc, #56]	@ (800139c <HAL_MspInit+0x4c>)
 8001364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001366:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800136a:	607b      	str	r3, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <HAL_MspInit+0x4c>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001372:	4a0a      	ldr	r2, [pc, #40]	@ (800139c <HAL_MspInit+0x4c>)
 8001374:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001378:	6453      	str	r3, [r2, #68]	@ 0x44
 800137a:	4b08      	ldr	r3, [pc, #32]	@ (800139c <HAL_MspInit+0x4c>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001382:	603b      	str	r3, [r7, #0]
 8001384:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	210f      	movs	r1, #15
 800138a:	f06f 0001 	mvn.w	r0, #1
 800138e:	f000 fb4f 	bl	8001a30 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40023800 	.word	0x40023800

080013a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08c      	sub	sp, #48	@ 0x30
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
 80013b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a2e      	ldr	r2, [pc, #184]	@ (8001478 <HAL_SPI_MspInit+0xd8>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d128      	bne.n	8001414 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013c2:	4b2e      	ldr	r3, [pc, #184]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 80013c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c6:	4a2d      	ldr	r2, [pc, #180]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 80013c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ce:	4b2b      	ldr	r3, [pc, #172]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 80013d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013d6:	61bb      	str	r3, [r7, #24]
 80013d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013da:	4b28      	ldr	r3, [pc, #160]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a27      	ldr	r2, [pc, #156]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 80013e0:	f043 0302 	orr.w	r3, r3, #2
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b25      	ldr	r3, [pc, #148]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80013f2:	2338      	movs	r3, #56	@ 0x38
 80013f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f6:	2302      	movs	r3, #2
 80013f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fe:	2303      	movs	r3, #3
 8001400:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001402:	2305      	movs	r3, #5
 8001404:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001406:	f107 031c 	add.w	r3, r7, #28
 800140a:	4619      	mov	r1, r3
 800140c:	481c      	ldr	r0, [pc, #112]	@ (8001480 <HAL_SPI_MspInit+0xe0>)
 800140e:	f000 fb39 	bl	8001a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8001412:	e02c      	b.n	800146e <HAL_SPI_MspInit+0xce>
  else if(hspi->Instance==SPI4)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a1a      	ldr	r2, [pc, #104]	@ (8001484 <HAL_SPI_MspInit+0xe4>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d127      	bne.n	800146e <HAL_SPI_MspInit+0xce>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800141e:	4b17      	ldr	r3, [pc, #92]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 8001420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001422:	4a16      	ldr	r2, [pc, #88]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 8001424:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001428:	6453      	str	r3, [r2, #68]	@ 0x44
 800142a:	4b14      	ldr	r3, [pc, #80]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 800142c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800142e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001432:	613b      	str	r3, [r7, #16]
 8001434:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001436:	4b11      	ldr	r3, [pc, #68]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	4a10      	ldr	r2, [pc, #64]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 800143c:	f043 0310 	orr.w	r3, r3, #16
 8001440:	6313      	str	r3, [r2, #48]	@ 0x30
 8001442:	4b0e      	ldr	r3, [pc, #56]	@ (800147c <HAL_SPI_MspInit+0xdc>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	f003 0310 	and.w	r3, r3, #16
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800144e:	2364      	movs	r3, #100	@ 0x64
 8001450:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001452:	2302      	movs	r3, #2
 8001454:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800145e:	2305      	movs	r3, #5
 8001460:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001462:	f107 031c 	add.w	r3, r7, #28
 8001466:	4619      	mov	r1, r3
 8001468:	4807      	ldr	r0, [pc, #28]	@ (8001488 <HAL_SPI_MspInit+0xe8>)
 800146a:	f000 fb0b 	bl	8001a84 <HAL_GPIO_Init>
}
 800146e:	bf00      	nop
 8001470:	3730      	adds	r7, #48	@ 0x30
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40013000 	.word	0x40013000
 800147c:	40023800 	.word	0x40023800
 8001480:	40020400 	.word	0x40020400
 8001484:	40013400 	.word	0x40013400
 8001488:	40021000 	.word	0x40021000

0800148c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b0ae      	sub	sp, #184	@ 0xb8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	2290      	movs	r2, #144	@ 0x90
 80014aa:	2100      	movs	r1, #0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f007 fea5 	bl	80091fc <memset>
  if(huart->Instance==USART3)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a22      	ldr	r2, [pc, #136]	@ (8001540 <HAL_UART_MspInit+0xb4>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d13c      	bne.n	8001536 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014c0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014c2:	2300      	movs	r3, #0
 80014c4:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4618      	mov	r0, r3
 80014cc:	f001 fb56 	bl	8002b7c <HAL_RCCEx_PeriphCLKConfig>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80014d6:	f7ff ff13 	bl	8001300 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80014da:	4b1a      	ldr	r3, [pc, #104]	@ (8001544 <HAL_UART_MspInit+0xb8>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014de:	4a19      	ldr	r2, [pc, #100]	@ (8001544 <HAL_UART_MspInit+0xb8>)
 80014e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014e6:	4b17      	ldr	r3, [pc, #92]	@ (8001544 <HAL_UART_MspInit+0xb8>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014ee:	613b      	str	r3, [r7, #16]
 80014f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014f2:	4b14      	ldr	r3, [pc, #80]	@ (8001544 <HAL_UART_MspInit+0xb8>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	4a13      	ldr	r2, [pc, #76]	@ (8001544 <HAL_UART_MspInit+0xb8>)
 80014f8:	f043 0308 	orr.w	r3, r3, #8
 80014fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <HAL_UART_MspInit+0xb8>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	f003 0308 	and.w	r3, r3, #8
 8001506:	60fb      	str	r3, [r7, #12]
 8001508:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800150a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800150e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001512:	2302      	movs	r3, #2
 8001514:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800151e:	2303      	movs	r3, #3
 8001520:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001524:	2307      	movs	r3, #7
 8001526:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800152a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800152e:	4619      	mov	r1, r3
 8001530:	4805      	ldr	r0, [pc, #20]	@ (8001548 <HAL_UART_MspInit+0xbc>)
 8001532:	f000 faa7 	bl	8001a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001536:	bf00      	nop
 8001538:	37b8      	adds	r7, #184	@ 0xb8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40004800 	.word	0x40004800
 8001544:	40023800 	.word	0x40023800
 8001548:	40020c00 	.word	0x40020c00

0800154c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b0ae      	sub	sp, #184	@ 0xb8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001564:	f107 0314 	add.w	r3, r7, #20
 8001568:	2290      	movs	r2, #144	@ 0x90
 800156a:	2100      	movs	r1, #0
 800156c:	4618      	mov	r0, r3
 800156e:	f007 fe45 	bl	80091fc <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800157a:	d159      	bne.n	8001630 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800157c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001580:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001582:	2300      	movs	r3, #0
 8001584:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	4618      	mov	r0, r3
 800158e:	f001 faf5 	bl	8002b7c <HAL_RCCEx_PeriphCLKConfig>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001598:	f7ff feb2 	bl	8001300 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800159c:	4b26      	ldr	r3, [pc, #152]	@ (8001638 <HAL_PCD_MspInit+0xec>)
 800159e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a0:	4a25      	ldr	r2, [pc, #148]	@ (8001638 <HAL_PCD_MspInit+0xec>)
 80015a2:	f043 0301 	orr.w	r3, r3, #1
 80015a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a8:	4b23      	ldr	r3, [pc, #140]	@ (8001638 <HAL_PCD_MspInit+0xec>)
 80015aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ac:	f003 0301 	and.w	r3, r3, #1
 80015b0:	613b      	str	r3, [r7, #16]
 80015b2:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80015b4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80015b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015bc:	2302      	movs	r3, #2
 80015be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c8:	2303      	movs	r3, #3
 80015ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80015ce:	230a      	movs	r3, #10
 80015d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015d8:	4619      	mov	r1, r3
 80015da:	4818      	ldr	r0, [pc, #96]	@ (800163c <HAL_PCD_MspInit+0xf0>)
 80015dc:	f000 fa52 	bl	8001a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80015e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e8:	2300      	movs	r3, #0
 80015ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80015f4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015f8:	4619      	mov	r1, r3
 80015fa:	4810      	ldr	r0, [pc, #64]	@ (800163c <HAL_PCD_MspInit+0xf0>)
 80015fc:	f000 fa42 	bl	8001a84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001600:	4b0d      	ldr	r3, [pc, #52]	@ (8001638 <HAL_PCD_MspInit+0xec>)
 8001602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001604:	4a0c      	ldr	r2, [pc, #48]	@ (8001638 <HAL_PCD_MspInit+0xec>)
 8001606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800160a:	6353      	str	r3, [r2, #52]	@ 0x34
 800160c:	4b0a      	ldr	r3, [pc, #40]	@ (8001638 <HAL_PCD_MspInit+0xec>)
 800160e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	4b07      	ldr	r3, [pc, #28]	@ (8001638 <HAL_PCD_MspInit+0xec>)
 800161a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800161c:	4a06      	ldr	r2, [pc, #24]	@ (8001638 <HAL_PCD_MspInit+0xec>)
 800161e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001622:	6453      	str	r3, [r2, #68]	@ 0x44
 8001624:	4b04      	ldr	r3, [pc, #16]	@ (8001638 <HAL_PCD_MspInit+0xec>)
 8001626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001628:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001630:	bf00      	nop
 8001632:	37b8      	adds	r7, #184	@ 0xb8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40023800 	.word	0x40023800
 800163c:	40020000 	.word	0x40020000

08001640 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08e      	sub	sp, #56	@ 0x38
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001648:	2300      	movs	r3, #0
 800164a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800164c:	2300      	movs	r3, #0
 800164e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001650:	4b33      	ldr	r3, [pc, #204]	@ (8001720 <HAL_InitTick+0xe0>)
 8001652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001654:	4a32      	ldr	r2, [pc, #200]	@ (8001720 <HAL_InitTick+0xe0>)
 8001656:	f043 0310 	orr.w	r3, r3, #16
 800165a:	6413      	str	r3, [r2, #64]	@ 0x40
 800165c:	4b30      	ldr	r3, [pc, #192]	@ (8001720 <HAL_InitTick+0xe0>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001660:	f003 0310 	and.w	r3, r3, #16
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001668:	f107 0210 	add.w	r2, r7, #16
 800166c:	f107 0314 	add.w	r3, r7, #20
 8001670:	4611      	mov	r1, r2
 8001672:	4618      	mov	r0, r3
 8001674:	f001 fa50 	bl	8002b18 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001678:	6a3b      	ldr	r3, [r7, #32]
 800167a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800167c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800167e:	2b00      	cmp	r3, #0
 8001680:	d103      	bne.n	800168a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001682:	f001 fa21 	bl	8002ac8 <HAL_RCC_GetPCLK1Freq>
 8001686:	6378      	str	r0, [r7, #52]	@ 0x34
 8001688:	e004      	b.n	8001694 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800168a:	f001 fa1d 	bl	8002ac8 <HAL_RCC_GetPCLK1Freq>
 800168e:	4603      	mov	r3, r0
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001696:	4a23      	ldr	r2, [pc, #140]	@ (8001724 <HAL_InitTick+0xe4>)
 8001698:	fba2 2303 	umull	r2, r3, r2, r3
 800169c:	0c9b      	lsrs	r3, r3, #18
 800169e:	3b01      	subs	r3, #1
 80016a0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80016a2:	4b21      	ldr	r3, [pc, #132]	@ (8001728 <HAL_InitTick+0xe8>)
 80016a4:	4a21      	ldr	r2, [pc, #132]	@ (800172c <HAL_InitTick+0xec>)
 80016a6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <HAL_InitTick+0xe8>)
 80016aa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016ae:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80016b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001728 <HAL_InitTick+0xe8>)
 80016b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016b4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <HAL_InitTick+0xe8>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001728 <HAL_InitTick+0xe8>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c2:	4b19      	ldr	r3, [pc, #100]	@ (8001728 <HAL_InitTick+0xe8>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80016c8:	4817      	ldr	r0, [pc, #92]	@ (8001728 <HAL_InitTick+0xe8>)
 80016ca:	f002 fddf 	bl	800428c <HAL_TIM_Base_Init>
 80016ce:	4603      	mov	r3, r0
 80016d0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80016d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d11b      	bne.n	8001714 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80016dc:	4812      	ldr	r0, [pc, #72]	@ (8001728 <HAL_InitTick+0xe8>)
 80016de:	f002 fe37 	bl	8004350 <HAL_TIM_Base_Start_IT>
 80016e2:	4603      	mov	r3, r0
 80016e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80016e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d111      	bne.n	8001714 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016f0:	2036      	movs	r0, #54	@ 0x36
 80016f2:	f000 f9b9 	bl	8001a68 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2b0f      	cmp	r3, #15
 80016fa:	d808      	bhi.n	800170e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80016fc:	2200      	movs	r2, #0
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	2036      	movs	r0, #54	@ 0x36
 8001702:	f000 f995 	bl	8001a30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001706:	4a0a      	ldr	r2, [pc, #40]	@ (8001730 <HAL_InitTick+0xf0>)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6013      	str	r3, [r2, #0]
 800170c:	e002      	b.n	8001714 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001714:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001718:	4618      	mov	r0, r3
 800171a:	3738      	adds	r7, #56	@ 0x38
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40023800 	.word	0x40023800
 8001724:	431bde83 	.word	0x431bde83
 8001728:	200006f8 	.word	0x200006f8
 800172c:	40001000 	.word	0x40001000
 8001730:	20000010 	.word	0x20000010

08001734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <NMI_Handler+0x4>

0800173c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <HardFault_Handler+0x4>

08001744 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <MemManage_Handler+0x4>

0800174c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <BusFault_Handler+0x4>

08001754 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <UsageFault_Handler+0x4>

0800175c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CAN_RX1BF_Pin);
 800176e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001772:	f000 fb4d 	bl	8001e10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001776:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800177a:	f000 fb49 	bl	8001e10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CAN_INT_Pin);
 800177e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001782:	f000 fb45 	bl	8001e10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CAN_RX0BF_Pin);
 8001786:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800178a:	f000 fb41 	bl	8001e10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
	...

08001794 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001798:	4802      	ldr	r0, [pc, #8]	@ (80017a4 <TIM6_DAC_IRQHandler+0x10>)
 800179a:	f002 fe51 	bl	8004440 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200006f8 	.word	0x200006f8

080017a8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017ac:	4b06      	ldr	r3, [pc, #24]	@ (80017c8 <SystemInit+0x20>)
 80017ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017b2:	4a05      	ldr	r2, [pc, #20]	@ (80017c8 <SystemInit+0x20>)
 80017b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80017cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001804 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017d0:	480d      	ldr	r0, [pc, #52]	@ (8001808 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80017d2:	490e      	ldr	r1, [pc, #56]	@ (800180c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80017d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001810 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017d8:	e002      	b.n	80017e0 <LoopCopyDataInit>

080017da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017de:	3304      	adds	r3, #4

080017e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017e4:	d3f9      	bcc.n	80017da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017e6:	4a0b      	ldr	r2, [pc, #44]	@ (8001814 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80017e8:	4c0b      	ldr	r4, [pc, #44]	@ (8001818 <LoopFillZerobss+0x26>)
  movs r3, #0
 80017ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017ec:	e001      	b.n	80017f2 <LoopFillZerobss>

080017ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f0:	3204      	adds	r2, #4

080017f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017f4:	d3fb      	bcc.n	80017ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017f6:	f7ff ffd7 	bl	80017a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017fa:	f007 fd5d 	bl	80092b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017fe:	f7ff fa2f 	bl	8000c60 <main>
  bx  lr    
 8001802:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001804:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001808:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800180c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001810:	08009524 	.word	0x08009524
  ldr r2, =_sbss
 8001814:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001818:	20005268 	.word	0x20005268

0800181c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800181c:	e7fe      	b.n	800181c <ADC_IRQHandler>

0800181e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001822:	2003      	movs	r0, #3
 8001824:	f000 f8f9 	bl	8001a1a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001828:	200f      	movs	r0, #15
 800182a:	f7ff ff09 	bl	8001640 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800182e:	f7ff fd8f 	bl	8001350 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	bd80      	pop	{r7, pc}

08001838 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800183c:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <HAL_IncTick+0x20>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	4b06      	ldr	r3, [pc, #24]	@ (800185c <HAL_IncTick+0x24>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4413      	add	r3, r2
 8001848:	4a04      	ldr	r2, [pc, #16]	@ (800185c <HAL_IncTick+0x24>)
 800184a:	6013      	str	r3, [r2, #0]
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	20000014 	.word	0x20000014
 800185c:	20000744 	.word	0x20000744

08001860 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return uwTick;
 8001864:	4b03      	ldr	r3, [pc, #12]	@ (8001874 <HAL_GetTick+0x14>)
 8001866:	681b      	ldr	r3, [r3, #0]
}
 8001868:	4618      	mov	r0, r3
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	20000744 	.word	0x20000744

08001878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001880:	f7ff ffee 	bl	8001860 <HAL_GetTick>
 8001884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001890:	d005      	beq.n	800189e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001892:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <HAL_Delay+0x44>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	461a      	mov	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4413      	add	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800189e:	bf00      	nop
 80018a0:	f7ff ffde 	bl	8001860 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d8f7      	bhi.n	80018a0 <HAL_Delay+0x28>
  {
  }
}
 80018b0:	bf00      	nop
 80018b2:	bf00      	nop
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000014 	.word	0x20000014

080018c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001900 <__NVIC_SetPriorityGrouping+0x40>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d6:	68ba      	ldr	r2, [r7, #8]
 80018d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018dc:	4013      	ands	r3, r2
 80018de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018e8:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <__NVIC_SetPriorityGrouping+0x44>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ee:	4a04      	ldr	r2, [pc, #16]	@ (8001900 <__NVIC_SetPriorityGrouping+0x40>)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	60d3      	str	r3, [r2, #12]
}
 80018f4:	bf00      	nop
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000ed00 	.word	0xe000ed00
 8001904:	05fa0000 	.word	0x05fa0000

08001908 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800190c:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <__NVIC_GetPriorityGrouping+0x18>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	0a1b      	lsrs	r3, r3, #8
 8001912:	f003 0307 	and.w	r3, r3, #7
}
 8001916:	4618      	mov	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	2b00      	cmp	r3, #0
 8001934:	db0b      	blt.n	800194e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	f003 021f 	and.w	r2, r3, #31
 800193c:	4907      	ldr	r1, [pc, #28]	@ (800195c <__NVIC_EnableIRQ+0x38>)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	095b      	lsrs	r3, r3, #5
 8001944:	2001      	movs	r0, #1
 8001946:	fa00 f202 	lsl.w	r2, r0, r2
 800194a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	e000e100 	.word	0xe000e100

08001960 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	6039      	str	r1, [r7, #0]
 800196a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001970:	2b00      	cmp	r3, #0
 8001972:	db0a      	blt.n	800198a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	b2da      	uxtb	r2, r3
 8001978:	490c      	ldr	r1, [pc, #48]	@ (80019ac <__NVIC_SetPriority+0x4c>)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	0112      	lsls	r2, r2, #4
 8001980:	b2d2      	uxtb	r2, r2
 8001982:	440b      	add	r3, r1
 8001984:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001988:	e00a      	b.n	80019a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	b2da      	uxtb	r2, r3
 800198e:	4908      	ldr	r1, [pc, #32]	@ (80019b0 <__NVIC_SetPriority+0x50>)
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	f003 030f 	and.w	r3, r3, #15
 8001996:	3b04      	subs	r3, #4
 8001998:	0112      	lsls	r2, r2, #4
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	440b      	add	r3, r1
 800199e:	761a      	strb	r2, [r3, #24]
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	e000e100 	.word	0xe000e100
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b089      	sub	sp, #36	@ 0x24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f1c3 0307 	rsb	r3, r3, #7
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	bf28      	it	cs
 80019d2:	2304      	movcs	r3, #4
 80019d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3304      	adds	r3, #4
 80019da:	2b06      	cmp	r3, #6
 80019dc:	d902      	bls.n	80019e4 <NVIC_EncodePriority+0x30>
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3b03      	subs	r3, #3
 80019e2:	e000      	b.n	80019e6 <NVIC_EncodePriority+0x32>
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	f04f 32ff 	mov.w	r2, #4294967295
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	43da      	mvns	r2, r3
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	401a      	ands	r2, r3
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa01 f303 	lsl.w	r3, r1, r3
 8001a06:	43d9      	mvns	r1, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	4313      	orrs	r3, r2
         );
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3724      	adds	r7, #36	@ 0x24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b082      	sub	sp, #8
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff ff4c 	bl	80018c0 <__NVIC_SetPriorityGrouping>
}
 8001a28:	bf00      	nop
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
 8001a3c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a42:	f7ff ff61 	bl	8001908 <__NVIC_GetPriorityGrouping>
 8001a46:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	68b9      	ldr	r1, [r7, #8]
 8001a4c:	6978      	ldr	r0, [r7, #20]
 8001a4e:	f7ff ffb1 	bl	80019b4 <NVIC_EncodePriority>
 8001a52:	4602      	mov	r2, r0
 8001a54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a58:	4611      	mov	r1, r2
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff ff80 	bl	8001960 <__NVIC_SetPriority>
}
 8001a60:	bf00      	nop
 8001a62:	3718      	adds	r7, #24
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff ff54 	bl	8001924 <__NVIC_EnableIRQ>
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b089      	sub	sp, #36	@ 0x24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
 8001aa2:	e175      	b.n	8001d90 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	f040 8164 	bne.w	8001d8a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d005      	beq.n	8001ada <HAL_GPIO_Init+0x56>
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d130      	bne.n	8001b3c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	2203      	movs	r2, #3
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	68da      	ldr	r2, [r3, #12]
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b10:	2201      	movs	r2, #1
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	091b      	lsrs	r3, r3, #4
 8001b26:	f003 0201 	and.w	r2, r3, #1
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	2b03      	cmp	r3, #3
 8001b46:	d017      	beq.n	8001b78 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	2203      	movs	r2, #3
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d123      	bne.n	8001bcc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	08da      	lsrs	r2, r3, #3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	3208      	adds	r2, #8
 8001b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	f003 0307 	and.w	r3, r3, #7
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	220f      	movs	r2, #15
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	691a      	ldr	r2, [r3, #16]
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	08da      	lsrs	r2, r3, #3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3208      	adds	r2, #8
 8001bc6:	69b9      	ldr	r1, [r7, #24]
 8001bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0203 	and.w	r2, r3, #3
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 80be 	beq.w	8001d8a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	4b66      	ldr	r3, [pc, #408]	@ (8001da8 <HAL_GPIO_Init+0x324>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c12:	4a65      	ldr	r2, [pc, #404]	@ (8001da8 <HAL_GPIO_Init+0x324>)
 8001c14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c1a:	4b63      	ldr	r3, [pc, #396]	@ (8001da8 <HAL_GPIO_Init+0x324>)
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c26:	4a61      	ldr	r2, [pc, #388]	@ (8001dac <HAL_GPIO_Init+0x328>)
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	089b      	lsrs	r3, r3, #2
 8001c2c:	3302      	adds	r3, #2
 8001c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	220f      	movs	r2, #15
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	4013      	ands	r3, r2
 8001c48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a58      	ldr	r2, [pc, #352]	@ (8001db0 <HAL_GPIO_Init+0x32c>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d037      	beq.n	8001cc2 <HAL_GPIO_Init+0x23e>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a57      	ldr	r2, [pc, #348]	@ (8001db4 <HAL_GPIO_Init+0x330>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d031      	beq.n	8001cbe <HAL_GPIO_Init+0x23a>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a56      	ldr	r2, [pc, #344]	@ (8001db8 <HAL_GPIO_Init+0x334>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d02b      	beq.n	8001cba <HAL_GPIO_Init+0x236>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a55      	ldr	r2, [pc, #340]	@ (8001dbc <HAL_GPIO_Init+0x338>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d025      	beq.n	8001cb6 <HAL_GPIO_Init+0x232>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a54      	ldr	r2, [pc, #336]	@ (8001dc0 <HAL_GPIO_Init+0x33c>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d01f      	beq.n	8001cb2 <HAL_GPIO_Init+0x22e>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a53      	ldr	r2, [pc, #332]	@ (8001dc4 <HAL_GPIO_Init+0x340>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d019      	beq.n	8001cae <HAL_GPIO_Init+0x22a>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a52      	ldr	r2, [pc, #328]	@ (8001dc8 <HAL_GPIO_Init+0x344>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d013      	beq.n	8001caa <HAL_GPIO_Init+0x226>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a51      	ldr	r2, [pc, #324]	@ (8001dcc <HAL_GPIO_Init+0x348>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d00d      	beq.n	8001ca6 <HAL_GPIO_Init+0x222>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a50      	ldr	r2, [pc, #320]	@ (8001dd0 <HAL_GPIO_Init+0x34c>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d007      	beq.n	8001ca2 <HAL_GPIO_Init+0x21e>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a4f      	ldr	r2, [pc, #316]	@ (8001dd4 <HAL_GPIO_Init+0x350>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d101      	bne.n	8001c9e <HAL_GPIO_Init+0x21a>
 8001c9a:	2309      	movs	r3, #9
 8001c9c:	e012      	b.n	8001cc4 <HAL_GPIO_Init+0x240>
 8001c9e:	230a      	movs	r3, #10
 8001ca0:	e010      	b.n	8001cc4 <HAL_GPIO_Init+0x240>
 8001ca2:	2308      	movs	r3, #8
 8001ca4:	e00e      	b.n	8001cc4 <HAL_GPIO_Init+0x240>
 8001ca6:	2307      	movs	r3, #7
 8001ca8:	e00c      	b.n	8001cc4 <HAL_GPIO_Init+0x240>
 8001caa:	2306      	movs	r3, #6
 8001cac:	e00a      	b.n	8001cc4 <HAL_GPIO_Init+0x240>
 8001cae:	2305      	movs	r3, #5
 8001cb0:	e008      	b.n	8001cc4 <HAL_GPIO_Init+0x240>
 8001cb2:	2304      	movs	r3, #4
 8001cb4:	e006      	b.n	8001cc4 <HAL_GPIO_Init+0x240>
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e004      	b.n	8001cc4 <HAL_GPIO_Init+0x240>
 8001cba:	2302      	movs	r3, #2
 8001cbc:	e002      	b.n	8001cc4 <HAL_GPIO_Init+0x240>
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <HAL_GPIO_Init+0x240>
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	69fa      	ldr	r2, [r7, #28]
 8001cc6:	f002 0203 	and.w	r2, r2, #3
 8001cca:	0092      	lsls	r2, r2, #2
 8001ccc:	4093      	lsls	r3, r2
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001cd4:	4935      	ldr	r1, [pc, #212]	@ (8001dac <HAL_GPIO_Init+0x328>)
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	089b      	lsrs	r3, r3, #2
 8001cda:	3302      	adds	r3, #2
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ce2:	4b3d      	ldr	r3, [pc, #244]	@ (8001dd8 <HAL_GPIO_Init+0x354>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	43db      	mvns	r3, r3
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d06:	4a34      	ldr	r2, [pc, #208]	@ (8001dd8 <HAL_GPIO_Init+0x354>)
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d0c:	4b32      	ldr	r3, [pc, #200]	@ (8001dd8 <HAL_GPIO_Init+0x354>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	43db      	mvns	r3, r3
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d003      	beq.n	8001d30 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d30:	4a29      	ldr	r2, [pc, #164]	@ (8001dd8 <HAL_GPIO_Init+0x354>)
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d36:	4b28      	ldr	r3, [pc, #160]	@ (8001dd8 <HAL_GPIO_Init+0x354>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4013      	ands	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d003      	beq.n	8001d5a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d5a:	4a1f      	ldr	r2, [pc, #124]	@ (8001dd8 <HAL_GPIO_Init+0x354>)
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d60:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd8 <HAL_GPIO_Init+0x354>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d84:	4a14      	ldr	r2, [pc, #80]	@ (8001dd8 <HAL_GPIO_Init+0x354>)
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	61fb      	str	r3, [r7, #28]
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	2b0f      	cmp	r3, #15
 8001d94:	f67f ae86 	bls.w	8001aa4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	3724      	adds	r7, #36	@ 0x24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40013800 	.word	0x40013800
 8001db0:	40020000 	.word	0x40020000
 8001db4:	40020400 	.word	0x40020400
 8001db8:	40020800 	.word	0x40020800
 8001dbc:	40020c00 	.word	0x40020c00
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	40021400 	.word	0x40021400
 8001dc8:	40021800 	.word	0x40021800
 8001dcc:	40021c00 	.word	0x40021c00
 8001dd0:	40022000 	.word	0x40022000
 8001dd4:	40022400 	.word	0x40022400
 8001dd8:	40013c00 	.word	0x40013c00

08001ddc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	460b      	mov	r3, r1
 8001de6:	807b      	strh	r3, [r7, #2]
 8001de8:	4613      	mov	r3, r2
 8001dea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dec:	787b      	ldrb	r3, [r7, #1]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001df2:	887a      	ldrh	r2, [r7, #2]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001df8:	e003      	b.n	8001e02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001dfa:	887b      	ldrh	r3, [r7, #2]
 8001dfc:	041a      	lsls	r2, r3, #16
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	619a      	str	r2, [r3, #24]
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
	...

08001e10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001e1a:	4b08      	ldr	r3, [pc, #32]	@ (8001e3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e1c:	695a      	ldr	r2, [r3, #20]
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	4013      	ands	r3, r2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d006      	beq.n	8001e34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e26:	4a05      	ldr	r2, [pc, #20]	@ (8001e3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e28:	88fb      	ldrh	r3, [r7, #6]
 8001e2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e2c:	88fb      	ldrh	r3, [r7, #6]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff fa3a 	bl	80012a8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001e34:	bf00      	nop
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40013c00 	.word	0x40013c00

08001e40 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e42:	b08f      	sub	sp, #60	@ 0x3c
 8001e44:	af0a      	add	r7, sp, #40	@ 0x28
 8001e46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e116      	b.n	8002080 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d106      	bne.n	8001e72 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f7ff fb6d 	bl	800154c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2203      	movs	r2, #3
 8001e76:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d102      	bne.n	8001e8c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f003 f99b 	bl	80051cc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	687e      	ldr	r6, [r7, #4]
 8001e9e:	466d      	mov	r5, sp
 8001ea0:	f106 0410 	add.w	r4, r6, #16
 8001ea4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ea6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ea8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001eaa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eac:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001eb0:	e885 0003 	stmia.w	r5, {r0, r1}
 8001eb4:	1d33      	adds	r3, r6, #4
 8001eb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eb8:	6838      	ldr	r0, [r7, #0]
 8001eba:	f003 f92f 	bl	800511c <USB_CoreInit>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d005      	beq.n	8001ed0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2202      	movs	r2, #2
 8001ec8:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e0d7      	b.n	8002080 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f003 f989 	bl	80051ee <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001edc:	2300      	movs	r3, #0
 8001ede:	73fb      	strb	r3, [r7, #15]
 8001ee0:	e04a      	b.n	8001f78 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001ee2:	7bfa      	ldrb	r2, [r7, #15]
 8001ee4:	6879      	ldr	r1, [r7, #4]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	00db      	lsls	r3, r3, #3
 8001eea:	4413      	add	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	440b      	add	r3, r1
 8001ef0:	333d      	adds	r3, #61	@ 0x3d
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ef6:	7bfa      	ldrb	r2, [r7, #15]
 8001ef8:	6879      	ldr	r1, [r7, #4]
 8001efa:	4613      	mov	r3, r2
 8001efc:	00db      	lsls	r3, r3, #3
 8001efe:	4413      	add	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	440b      	add	r3, r1
 8001f04:	333c      	adds	r3, #60	@ 0x3c
 8001f06:	7bfa      	ldrb	r2, [r7, #15]
 8001f08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f0a:	7bfa      	ldrb	r2, [r7, #15]
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	b298      	uxth	r0, r3
 8001f10:	6879      	ldr	r1, [r7, #4]
 8001f12:	4613      	mov	r3, r2
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	4413      	add	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	440b      	add	r3, r1
 8001f1c:	3344      	adds	r3, #68	@ 0x44
 8001f1e:	4602      	mov	r2, r0
 8001f20:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f22:	7bfa      	ldrb	r2, [r7, #15]
 8001f24:	6879      	ldr	r1, [r7, #4]
 8001f26:	4613      	mov	r3, r2
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	4413      	add	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	440b      	add	r3, r1
 8001f30:	3340      	adds	r3, #64	@ 0x40
 8001f32:	2200      	movs	r2, #0
 8001f34:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f36:	7bfa      	ldrb	r2, [r7, #15]
 8001f38:	6879      	ldr	r1, [r7, #4]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	4413      	add	r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	440b      	add	r3, r1
 8001f44:	3348      	adds	r3, #72	@ 0x48
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f4a:	7bfa      	ldrb	r2, [r7, #15]
 8001f4c:	6879      	ldr	r1, [r7, #4]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	4413      	add	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	440b      	add	r3, r1
 8001f58:	334c      	adds	r3, #76	@ 0x4c
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001f5e:	7bfa      	ldrb	r2, [r7, #15]
 8001f60:	6879      	ldr	r1, [r7, #4]
 8001f62:	4613      	mov	r3, r2
 8001f64:	00db      	lsls	r3, r3, #3
 8001f66:	4413      	add	r3, r2
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	440b      	add	r3, r1
 8001f6c:	3354      	adds	r3, #84	@ 0x54
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f72:	7bfb      	ldrb	r3, [r7, #15]
 8001f74:	3301      	adds	r3, #1
 8001f76:	73fb      	strb	r3, [r7, #15]
 8001f78:	7bfa      	ldrb	r2, [r7, #15]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d3af      	bcc.n	8001ee2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f82:	2300      	movs	r3, #0
 8001f84:	73fb      	strb	r3, [r7, #15]
 8001f86:	e044      	b.n	8002012 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001f88:	7bfa      	ldrb	r2, [r7, #15]
 8001f8a:	6879      	ldr	r1, [r7, #4]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	4413      	add	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	440b      	add	r3, r1
 8001f96:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001f9e:	7bfa      	ldrb	r2, [r7, #15]
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	00db      	lsls	r3, r3, #3
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8001fb0:	7bfa      	ldrb	r2, [r7, #15]
 8001fb2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001fb4:	7bfa      	ldrb	r2, [r7, #15]
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	00db      	lsls	r3, r3, #3
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001fca:	7bfa      	ldrb	r2, [r7, #15]
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	4413      	add	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	440b      	add	r3, r1
 8001fd8:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001fe0:	7bfa      	ldrb	r2, [r7, #15]
 8001fe2:	6879      	ldr	r1, [r7, #4]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	4413      	add	r3, r2
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	440b      	add	r3, r1
 8001fee:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ff6:	7bfa      	ldrb	r2, [r7, #15]
 8001ff8:	6879      	ldr	r1, [r7, #4]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	4413      	add	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	440b      	add	r3, r1
 8002004:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800200c:	7bfb      	ldrb	r3, [r7, #15]
 800200e:	3301      	adds	r3, #1
 8002010:	73fb      	strb	r3, [r7, #15]
 8002012:	7bfa      	ldrb	r2, [r7, #15]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	429a      	cmp	r2, r3
 800201a:	d3b5      	bcc.n	8001f88 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	603b      	str	r3, [r7, #0]
 8002022:	687e      	ldr	r6, [r7, #4]
 8002024:	466d      	mov	r5, sp
 8002026:	f106 0410 	add.w	r4, r6, #16
 800202a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800202c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800202e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002030:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002032:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002036:	e885 0003 	stmia.w	r5, {r0, r1}
 800203a:	1d33      	adds	r3, r6, #4
 800203c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800203e:	6838      	ldr	r0, [r7, #0]
 8002040:	f003 f922 	bl	8005288 <USB_DevInit>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d005      	beq.n	8002056 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2202      	movs	r2, #2
 800204e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e014      	b.n	8002080 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2201      	movs	r2, #1
 8002062:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206a:	2b01      	cmp	r3, #1
 800206c:	d102      	bne.n	8002074 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 f80a 	bl	8002088 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4618      	mov	r0, r3
 800207a:	f003 fae0 	bl	800563e <USB_DevDisconnect>

  return HAL_OK;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002088 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2201      	movs	r2, #1
 800209a:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	699b      	ldr	r3, [r3, #24]
 80020aa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80020b6:	4b05      	ldr	r3, [pc, #20]	@ (80020cc <HAL_PCDEx_ActivateLPM+0x44>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80020be:	2300      	movs	r3, #0
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	10000003 	.word	0x10000003

080020d0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80020da:	4b23      	ldr	r3, [pc, #140]	@ (8002168 <HAL_PWREx_EnableOverDrive+0x98>)
 80020dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020de:	4a22      	ldr	r2, [pc, #136]	@ (8002168 <HAL_PWREx_EnableOverDrive+0x98>)
 80020e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e6:	4b20      	ldr	r3, [pc, #128]	@ (8002168 <HAL_PWREx_EnableOverDrive+0x98>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ee:	603b      	str	r3, [r7, #0]
 80020f0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80020f2:	4b1e      	ldr	r3, [pc, #120]	@ (800216c <HAL_PWREx_EnableOverDrive+0x9c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a1d      	ldr	r2, [pc, #116]	@ (800216c <HAL_PWREx_EnableOverDrive+0x9c>)
 80020f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020fc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020fe:	f7ff fbaf 	bl	8001860 <HAL_GetTick>
 8002102:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002104:	e009      	b.n	800211a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002106:	f7ff fbab 	bl	8001860 <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002114:	d901      	bls.n	800211a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e022      	b.n	8002160 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800211a:	4b14      	ldr	r3, [pc, #80]	@ (800216c <HAL_PWREx_EnableOverDrive+0x9c>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002122:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002126:	d1ee      	bne.n	8002106 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002128:	4b10      	ldr	r3, [pc, #64]	@ (800216c <HAL_PWREx_EnableOverDrive+0x9c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a0f      	ldr	r2, [pc, #60]	@ (800216c <HAL_PWREx_EnableOverDrive+0x9c>)
 800212e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002132:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002134:	f7ff fb94 	bl	8001860 <HAL_GetTick>
 8002138:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800213a:	e009      	b.n	8002150 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800213c:	f7ff fb90 	bl	8001860 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800214a:	d901      	bls.n	8002150 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e007      	b.n	8002160 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002158:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800215c:	d1ee      	bne.n	800213c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40023800 	.word	0x40023800
 800216c:	40007000 	.word	0x40007000

08002170 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002178:	2300      	movs	r3, #0
 800217a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e29b      	b.n	80026be <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	2b00      	cmp	r3, #0
 8002190:	f000 8087 	beq.w	80022a2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002194:	4b96      	ldr	r3, [pc, #600]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	f003 030c 	and.w	r3, r3, #12
 800219c:	2b04      	cmp	r3, #4
 800219e:	d00c      	beq.n	80021ba <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021a0:	4b93      	ldr	r3, [pc, #588]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 030c 	and.w	r3, r3, #12
 80021a8:	2b08      	cmp	r3, #8
 80021aa:	d112      	bne.n	80021d2 <HAL_RCC_OscConfig+0x62>
 80021ac:	4b90      	ldr	r3, [pc, #576]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021b8:	d10b      	bne.n	80021d2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ba:	4b8d      	ldr	r3, [pc, #564]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d06c      	beq.n	80022a0 <HAL_RCC_OscConfig+0x130>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d168      	bne.n	80022a0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e275      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021da:	d106      	bne.n	80021ea <HAL_RCC_OscConfig+0x7a>
 80021dc:	4b84      	ldr	r3, [pc, #528]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a83      	ldr	r2, [pc, #524]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80021e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021e6:	6013      	str	r3, [r2, #0]
 80021e8:	e02e      	b.n	8002248 <HAL_RCC_OscConfig+0xd8>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d10c      	bne.n	800220c <HAL_RCC_OscConfig+0x9c>
 80021f2:	4b7f      	ldr	r3, [pc, #508]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a7e      	ldr	r2, [pc, #504]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80021f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	4b7c      	ldr	r3, [pc, #496]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a7b      	ldr	r2, [pc, #492]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002204:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	e01d      	b.n	8002248 <HAL_RCC_OscConfig+0xd8>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002214:	d10c      	bne.n	8002230 <HAL_RCC_OscConfig+0xc0>
 8002216:	4b76      	ldr	r3, [pc, #472]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a75      	ldr	r2, [pc, #468]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 800221c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	4b73      	ldr	r3, [pc, #460]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a72      	ldr	r2, [pc, #456]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002228:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800222c:	6013      	str	r3, [r2, #0]
 800222e:	e00b      	b.n	8002248 <HAL_RCC_OscConfig+0xd8>
 8002230:	4b6f      	ldr	r3, [pc, #444]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a6e      	ldr	r2, [pc, #440]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002236:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800223a:	6013      	str	r3, [r2, #0]
 800223c:	4b6c      	ldr	r3, [pc, #432]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a6b      	ldr	r2, [pc, #428]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002242:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002246:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d013      	beq.n	8002278 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002250:	f7ff fb06 	bl	8001860 <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002258:	f7ff fb02 	bl	8001860 <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b64      	cmp	r3, #100	@ 0x64
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e229      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800226a:	4b61      	ldr	r3, [pc, #388]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0f0      	beq.n	8002258 <HAL_RCC_OscConfig+0xe8>
 8002276:	e014      	b.n	80022a2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002278:	f7ff faf2 	bl	8001860 <HAL_GetTick>
 800227c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002280:	f7ff faee 	bl	8001860 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b64      	cmp	r3, #100	@ 0x64
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e215      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002292:	4b57      	ldr	r3, [pc, #348]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1f0      	bne.n	8002280 <HAL_RCC_OscConfig+0x110>
 800229e:	e000      	b.n	80022a2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d069      	beq.n	8002382 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022ae:	4b50      	ldr	r3, [pc, #320]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	f003 030c 	and.w	r3, r3, #12
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00b      	beq.n	80022d2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ba:	4b4d      	ldr	r3, [pc, #308]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 030c 	and.w	r3, r3, #12
 80022c2:	2b08      	cmp	r3, #8
 80022c4:	d11c      	bne.n	8002300 <HAL_RCC_OscConfig+0x190>
 80022c6:	4b4a      	ldr	r3, [pc, #296]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d116      	bne.n	8002300 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022d2:	4b47      	ldr	r3, [pc, #284]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d005      	beq.n	80022ea <HAL_RCC_OscConfig+0x17a>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d001      	beq.n	80022ea <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e1e9      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ea:	4b41      	ldr	r3, [pc, #260]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	493d      	ldr	r1, [pc, #244]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022fe:	e040      	b.n	8002382 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d023      	beq.n	8002350 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002308:	4b39      	ldr	r3, [pc, #228]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a38      	ldr	r2, [pc, #224]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 800230e:	f043 0301 	orr.w	r3, r3, #1
 8002312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002314:	f7ff faa4 	bl	8001860 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800231c:	f7ff faa0 	bl	8001860 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e1c7      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800232e:	4b30      	ldr	r3, [pc, #192]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d0f0      	beq.n	800231c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800233a:	4b2d      	ldr	r3, [pc, #180]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	00db      	lsls	r3, r3, #3
 8002348:	4929      	ldr	r1, [pc, #164]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 800234a:	4313      	orrs	r3, r2
 800234c:	600b      	str	r3, [r1, #0]
 800234e:	e018      	b.n	8002382 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002350:	4b27      	ldr	r3, [pc, #156]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a26      	ldr	r2, [pc, #152]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002356:	f023 0301 	bic.w	r3, r3, #1
 800235a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235c:	f7ff fa80 	bl	8001860 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002364:	f7ff fa7c 	bl	8001860 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e1a3      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002376:	4b1e      	ldr	r3, [pc, #120]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0308 	and.w	r3, r3, #8
 800238a:	2b00      	cmp	r3, #0
 800238c:	d038      	beq.n	8002400 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d019      	beq.n	80023ca <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002396:	4b16      	ldr	r3, [pc, #88]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 8002398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800239a:	4a15      	ldr	r2, [pc, #84]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 800239c:	f043 0301 	orr.w	r3, r3, #1
 80023a0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023a2:	f7ff fa5d 	bl	8001860 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023a8:	e008      	b.n	80023bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023aa:	f7ff fa59 	bl	8001860 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e180      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023bc:	4b0c      	ldr	r3, [pc, #48]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80023be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0f0      	beq.n	80023aa <HAL_RCC_OscConfig+0x23a>
 80023c8:	e01a      	b.n	8002400 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ca:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80023cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ce:	4a08      	ldr	r2, [pc, #32]	@ (80023f0 <HAL_RCC_OscConfig+0x280>)
 80023d0:	f023 0301 	bic.w	r3, r3, #1
 80023d4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d6:	f7ff fa43 	bl	8001860 <HAL_GetTick>
 80023da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023dc:	e00a      	b.n	80023f4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023de:	f7ff fa3f 	bl	8001860 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d903      	bls.n	80023f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e166      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
 80023f0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023f4:	4b92      	ldr	r3, [pc, #584]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80023f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1ee      	bne.n	80023de <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0304 	and.w	r3, r3, #4
 8002408:	2b00      	cmp	r3, #0
 800240a:	f000 80a4 	beq.w	8002556 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800240e:	4b8c      	ldr	r3, [pc, #560]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002412:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10d      	bne.n	8002436 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800241a:	4b89      	ldr	r3, [pc, #548]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 800241c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241e:	4a88      	ldr	r2, [pc, #544]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002420:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002424:	6413      	str	r3, [r2, #64]	@ 0x40
 8002426:	4b86      	ldr	r3, [pc, #536]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800242e:	60bb      	str	r3, [r7, #8]
 8002430:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002432:	2301      	movs	r3, #1
 8002434:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002436:	4b83      	ldr	r3, [pc, #524]	@ (8002644 <HAL_RCC_OscConfig+0x4d4>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800243e:	2b00      	cmp	r3, #0
 8002440:	d118      	bne.n	8002474 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002442:	4b80      	ldr	r3, [pc, #512]	@ (8002644 <HAL_RCC_OscConfig+0x4d4>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a7f      	ldr	r2, [pc, #508]	@ (8002644 <HAL_RCC_OscConfig+0x4d4>)
 8002448:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800244c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800244e:	f7ff fa07 	bl	8001860 <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002454:	e008      	b.n	8002468 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002456:	f7ff fa03 	bl	8001860 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b64      	cmp	r3, #100	@ 0x64
 8002462:	d901      	bls.n	8002468 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e12a      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002468:	4b76      	ldr	r3, [pc, #472]	@ (8002644 <HAL_RCC_OscConfig+0x4d4>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002470:	2b00      	cmp	r3, #0
 8002472:	d0f0      	beq.n	8002456 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d106      	bne.n	800248a <HAL_RCC_OscConfig+0x31a>
 800247c:	4b70      	ldr	r3, [pc, #448]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 800247e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002480:	4a6f      	ldr	r2, [pc, #444]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	6713      	str	r3, [r2, #112]	@ 0x70
 8002488:	e02d      	b.n	80024e6 <HAL_RCC_OscConfig+0x376>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10c      	bne.n	80024ac <HAL_RCC_OscConfig+0x33c>
 8002492:	4b6b      	ldr	r3, [pc, #428]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002496:	4a6a      	ldr	r2, [pc, #424]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002498:	f023 0301 	bic.w	r3, r3, #1
 800249c:	6713      	str	r3, [r2, #112]	@ 0x70
 800249e:	4b68      	ldr	r3, [pc, #416]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80024a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a2:	4a67      	ldr	r2, [pc, #412]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80024a4:	f023 0304 	bic.w	r3, r3, #4
 80024a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80024aa:	e01c      	b.n	80024e6 <HAL_RCC_OscConfig+0x376>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	2b05      	cmp	r3, #5
 80024b2:	d10c      	bne.n	80024ce <HAL_RCC_OscConfig+0x35e>
 80024b4:	4b62      	ldr	r3, [pc, #392]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80024b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b8:	4a61      	ldr	r2, [pc, #388]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80024ba:	f043 0304 	orr.w	r3, r3, #4
 80024be:	6713      	str	r3, [r2, #112]	@ 0x70
 80024c0:	4b5f      	ldr	r3, [pc, #380]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80024c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024c4:	4a5e      	ldr	r2, [pc, #376]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80024c6:	f043 0301 	orr.w	r3, r3, #1
 80024ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80024cc:	e00b      	b.n	80024e6 <HAL_RCC_OscConfig+0x376>
 80024ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80024d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024d2:	4a5b      	ldr	r2, [pc, #364]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80024d4:	f023 0301 	bic.w	r3, r3, #1
 80024d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80024da:	4b59      	ldr	r3, [pc, #356]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80024dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024de:	4a58      	ldr	r2, [pc, #352]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80024e0:	f023 0304 	bic.w	r3, r3, #4
 80024e4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d015      	beq.n	800251a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ee:	f7ff f9b7 	bl	8001860 <HAL_GetTick>
 80024f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024f4:	e00a      	b.n	800250c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f6:	f7ff f9b3 	bl	8001860 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002504:	4293      	cmp	r3, r2
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e0d8      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800250c:	4b4c      	ldr	r3, [pc, #304]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 800250e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0ee      	beq.n	80024f6 <HAL_RCC_OscConfig+0x386>
 8002518:	e014      	b.n	8002544 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800251a:	f7ff f9a1 	bl	8001860 <HAL_GetTick>
 800251e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002520:	e00a      	b.n	8002538 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002522:	f7ff f99d 	bl	8001860 <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002530:	4293      	cmp	r3, r2
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e0c2      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002538:	4b41      	ldr	r3, [pc, #260]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 800253a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1ee      	bne.n	8002522 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002544:	7dfb      	ldrb	r3, [r7, #23]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d105      	bne.n	8002556 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800254a:	4b3d      	ldr	r3, [pc, #244]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	4a3c      	ldr	r2, [pc, #240]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002550:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002554:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	699b      	ldr	r3, [r3, #24]
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 80ae 	beq.w	80026bc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002560:	4b37      	ldr	r3, [pc, #220]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f003 030c 	and.w	r3, r3, #12
 8002568:	2b08      	cmp	r3, #8
 800256a:	d06d      	beq.n	8002648 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	2b02      	cmp	r3, #2
 8002572:	d14b      	bne.n	800260c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002574:	4b32      	ldr	r3, [pc, #200]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a31      	ldr	r2, [pc, #196]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 800257a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800257e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002580:	f7ff f96e 	bl	8001860 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002588:	f7ff f96a 	bl	8001860 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e091      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800259a:	4b29      	ldr	r3, [pc, #164]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1f0      	bne.n	8002588 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	69da      	ldr	r2, [r3, #28]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	431a      	orrs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b4:	019b      	lsls	r3, r3, #6
 80025b6:	431a      	orrs	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025bc:	085b      	lsrs	r3, r3, #1
 80025be:	3b01      	subs	r3, #1
 80025c0:	041b      	lsls	r3, r3, #16
 80025c2:	431a      	orrs	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c8:	061b      	lsls	r3, r3, #24
 80025ca:	431a      	orrs	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	071b      	lsls	r3, r3, #28
 80025d2:	491b      	ldr	r1, [pc, #108]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80025d4:	4313      	orrs	r3, r2
 80025d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025d8:	4b19      	ldr	r3, [pc, #100]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a18      	ldr	r2, [pc, #96]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 80025de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e4:	f7ff f93c 	bl	8001860 <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ec:	f7ff f938 	bl	8001860 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e05f      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025fe:	4b10      	ldr	r3, [pc, #64]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d0f0      	beq.n	80025ec <HAL_RCC_OscConfig+0x47c>
 800260a:	e057      	b.n	80026bc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260c:	4b0c      	ldr	r3, [pc, #48]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a0b      	ldr	r2, [pc, #44]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002612:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002616:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002618:	f7ff f922 	bl	8001860 <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002620:	f7ff f91e 	bl	8001860 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e045      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002632:	4b03      	ldr	r3, [pc, #12]	@ (8002640 <HAL_RCC_OscConfig+0x4d0>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1f0      	bne.n	8002620 <HAL_RCC_OscConfig+0x4b0>
 800263e:	e03d      	b.n	80026bc <HAL_RCC_OscConfig+0x54c>
 8002640:	40023800 	.word	0x40023800
 8002644:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002648:	4b1f      	ldr	r3, [pc, #124]	@ (80026c8 <HAL_RCC_OscConfig+0x558>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d030      	beq.n	80026b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002660:	429a      	cmp	r2, r3
 8002662:	d129      	bne.n	80026b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800266e:	429a      	cmp	r2, r3
 8002670:	d122      	bne.n	80026b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002678:	4013      	ands	r3, r2
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800267e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002680:	4293      	cmp	r3, r2
 8002682:	d119      	bne.n	80026b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800268e:	085b      	lsrs	r3, r3, #1
 8002690:	3b01      	subs	r3, #1
 8002692:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002694:	429a      	cmp	r2, r3
 8002696:	d10f      	bne.n	80026b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d107      	bne.n	80026b8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d001      	beq.n	80026bc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e000      	b.n	80026be <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3718      	adds	r7, #24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40023800 	.word	0x40023800

080026cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e0d0      	b.n	8002886 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026e4:	4b6a      	ldr	r3, [pc, #424]	@ (8002890 <HAL_RCC_ClockConfig+0x1c4>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 030f 	and.w	r3, r3, #15
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d910      	bls.n	8002714 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026f2:	4b67      	ldr	r3, [pc, #412]	@ (8002890 <HAL_RCC_ClockConfig+0x1c4>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f023 020f 	bic.w	r2, r3, #15
 80026fa:	4965      	ldr	r1, [pc, #404]	@ (8002890 <HAL_RCC_ClockConfig+0x1c4>)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	4313      	orrs	r3, r2
 8002700:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002702:	4b63      	ldr	r3, [pc, #396]	@ (8002890 <HAL_RCC_ClockConfig+0x1c4>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 030f 	and.w	r3, r3, #15
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	429a      	cmp	r2, r3
 800270e:	d001      	beq.n	8002714 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e0b8      	b.n	8002886 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d020      	beq.n	8002762 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	2b00      	cmp	r3, #0
 800272a:	d005      	beq.n	8002738 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800272c:	4b59      	ldr	r3, [pc, #356]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	4a58      	ldr	r2, [pc, #352]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 8002732:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002736:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0308 	and.w	r3, r3, #8
 8002740:	2b00      	cmp	r3, #0
 8002742:	d005      	beq.n	8002750 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002744:	4b53      	ldr	r3, [pc, #332]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	4a52      	ldr	r2, [pc, #328]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 800274a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800274e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002750:	4b50      	ldr	r3, [pc, #320]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	494d      	ldr	r1, [pc, #308]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 800275e:	4313      	orrs	r3, r2
 8002760:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	2b00      	cmp	r3, #0
 800276c:	d040      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d107      	bne.n	8002786 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002776:	4b47      	ldr	r3, [pc, #284]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d115      	bne.n	80027ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e07f      	b.n	8002886 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b02      	cmp	r3, #2
 800278c:	d107      	bne.n	800279e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800278e:	4b41      	ldr	r3, [pc, #260]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d109      	bne.n	80027ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e073      	b.n	8002886 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800279e:	4b3d      	ldr	r3, [pc, #244]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e06b      	b.n	8002886 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ae:	4b39      	ldr	r3, [pc, #228]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f023 0203 	bic.w	r2, r3, #3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	4936      	ldr	r1, [pc, #216]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027c0:	f7ff f84e 	bl	8001860 <HAL_GetTick>
 80027c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027c6:	e00a      	b.n	80027de <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027c8:	f7ff f84a 	bl	8001860 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e053      	b.n	8002886 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027de:	4b2d      	ldr	r3, [pc, #180]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f003 020c 	and.w	r2, r3, #12
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d1eb      	bne.n	80027c8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027f0:	4b27      	ldr	r3, [pc, #156]	@ (8002890 <HAL_RCC_ClockConfig+0x1c4>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 030f 	and.w	r3, r3, #15
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d210      	bcs.n	8002820 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027fe:	4b24      	ldr	r3, [pc, #144]	@ (8002890 <HAL_RCC_ClockConfig+0x1c4>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f023 020f 	bic.w	r2, r3, #15
 8002806:	4922      	ldr	r1, [pc, #136]	@ (8002890 <HAL_RCC_ClockConfig+0x1c4>)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	4313      	orrs	r3, r2
 800280c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800280e:	4b20      	ldr	r3, [pc, #128]	@ (8002890 <HAL_RCC_ClockConfig+0x1c4>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 030f 	and.w	r3, r3, #15
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	429a      	cmp	r2, r3
 800281a:	d001      	beq.n	8002820 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e032      	b.n	8002886 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0304 	and.w	r3, r3, #4
 8002828:	2b00      	cmp	r3, #0
 800282a:	d008      	beq.n	800283e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800282c:	4b19      	ldr	r3, [pc, #100]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	4916      	ldr	r1, [pc, #88]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 800283a:	4313      	orrs	r3, r2
 800283c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0308 	and.w	r3, r3, #8
 8002846:	2b00      	cmp	r3, #0
 8002848:	d009      	beq.n	800285e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800284a:	4b12      	ldr	r3, [pc, #72]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	00db      	lsls	r3, r3, #3
 8002858:	490e      	ldr	r1, [pc, #56]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 800285a:	4313      	orrs	r3, r2
 800285c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800285e:	f000 f821 	bl	80028a4 <HAL_RCC_GetSysClockFreq>
 8002862:	4602      	mov	r2, r0
 8002864:	4b0b      	ldr	r3, [pc, #44]	@ (8002894 <HAL_RCC_ClockConfig+0x1c8>)
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	f003 030f 	and.w	r3, r3, #15
 800286e:	490a      	ldr	r1, [pc, #40]	@ (8002898 <HAL_RCC_ClockConfig+0x1cc>)
 8002870:	5ccb      	ldrb	r3, [r1, r3]
 8002872:	fa22 f303 	lsr.w	r3, r2, r3
 8002876:	4a09      	ldr	r2, [pc, #36]	@ (800289c <HAL_RCC_ClockConfig+0x1d0>)
 8002878:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800287a:	4b09      	ldr	r3, [pc, #36]	@ (80028a0 <HAL_RCC_ClockConfig+0x1d4>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	f7fe fede 	bl	8001640 <HAL_InitTick>

  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	40023c00 	.word	0x40023c00
 8002894:	40023800 	.word	0x40023800
 8002898:	080094fc 	.word	0x080094fc
 800289c:	2000000c 	.word	0x2000000c
 80028a0:	20000010 	.word	0x20000010

080028a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028a8:	b094      	sub	sp, #80	@ 0x50
 80028aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80028ac:	2300      	movs	r3, #0
 80028ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80028b0:	2300      	movs	r3, #0
 80028b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028b4:	2300      	movs	r3, #0
 80028b6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80028b8:	2300      	movs	r3, #0
 80028ba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028bc:	4b79      	ldr	r3, [pc, #484]	@ (8002aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f003 030c 	and.w	r3, r3, #12
 80028c4:	2b08      	cmp	r3, #8
 80028c6:	d00d      	beq.n	80028e4 <HAL_RCC_GetSysClockFreq+0x40>
 80028c8:	2b08      	cmp	r3, #8
 80028ca:	f200 80e1 	bhi.w	8002a90 <HAL_RCC_GetSysClockFreq+0x1ec>
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d002      	beq.n	80028d8 <HAL_RCC_GetSysClockFreq+0x34>
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	d003      	beq.n	80028de <HAL_RCC_GetSysClockFreq+0x3a>
 80028d6:	e0db      	b.n	8002a90 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028d8:	4b73      	ldr	r3, [pc, #460]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x204>)
 80028da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028dc:	e0db      	b.n	8002a96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028de:	4b73      	ldr	r3, [pc, #460]	@ (8002aac <HAL_RCC_GetSysClockFreq+0x208>)
 80028e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028e2:	e0d8      	b.n	8002a96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028e4:	4b6f      	ldr	r3, [pc, #444]	@ (8002aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028ec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80028ee:	4b6d      	ldr	r3, [pc, #436]	@ (8002aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d063      	beq.n	80029c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028fa:	4b6a      	ldr	r3, [pc, #424]	@ (8002aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	099b      	lsrs	r3, r3, #6
 8002900:	2200      	movs	r2, #0
 8002902:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002904:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002908:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800290c:	633b      	str	r3, [r7, #48]	@ 0x30
 800290e:	2300      	movs	r3, #0
 8002910:	637b      	str	r3, [r7, #52]	@ 0x34
 8002912:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002916:	4622      	mov	r2, r4
 8002918:	462b      	mov	r3, r5
 800291a:	f04f 0000 	mov.w	r0, #0
 800291e:	f04f 0100 	mov.w	r1, #0
 8002922:	0159      	lsls	r1, r3, #5
 8002924:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002928:	0150      	lsls	r0, r2, #5
 800292a:	4602      	mov	r2, r0
 800292c:	460b      	mov	r3, r1
 800292e:	4621      	mov	r1, r4
 8002930:	1a51      	subs	r1, r2, r1
 8002932:	6139      	str	r1, [r7, #16]
 8002934:	4629      	mov	r1, r5
 8002936:	eb63 0301 	sbc.w	r3, r3, r1
 800293a:	617b      	str	r3, [r7, #20]
 800293c:	f04f 0200 	mov.w	r2, #0
 8002940:	f04f 0300 	mov.w	r3, #0
 8002944:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002948:	4659      	mov	r1, fp
 800294a:	018b      	lsls	r3, r1, #6
 800294c:	4651      	mov	r1, sl
 800294e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002952:	4651      	mov	r1, sl
 8002954:	018a      	lsls	r2, r1, #6
 8002956:	4651      	mov	r1, sl
 8002958:	ebb2 0801 	subs.w	r8, r2, r1
 800295c:	4659      	mov	r1, fp
 800295e:	eb63 0901 	sbc.w	r9, r3, r1
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	f04f 0300 	mov.w	r3, #0
 800296a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800296e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002972:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002976:	4690      	mov	r8, r2
 8002978:	4699      	mov	r9, r3
 800297a:	4623      	mov	r3, r4
 800297c:	eb18 0303 	adds.w	r3, r8, r3
 8002980:	60bb      	str	r3, [r7, #8]
 8002982:	462b      	mov	r3, r5
 8002984:	eb49 0303 	adc.w	r3, r9, r3
 8002988:	60fb      	str	r3, [r7, #12]
 800298a:	f04f 0200 	mov.w	r2, #0
 800298e:	f04f 0300 	mov.w	r3, #0
 8002992:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002996:	4629      	mov	r1, r5
 8002998:	024b      	lsls	r3, r1, #9
 800299a:	4621      	mov	r1, r4
 800299c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80029a0:	4621      	mov	r1, r4
 80029a2:	024a      	lsls	r2, r1, #9
 80029a4:	4610      	mov	r0, r2
 80029a6:	4619      	mov	r1, r3
 80029a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029aa:	2200      	movs	r2, #0
 80029ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80029b4:	f7fd fc44 	bl	8000240 <__aeabi_uldivmod>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	4613      	mov	r3, r2
 80029be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029c0:	e058      	b.n	8002a74 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029c2:	4b38      	ldr	r3, [pc, #224]	@ (8002aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	099b      	lsrs	r3, r3, #6
 80029c8:	2200      	movs	r2, #0
 80029ca:	4618      	mov	r0, r3
 80029cc:	4611      	mov	r1, r2
 80029ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80029d2:	623b      	str	r3, [r7, #32]
 80029d4:	2300      	movs	r3, #0
 80029d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80029d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80029dc:	4642      	mov	r2, r8
 80029de:	464b      	mov	r3, r9
 80029e0:	f04f 0000 	mov.w	r0, #0
 80029e4:	f04f 0100 	mov.w	r1, #0
 80029e8:	0159      	lsls	r1, r3, #5
 80029ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029ee:	0150      	lsls	r0, r2, #5
 80029f0:	4602      	mov	r2, r0
 80029f2:	460b      	mov	r3, r1
 80029f4:	4641      	mov	r1, r8
 80029f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80029fa:	4649      	mov	r1, r9
 80029fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a00:	f04f 0200 	mov.w	r2, #0
 8002a04:	f04f 0300 	mov.w	r3, #0
 8002a08:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a0c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a10:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a14:	ebb2 040a 	subs.w	r4, r2, sl
 8002a18:	eb63 050b 	sbc.w	r5, r3, fp
 8002a1c:	f04f 0200 	mov.w	r2, #0
 8002a20:	f04f 0300 	mov.w	r3, #0
 8002a24:	00eb      	lsls	r3, r5, #3
 8002a26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a2a:	00e2      	lsls	r2, r4, #3
 8002a2c:	4614      	mov	r4, r2
 8002a2e:	461d      	mov	r5, r3
 8002a30:	4643      	mov	r3, r8
 8002a32:	18e3      	adds	r3, r4, r3
 8002a34:	603b      	str	r3, [r7, #0]
 8002a36:	464b      	mov	r3, r9
 8002a38:	eb45 0303 	adc.w	r3, r5, r3
 8002a3c:	607b      	str	r3, [r7, #4]
 8002a3e:	f04f 0200 	mov.w	r2, #0
 8002a42:	f04f 0300 	mov.w	r3, #0
 8002a46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a4a:	4629      	mov	r1, r5
 8002a4c:	028b      	lsls	r3, r1, #10
 8002a4e:	4621      	mov	r1, r4
 8002a50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a54:	4621      	mov	r1, r4
 8002a56:	028a      	lsls	r2, r1, #10
 8002a58:	4610      	mov	r0, r2
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a5e:	2200      	movs	r2, #0
 8002a60:	61bb      	str	r3, [r7, #24]
 8002a62:	61fa      	str	r2, [r7, #28]
 8002a64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a68:	f7fd fbea 	bl	8000240 <__aeabi_uldivmod>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	460b      	mov	r3, r1
 8002a70:	4613      	mov	r3, r2
 8002a72:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a74:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	0c1b      	lsrs	r3, r3, #16
 8002a7a:	f003 0303 	and.w	r3, r3, #3
 8002a7e:	3301      	adds	r3, #1
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002a84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a8e:	e002      	b.n	8002a96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a90:	4b05      	ldr	r3, [pc, #20]	@ (8002aa8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a92:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3750      	adds	r7, #80	@ 0x50
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40023800 	.word	0x40023800
 8002aa8:	00f42400 	.word	0x00f42400
 8002aac:	007a1200 	.word	0x007a1200

08002ab0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ab4:	4b03      	ldr	r3, [pc, #12]	@ (8002ac4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	2000000c 	.word	0x2000000c

08002ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002acc:	f7ff fff0 	bl	8002ab0 <HAL_RCC_GetHCLKFreq>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	4b05      	ldr	r3, [pc, #20]	@ (8002ae8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	0a9b      	lsrs	r3, r3, #10
 8002ad8:	f003 0307 	and.w	r3, r3, #7
 8002adc:	4903      	ldr	r1, [pc, #12]	@ (8002aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ade:	5ccb      	ldrb	r3, [r1, r3]
 8002ae0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40023800 	.word	0x40023800
 8002aec:	0800950c 	.word	0x0800950c

08002af0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002af4:	f7ff ffdc 	bl	8002ab0 <HAL_RCC_GetHCLKFreq>
 8002af8:	4602      	mov	r2, r0
 8002afa:	4b05      	ldr	r3, [pc, #20]	@ (8002b10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	0b5b      	lsrs	r3, r3, #13
 8002b00:	f003 0307 	and.w	r3, r3, #7
 8002b04:	4903      	ldr	r1, [pc, #12]	@ (8002b14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b06:	5ccb      	ldrb	r3, [r1, r3]
 8002b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40023800 	.word	0x40023800
 8002b14:	0800950c 	.word	0x0800950c

08002b18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	220f      	movs	r2, #15
 8002b26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b28:	4b12      	ldr	r3, [pc, #72]	@ (8002b74 <HAL_RCC_GetClockConfig+0x5c>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f003 0203 	and.w	r2, r3, #3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002b34:	4b0f      	ldr	r3, [pc, #60]	@ (8002b74 <HAL_RCC_GetClockConfig+0x5c>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002b40:	4b0c      	ldr	r3, [pc, #48]	@ (8002b74 <HAL_RCC_GetClockConfig+0x5c>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002b4c:	4b09      	ldr	r3, [pc, #36]	@ (8002b74 <HAL_RCC_GetClockConfig+0x5c>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	08db      	lsrs	r3, r3, #3
 8002b52:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002b5a:	4b07      	ldr	r3, [pc, #28]	@ (8002b78 <HAL_RCC_GetClockConfig+0x60>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 020f 	and.w	r2, r3, #15
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	601a      	str	r2, [r3, #0]
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	40023800 	.word	0x40023800
 8002b78:	40023c00 	.word	0x40023c00

08002b7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b088      	sub	sp, #32
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002b84:	2300      	movs	r3, #0
 8002b86:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002b90:	2300      	movs	r3, #0
 8002b92:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002b94:	2300      	movs	r3, #0
 8002b96:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d012      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ba4:	4b69      	ldr	r3, [pc, #420]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	4a68      	ldr	r2, [pc, #416]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002baa:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002bae:	6093      	str	r3, [r2, #8]
 8002bb0:	4b66      	ldr	r3, [pc, #408]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bb8:	4964      	ldr	r1, [pc, #400]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d017      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bd6:	4b5d      	ldr	r3, [pc, #372]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002bdc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be4:	4959      	ldr	r1, [pc, #356]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bf4:	d101      	bne.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002c02:	2301      	movs	r3, #1
 8002c04:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d017      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c12:	4b4e      	ldr	r3, [pc, #312]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c18:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c20:	494a      	ldr	r1, [pc, #296]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c30:	d101      	bne.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002c32:	2301      	movs	r3, #1
 8002c34:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0320 	and.w	r3, r3, #32
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 808b 	beq.w	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c60:	4b3a      	ldr	r3, [pc, #232]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c64:	4a39      	ldr	r2, [pc, #228]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c6c:	4b37      	ldr	r3, [pc, #220]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c74:	60bb      	str	r3, [r7, #8]
 8002c76:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002c78:	4b35      	ldr	r3, [pc, #212]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a34      	ldr	r2, [pc, #208]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c84:	f7fe fdec 	bl	8001860 <HAL_GetTick>
 8002c88:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c8a:	e008      	b.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c8c:	f7fe fde8 	bl	8001860 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b64      	cmp	r3, #100	@ 0x64
 8002c98:	d901      	bls.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e38f      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c9e:	4b2c      	ldr	r3, [pc, #176]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0f0      	beq.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002caa:	4b28      	ldr	r3, [pc, #160]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cb2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d035      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d02e      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cc8:	4b20      	ldr	r3, [pc, #128]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ccc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cd0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cdc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002cde:	4b1b      	ldr	r3, [pc, #108]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ce4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ce8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002cea:	4a18      	ldr	r2, [pc, #96]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002cf0:	4b16      	ldr	r3, [pc, #88]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d114      	bne.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfc:	f7fe fdb0 	bl	8001860 <HAL_GetTick>
 8002d00:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d02:	e00a      	b.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d04:	f7fe fdac 	bl	8001860 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e351      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0ee      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d32:	d111      	bne.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002d34:	4b05      	ldr	r3, [pc, #20]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d40:	4b04      	ldr	r3, [pc, #16]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002d42:	400b      	ands	r3, r1
 8002d44:	4901      	ldr	r1, [pc, #4]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d46:	4313      	orrs	r3, r2
 8002d48:	608b      	str	r3, [r1, #8]
 8002d4a:	e00b      	b.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	40007000 	.word	0x40007000
 8002d54:	0ffffcff 	.word	0x0ffffcff
 8002d58:	4bac      	ldr	r3, [pc, #688]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	4aab      	ldr	r2, [pc, #684]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d5e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002d62:	6093      	str	r3, [r2, #8]
 8002d64:	4ba9      	ldr	r3, [pc, #676]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d66:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d70:	49a6      	ldr	r1, [pc, #664]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0310 	and.w	r3, r3, #16
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d010      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d82:	4ba2      	ldr	r3, [pc, #648]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d88:	4aa0      	ldr	r2, [pc, #640]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d8e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002d92:	4b9e      	ldr	r3, [pc, #632]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d94:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d9c:	499b      	ldr	r1, [pc, #620]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00a      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002db0:	4b96      	ldr	r3, [pc, #600]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002db6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002dbe:	4993      	ldr	r1, [pc, #588]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00a      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002dd2:	4b8e      	ldr	r3, [pc, #568]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002de0:	498a      	ldr	r1, [pc, #552]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00a      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002df4:	4b85      	ldr	r3, [pc, #532]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dfa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e02:	4982      	ldr	r1, [pc, #520]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00a      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002e16:	4b7d      	ldr	r3, [pc, #500]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e1c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e24:	4979      	ldr	r1, [pc, #484]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00a      	beq.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e38:	4b74      	ldr	r3, [pc, #464]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e3e:	f023 0203 	bic.w	r2, r3, #3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e46:	4971      	ldr	r1, [pc, #452]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d00a      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e5a:	4b6c      	ldr	r3, [pc, #432]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e60:	f023 020c 	bic.w	r2, r3, #12
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e68:	4968      	ldr	r1, [pc, #416]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d00a      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e7c:	4b63      	ldr	r3, [pc, #396]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e82:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e8a:	4960      	ldr	r1, [pc, #384]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00a      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e9e:	4b5b      	ldr	r3, [pc, #364]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ea4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eac:	4957      	ldr	r1, [pc, #348]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d00a      	beq.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ec0:	4b52      	ldr	r3, [pc, #328]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ec6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ece:	494f      	ldr	r1, [pc, #316]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d00a      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002ee2:	4b4a      	ldr	r3, [pc, #296]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef0:	4946      	ldr	r1, [pc, #280]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00a      	beq.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002f04:	4b41      	ldr	r3, [pc, #260]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f0a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f12:	493e      	ldr	r1, [pc, #248]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00a      	beq.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002f26:	4b39      	ldr	r3, [pc, #228]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f2c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f34:	4935      	ldr	r1, [pc, #212]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d00a      	beq.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002f48:	4b30      	ldr	r3, [pc, #192]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f4e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f56:	492d      	ldr	r1, [pc, #180]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d011      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002f6a:	4b28      	ldr	r3, [pc, #160]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f70:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f78:	4924      	ldr	r1, [pc, #144]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f88:	d101      	bne.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0308 	and.w	r3, r3, #8
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00a      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002faa:	4b18      	ldr	r3, [pc, #96]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fb8:	4914      	ldr	r1, [pc, #80]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d00b      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fdc:	490b      	ldr	r1, [pc, #44]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00f      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002ff0:	4b06      	ldr	r3, [pc, #24]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003000:	4902      	ldr	r1, [pc, #8]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003002:	4313      	orrs	r3, r2
 8003004:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003008:	e002      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800300a:	bf00      	nop
 800300c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00b      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800301c:	4b8a      	ldr	r3, [pc, #552]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800301e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003022:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302c:	4986      	ldr	r1, [pc, #536]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00b      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003040:	4b81      	ldr	r3, [pc, #516]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003042:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003046:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003050:	497d      	ldr	r1, [pc, #500]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003052:	4313      	orrs	r3, r2
 8003054:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d006      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003066:	2b00      	cmp	r3, #0
 8003068:	f000 80d6 	beq.w	8003218 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800306c:	4b76      	ldr	r3, [pc, #472]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a75      	ldr	r2, [pc, #468]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003072:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003076:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003078:	f7fe fbf2 	bl	8001860 <HAL_GetTick>
 800307c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800307e:	e008      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003080:	f7fe fbee 	bl	8001860 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b64      	cmp	r3, #100	@ 0x64
 800308c:	d901      	bls.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e195      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003092:	4b6d      	ldr	r3, [pc, #436]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f0      	bne.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d021      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x572>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d11d      	bne.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80030b2:	4b65      	ldr	r3, [pc, #404]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030b8:	0c1b      	lsrs	r3, r3, #16
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80030c0:	4b61      	ldr	r3, [pc, #388]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030c6:	0e1b      	lsrs	r3, r3, #24
 80030c8:	f003 030f 	and.w	r3, r3, #15
 80030cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	019a      	lsls	r2, r3, #6
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	041b      	lsls	r3, r3, #16
 80030d8:	431a      	orrs	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	061b      	lsls	r3, r3, #24
 80030de:	431a      	orrs	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	071b      	lsls	r3, r3, #28
 80030e6:	4958      	ldr	r1, [pc, #352]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d004      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003102:	d00a      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800310c:	2b00      	cmp	r3, #0
 800310e:	d02e      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003114:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003118:	d129      	bne.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800311a:	4b4b      	ldr	r3, [pc, #300]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800311c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003120:	0c1b      	lsrs	r3, r3, #16
 8003122:	f003 0303 	and.w	r3, r3, #3
 8003126:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003128:	4b47      	ldr	r3, [pc, #284]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800312a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800312e:	0f1b      	lsrs	r3, r3, #28
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	019a      	lsls	r2, r3, #6
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	041b      	lsls	r3, r3, #16
 8003140:	431a      	orrs	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	061b      	lsls	r3, r3, #24
 8003148:	431a      	orrs	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	071b      	lsls	r3, r3, #28
 800314e:	493e      	ldr	r1, [pc, #248]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003150:	4313      	orrs	r3, r2
 8003152:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003156:	4b3c      	ldr	r3, [pc, #240]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003158:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800315c:	f023 021f 	bic.w	r2, r3, #31
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	3b01      	subs	r3, #1
 8003166:	4938      	ldr	r1, [pc, #224]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003168:	4313      	orrs	r3, r2
 800316a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d01d      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800317a:	4b33      	ldr	r3, [pc, #204]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800317c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003180:	0e1b      	lsrs	r3, r3, #24
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003188:	4b2f      	ldr	r3, [pc, #188]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800318a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800318e:	0f1b      	lsrs	r3, r3, #28
 8003190:	f003 0307 	and.w	r3, r3, #7
 8003194:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	019a      	lsls	r2, r3, #6
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	691b      	ldr	r3, [r3, #16]
 80031a0:	041b      	lsls	r3, r3, #16
 80031a2:	431a      	orrs	r2, r3
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	061b      	lsls	r3, r3, #24
 80031a8:	431a      	orrs	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	071b      	lsls	r3, r3, #28
 80031ae:	4926      	ldr	r1, [pc, #152]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d011      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	019a      	lsls	r2, r3, #6
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	691b      	ldr	r3, [r3, #16]
 80031cc:	041b      	lsls	r3, r3, #16
 80031ce:	431a      	orrs	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	061b      	lsls	r3, r3, #24
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	071b      	lsls	r3, r3, #28
 80031de:	491a      	ldr	r1, [pc, #104]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80031e6:	4b18      	ldr	r3, [pc, #96]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a17      	ldr	r2, [pc, #92]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80031f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031f2:	f7fe fb35 	bl	8001860 <HAL_GetTick>
 80031f6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80031f8:	e008      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80031fa:	f7fe fb31 	bl	8001860 <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	2b64      	cmp	r3, #100	@ 0x64
 8003206:	d901      	bls.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e0d8      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800320c:	4b0e      	ldr	r3, [pc, #56]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d0f0      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	2b01      	cmp	r3, #1
 800321c:	f040 80ce 	bne.w	80033bc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003220:	4b09      	ldr	r3, [pc, #36]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a08      	ldr	r2, [pc, #32]	@ (8003248 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003226:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800322a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800322c:	f7fe fb18 	bl	8001860 <HAL_GetTick>
 8003230:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003232:	e00b      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003234:	f7fe fb14 	bl	8001860 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b64      	cmp	r3, #100	@ 0x64
 8003240:	d904      	bls.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e0bb      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003246:	bf00      	nop
 8003248:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800324c:	4b5e      	ldr	r3, [pc, #376]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003254:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003258:	d0ec      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800326a:	2b00      	cmp	r3, #0
 800326c:	d009      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003276:	2b00      	cmp	r3, #0
 8003278:	d02e      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327e:	2b00      	cmp	r3, #0
 8003280:	d12a      	bne.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003282:	4b51      	ldr	r3, [pc, #324]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003288:	0c1b      	lsrs	r3, r3, #16
 800328a:	f003 0303 	and.w	r3, r3, #3
 800328e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003290:	4b4d      	ldr	r3, [pc, #308]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003296:	0f1b      	lsrs	r3, r3, #28
 8003298:	f003 0307 	and.w	r3, r3, #7
 800329c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	019a      	lsls	r2, r3, #6
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	041b      	lsls	r3, r3, #16
 80032a8:	431a      	orrs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	061b      	lsls	r3, r3, #24
 80032b0:	431a      	orrs	r2, r3
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	071b      	lsls	r3, r3, #28
 80032b6:	4944      	ldr	r1, [pc, #272]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80032be:	4b42      	ldr	r3, [pc, #264]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032c4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032cc:	3b01      	subs	r3, #1
 80032ce:	021b      	lsls	r3, r3, #8
 80032d0:	493d      	ldr	r1, [pc, #244]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d022      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032ec:	d11d      	bne.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80032ee:	4b36      	ldr	r3, [pc, #216]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f4:	0e1b      	lsrs	r3, r3, #24
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80032fc:	4b32      	ldr	r3, [pc, #200]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003302:	0f1b      	lsrs	r3, r3, #28
 8003304:	f003 0307 	and.w	r3, r3, #7
 8003308:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	019a      	lsls	r2, r3, #6
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	041b      	lsls	r3, r3, #16
 8003316:	431a      	orrs	r2, r3
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	061b      	lsls	r3, r3, #24
 800331c:	431a      	orrs	r2, r3
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	071b      	lsls	r3, r3, #28
 8003322:	4929      	ldr	r1, [pc, #164]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003324:	4313      	orrs	r3, r2
 8003326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0308 	and.w	r3, r3, #8
 8003332:	2b00      	cmp	r3, #0
 8003334:	d028      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003336:	4b24      	ldr	r3, [pc, #144]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333c:	0e1b      	lsrs	r3, r3, #24
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003344:	4b20      	ldr	r3, [pc, #128]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800334a:	0c1b      	lsrs	r3, r3, #16
 800334c:	f003 0303 	and.w	r3, r3, #3
 8003350:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	019a      	lsls	r2, r3, #6
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	041b      	lsls	r3, r3, #16
 800335c:	431a      	orrs	r2, r3
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	061b      	lsls	r3, r3, #24
 8003362:	431a      	orrs	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	69db      	ldr	r3, [r3, #28]
 8003368:	071b      	lsls	r3, r3, #28
 800336a:	4917      	ldr	r1, [pc, #92]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800336c:	4313      	orrs	r3, r2
 800336e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003372:	4b15      	ldr	r3, [pc, #84]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003378:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003380:	4911      	ldr	r1, [pc, #68]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003382:	4313      	orrs	r3, r2
 8003384:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003388:	4b0f      	ldr	r3, [pc, #60]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a0e      	ldr	r2, [pc, #56]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800338e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003392:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003394:	f7fe fa64 	bl	8001860 <HAL_GetTick>
 8003398:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800339a:	e008      	b.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800339c:	f7fe fa60 	bl	8001860 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b64      	cmp	r3, #100	@ 0x64
 80033a8:	d901      	bls.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e007      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80033ae:	4b06      	ldr	r3, [pc, #24]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80033b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033ba:	d1ef      	bne.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3720      	adds	r7, #32
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	40023800 	.word	0x40023800

080033cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e09d      	b.n	800351a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d108      	bne.n	80033f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033ee:	d009      	beq.n	8003404 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	61da      	str	r2, [r3, #28]
 80033f6:	e005      	b.n	8003404 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d106      	bne.n	8003424 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7fd ffbe 	bl	80013a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2202      	movs	r2, #2
 8003428:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800343a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003444:	d902      	bls.n	800344c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003446:	2300      	movs	r3, #0
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	e002      	b.n	8003452 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800344c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003450:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800345a:	d007      	beq.n	800346c <HAL_SPI_Init+0xa0>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003464:	d002      	beq.n	800346c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800347c:	431a      	orrs	r2, r3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	431a      	orrs	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	f003 0301 	and.w	r3, r3, #1
 8003490:	431a      	orrs	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800349a:	431a      	orrs	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	69db      	ldr	r3, [r3, #28]
 80034a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034a4:	431a      	orrs	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ae:	ea42 0103 	orr.w	r1, r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	0c1b      	lsrs	r3, r3, #16
 80034c8:	f003 0204 	and.w	r2, r3, #4
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d0:	f003 0310 	and.w	r3, r3, #16
 80034d4:	431a      	orrs	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034da:	f003 0308 	and.w	r3, r3, #8
 80034de:	431a      	orrs	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80034e8:	ea42 0103 	orr.w	r1, r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	69da      	ldr	r2, [r3, #28]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003508:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b088      	sub	sp, #32
 8003526:	af00      	add	r7, sp, #0
 8003528:	60f8      	str	r0, [r7, #12]
 800352a:	60b9      	str	r1, [r7, #8]
 800352c:	603b      	str	r3, [r7, #0]
 800352e:	4613      	mov	r3, r2
 8003530:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003532:	2300      	movs	r3, #0
 8003534:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800353c:	2b01      	cmp	r3, #1
 800353e:	d101      	bne.n	8003544 <HAL_SPI_Transmit+0x22>
 8003540:	2302      	movs	r3, #2
 8003542:	e158      	b.n	80037f6 <HAL_SPI_Transmit+0x2d4>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800354c:	f7fe f988 	bl	8001860 <HAL_GetTick>
 8003550:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003552:	88fb      	ldrh	r3, [r7, #6]
 8003554:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b01      	cmp	r3, #1
 8003560:	d002      	beq.n	8003568 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003562:	2302      	movs	r3, #2
 8003564:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003566:	e13d      	b.n	80037e4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d002      	beq.n	8003574 <HAL_SPI_Transmit+0x52>
 800356e:	88fb      	ldrh	r3, [r7, #6]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d102      	bne.n	800357a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003578:	e134      	b.n	80037e4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2203      	movs	r2, #3
 800357e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	88fa      	ldrh	r2, [r7, #6]
 8003592:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	88fa      	ldrh	r2, [r7, #6]
 8003598:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2200      	movs	r2, #0
 80035ba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035c4:	d10f      	bne.n	80035e6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80035d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80035e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035f0:	2b40      	cmp	r3, #64	@ 0x40
 80035f2:	d007      	beq.n	8003604 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003602:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800360c:	d94b      	bls.n	80036a6 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d002      	beq.n	800361c <HAL_SPI_Transmit+0xfa>
 8003616:	8afb      	ldrh	r3, [r7, #22]
 8003618:	2b01      	cmp	r3, #1
 800361a:	d13e      	bne.n	800369a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003620:	881a      	ldrh	r2, [r3, #0]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800362c:	1c9a      	adds	r2, r3, #2
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003636:	b29b      	uxth	r3, r3
 8003638:	3b01      	subs	r3, #1
 800363a:	b29a      	uxth	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003640:	e02b      	b.n	800369a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b02      	cmp	r3, #2
 800364e:	d112      	bne.n	8003676 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003654:	881a      	ldrh	r2, [r3, #0]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003660:	1c9a      	adds	r2, r3, #2
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800366a:	b29b      	uxth	r3, r3
 800366c:	3b01      	subs	r3, #1
 800366e:	b29a      	uxth	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003674:	e011      	b.n	800369a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003676:	f7fe f8f3 	bl	8001860 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	683a      	ldr	r2, [r7, #0]
 8003682:	429a      	cmp	r2, r3
 8003684:	d803      	bhi.n	800368e <HAL_SPI_Transmit+0x16c>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800368c:	d102      	bne.n	8003694 <HAL_SPI_Transmit+0x172>
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d102      	bne.n	800369a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003698:	e0a4      	b.n	80037e4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800369e:	b29b      	uxth	r3, r3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1ce      	bne.n	8003642 <HAL_SPI_Transmit+0x120>
 80036a4:	e07c      	b.n	80037a0 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <HAL_SPI_Transmit+0x192>
 80036ae:	8afb      	ldrh	r3, [r7, #22]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d170      	bne.n	8003796 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d912      	bls.n	80036e4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c2:	881a      	ldrh	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ce:	1c9a      	adds	r2, r3, #2
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036d8:	b29b      	uxth	r3, r3
 80036da:	3b02      	subs	r3, #2
 80036dc:	b29a      	uxth	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80036e2:	e058      	b.n	8003796 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	330c      	adds	r3, #12
 80036ee:	7812      	ldrb	r2, [r2, #0]
 80036f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f6:	1c5a      	adds	r2, r3, #1
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003700:	b29b      	uxth	r3, r3
 8003702:	3b01      	subs	r3, #1
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800370a:	e044      	b.n	8003796 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b02      	cmp	r3, #2
 8003718:	d12b      	bne.n	8003772 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800371e:	b29b      	uxth	r3, r3
 8003720:	2b01      	cmp	r3, #1
 8003722:	d912      	bls.n	800374a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003728:	881a      	ldrh	r2, [r3, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003734:	1c9a      	adds	r2, r3, #2
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800373e:	b29b      	uxth	r3, r3
 8003740:	3b02      	subs	r3, #2
 8003742:	b29a      	uxth	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003748:	e025      	b.n	8003796 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	330c      	adds	r3, #12
 8003754:	7812      	ldrb	r2, [r2, #0]
 8003756:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003766:	b29b      	uxth	r3, r3
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003770:	e011      	b.n	8003796 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003772:	f7fe f875 	bl	8001860 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	429a      	cmp	r2, r3
 8003780:	d803      	bhi.n	800378a <HAL_SPI_Transmit+0x268>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003788:	d102      	bne.n	8003790 <HAL_SPI_Transmit+0x26e>
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d102      	bne.n	8003796 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003794:	e026      	b.n	80037e4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800379a:	b29b      	uxth	r3, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1b5      	bne.n	800370c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	6839      	ldr	r1, [r7, #0]
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f000 fd07 	bl	80041b8 <SPI_EndRxTxTransaction>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2220      	movs	r2, #32
 80037b4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d10a      	bne.n	80037d4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037be:	2300      	movs	r3, #0
 80037c0:	613b      	str	r3, [r7, #16]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	613b      	str	r3, [r7, #16]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	77fb      	strb	r3, [r7, #31]
 80037e0:	e000      	b.n	80037e4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80037e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80037f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3720      	adds	r7, #32
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b088      	sub	sp, #32
 8003802:	af02      	add	r7, sp, #8
 8003804:	60f8      	str	r0, [r7, #12]
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	603b      	str	r3, [r7, #0]
 800380a:	4613      	mov	r3, r2
 800380c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800380e:	2300      	movs	r3, #0
 8003810:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800381a:	d112      	bne.n	8003842 <HAL_SPI_Receive+0x44>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d10e      	bne.n	8003842 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2204      	movs	r2, #4
 8003828:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800382c:	88fa      	ldrh	r2, [r7, #6]
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	4613      	mov	r3, r2
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	68b9      	ldr	r1, [r7, #8]
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 f910 	bl	8003a5e <HAL_SPI_TransmitReceive>
 800383e:	4603      	mov	r3, r0
 8003840:	e109      	b.n	8003a56 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_SPI_Receive+0x52>
 800384c:	2302      	movs	r3, #2
 800384e:	e102      	b.n	8003a56 <HAL_SPI_Receive+0x258>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003858:	f7fe f802 	bl	8001860 <HAL_GetTick>
 800385c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b01      	cmp	r3, #1
 8003868:	d002      	beq.n	8003870 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800386a:	2302      	movs	r3, #2
 800386c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800386e:	e0e9      	b.n	8003a44 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d002      	beq.n	800387c <HAL_SPI_Receive+0x7e>
 8003876:	88fb      	ldrh	r3, [r7, #6]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d102      	bne.n	8003882 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003880:	e0e0      	b.n	8003a44 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2204      	movs	r2, #4
 8003886:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	88fa      	ldrh	r2, [r7, #6]
 800389a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	88fa      	ldrh	r2, [r7, #6]
 80038a2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038cc:	d908      	bls.n	80038e0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038dc:	605a      	str	r2, [r3, #4]
 80038de:	e007      	b.n	80038f0 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	685a      	ldr	r2, [r3, #4]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80038ee:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038f8:	d10f      	bne.n	800391a <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003908:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003918:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003924:	2b40      	cmp	r3, #64	@ 0x40
 8003926:	d007      	beq.n	8003938 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003936:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003940:	d867      	bhi.n	8003a12 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003942:	e030      	b.n	80039a6 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b01      	cmp	r3, #1
 8003950:	d117      	bne.n	8003982 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f103 020c 	add.w	r2, r3, #12
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	7812      	ldrb	r2, [r2, #0]
 8003960:	b2d2      	uxtb	r2, r2
 8003962:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003968:	1c5a      	adds	r2, r3, #1
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003974:	b29b      	uxth	r3, r3
 8003976:	3b01      	subs	r3, #1
 8003978:	b29a      	uxth	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003980:	e011      	b.n	80039a6 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003982:	f7fd ff6d 	bl	8001860 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	683a      	ldr	r2, [r7, #0]
 800398e:	429a      	cmp	r2, r3
 8003990:	d803      	bhi.n	800399a <HAL_SPI_Receive+0x19c>
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003998:	d102      	bne.n	80039a0 <HAL_SPI_Receive+0x1a2>
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d102      	bne.n	80039a6 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80039a4:	e04e      	b.n	8003a44 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1c8      	bne.n	8003944 <HAL_SPI_Receive+0x146>
 80039b2:	e034      	b.n	8003a1e <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d115      	bne.n	80039ee <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	68da      	ldr	r2, [r3, #12]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039cc:	b292      	uxth	r2, r2
 80039ce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d4:	1c9a      	adds	r2, r3, #2
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	3b01      	subs	r3, #1
 80039e4:	b29a      	uxth	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80039ec:	e011      	b.n	8003a12 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039ee:	f7fd ff37 	bl	8001860 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d803      	bhi.n	8003a06 <HAL_SPI_Receive+0x208>
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a04:	d102      	bne.n	8003a0c <HAL_SPI_Receive+0x20e>
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d102      	bne.n	8003a12 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003a10:	e018      	b.n	8003a44 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1ca      	bne.n	80039b4 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	6839      	ldr	r1, [r7, #0]
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 fb4c 	bl	80040c0 <SPI_EndRxTransaction>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d002      	beq.n	8003a34 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2220      	movs	r2, #32
 8003a32:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d002      	beq.n	8003a42 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	75fb      	strb	r3, [r7, #23]
 8003a40:	e000      	b.n	8003a44 <HAL_SPI_Receive+0x246>
  }

error :
 8003a42:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003a54:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3718      	adds	r7, #24
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b08a      	sub	sp, #40	@ 0x28
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	60f8      	str	r0, [r7, #12]
 8003a66:	60b9      	str	r1, [r7, #8]
 8003a68:	607a      	str	r2, [r7, #4]
 8003a6a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003a70:	2300      	movs	r3, #0
 8003a72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d101      	bne.n	8003a84 <HAL_SPI_TransmitReceive+0x26>
 8003a80:	2302      	movs	r3, #2
 8003a82:	e1fb      	b.n	8003e7c <HAL_SPI_TransmitReceive+0x41e>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a8c:	f7fd fee8 	bl	8001860 <HAL_GetTick>
 8003a90:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a98:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003aa0:	887b      	ldrh	r3, [r7, #2]
 8003aa2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003aa4:	887b      	ldrh	r3, [r7, #2]
 8003aa6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003aa8:	7efb      	ldrb	r3, [r7, #27]
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d00e      	beq.n	8003acc <HAL_SPI_TransmitReceive+0x6e>
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ab4:	d106      	bne.n	8003ac4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d102      	bne.n	8003ac4 <HAL_SPI_TransmitReceive+0x66>
 8003abe:	7efb      	ldrb	r3, [r7, #27]
 8003ac0:	2b04      	cmp	r3, #4
 8003ac2:	d003      	beq.n	8003acc <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003aca:	e1cd      	b.n	8003e68 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <HAL_SPI_TransmitReceive+0x80>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d002      	beq.n	8003ade <HAL_SPI_TransmitReceive+0x80>
 8003ad8:	887b      	ldrh	r3, [r7, #2]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d103      	bne.n	8003ae6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003ae4:	e1c0      	b.n	8003e68 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	d003      	beq.n	8003afa <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2205      	movs	r2, #5
 8003af6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	887a      	ldrh	r2, [r7, #2]
 8003b0a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	887a      	ldrh	r2, [r7, #2]
 8003b12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	68ba      	ldr	r2, [r7, #8]
 8003b1a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	887a      	ldrh	r2, [r7, #2]
 8003b20:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	887a      	ldrh	r2, [r7, #2]
 8003b26:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b3c:	d802      	bhi.n	8003b44 <HAL_SPI_TransmitReceive+0xe6>
 8003b3e:	8a3b      	ldrh	r3, [r7, #16]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d908      	bls.n	8003b56 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b52:	605a      	str	r2, [r3, #4]
 8003b54:	e007      	b.n	8003b66 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b64:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b70:	2b40      	cmp	r3, #64	@ 0x40
 8003b72:	d007      	beq.n	8003b84 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b8c:	d97c      	bls.n	8003c88 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <HAL_SPI_TransmitReceive+0x13e>
 8003b96:	8a7b      	ldrh	r3, [r7, #18]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d169      	bne.n	8003c70 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba0:	881a      	ldrh	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bac:	1c9a      	adds	r2, r3, #2
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bc0:	e056      	b.n	8003c70 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d11b      	bne.n	8003c08 <HAL_SPI_TransmitReceive+0x1aa>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d016      	beq.n	8003c08 <HAL_SPI_TransmitReceive+0x1aa>
 8003bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d113      	bne.n	8003c08 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003be4:	881a      	ldrh	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf0:	1c9a      	adds	r2, r3, #2
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c04:	2300      	movs	r3, #0
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d11c      	bne.n	8003c50 <HAL_SPI_TransmitReceive+0x1f2>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d016      	beq.n	8003c50 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68da      	ldr	r2, [r3, #12]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2c:	b292      	uxth	r2, r2
 8003c2e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c34:	1c9a      	adds	r2, r3, #2
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	3b01      	subs	r3, #1
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003c50:	f7fd fe06 	bl	8001860 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d807      	bhi.n	8003c70 <HAL_SPI_TransmitReceive+0x212>
 8003c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c66:	d003      	beq.n	8003c70 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 8003c6e:	e0fb      	b.n	8003e68 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1a3      	bne.n	8003bc2 <HAL_SPI_TransmitReceive+0x164>
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d19d      	bne.n	8003bc2 <HAL_SPI_TransmitReceive+0x164>
 8003c86:	e0df      	b.n	8003e48 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d003      	beq.n	8003c98 <HAL_SPI_TransmitReceive+0x23a>
 8003c90:	8a7b      	ldrh	r3, [r7, #18]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	f040 80cb 	bne.w	8003e2e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d912      	bls.n	8003cc8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca6:	881a      	ldrh	r2, [r3, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb2:	1c9a      	adds	r2, r3, #2
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	3b02      	subs	r3, #2
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cc6:	e0b2      	b.n	8003e2e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	330c      	adds	r3, #12
 8003cd2:	7812      	ldrb	r2, [r2, #0]
 8003cd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cda:	1c5a      	adds	r2, r3, #1
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cee:	e09e      	b.n	8003e2e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d134      	bne.n	8003d68 <HAL_SPI_TransmitReceive+0x30a>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d02f      	beq.n	8003d68 <HAL_SPI_TransmitReceive+0x30a>
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d12c      	bne.n	8003d68 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d912      	bls.n	8003d3e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d1c:	881a      	ldrh	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d28:	1c9a      	adds	r2, r3, #2
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	3b02      	subs	r3, #2
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d3c:	e012      	b.n	8003d64 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	330c      	adds	r3, #12
 8003d48:	7812      	ldrb	r2, [r2, #0]
 8003d4a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d50:	1c5a      	adds	r2, r3, #1
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	b29a      	uxth	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d64:	2300      	movs	r3, #0
 8003d66:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d148      	bne.n	8003e08 <HAL_SPI_TransmitReceive+0x3aa>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d042      	beq.n	8003e08 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d923      	bls.n	8003dd6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	68da      	ldr	r2, [r3, #12]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	b292      	uxth	r2, r2
 8003d9a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da0:	1c9a      	adds	r2, r3, #2
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	3b02      	subs	r3, #2
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d81f      	bhi.n	8003e04 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	685a      	ldr	r2, [r3, #4]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003dd2:	605a      	str	r2, [r3, #4]
 8003dd4:	e016      	b.n	8003e04 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f103 020c 	add.w	r2, r3, #12
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de2:	7812      	ldrb	r2, [r2, #0]
 8003de4:	b2d2      	uxtb	r2, r2
 8003de6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dec:	1c5a      	adds	r2, r3, #1
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e04:	2301      	movs	r3, #1
 8003e06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003e08:	f7fd fd2a 	bl	8001860 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d803      	bhi.n	8003e20 <HAL_SPI_TransmitReceive+0x3c2>
 8003e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1e:	d102      	bne.n	8003e26 <HAL_SPI_TransmitReceive+0x3c8>
 8003e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d103      	bne.n	8003e2e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 8003e2c:	e01c      	b.n	8003e68 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f47f af5b 	bne.w	8003cf0 <HAL_SPI_TransmitReceive+0x292>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f47f af54 	bne.w	8003cf0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e48:	69fa      	ldr	r2, [r7, #28]
 8003e4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f000 f9b3 	bl	80041b8 <SPI_EndRxTxTransaction>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d006      	beq.n	8003e66 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2220      	movs	r2, #32
 8003e62:	661a      	str	r2, [r3, #96]	@ 0x60
 8003e64:	e000      	b.n	8003e68 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003e66:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003e78:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3728      	adds	r7, #40	@ 0x28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b088      	sub	sp, #32
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	603b      	str	r3, [r7, #0]
 8003e90:	4613      	mov	r3, r2
 8003e92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e94:	f7fd fce4 	bl	8001860 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ea4:	f7fd fcdc 	bl	8001860 <HAL_GetTick>
 8003ea8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003eaa:	4b39      	ldr	r3, [pc, #228]	@ (8003f90 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	015b      	lsls	r3, r3, #5
 8003eb0:	0d1b      	lsrs	r3, r3, #20
 8003eb2:	69fa      	ldr	r2, [r7, #28]
 8003eb4:	fb02 f303 	mul.w	r3, r2, r3
 8003eb8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003eba:	e054      	b.n	8003f66 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec2:	d050      	beq.n	8003f66 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ec4:	f7fd fccc 	bl	8001860 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	69fa      	ldr	r2, [r7, #28]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d902      	bls.n	8003eda <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d13d      	bne.n	8003f56 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	685a      	ldr	r2, [r3, #4]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ee8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ef2:	d111      	bne.n	8003f18 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003efc:	d004      	beq.n	8003f08 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f06:	d107      	bne.n	8003f18 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f20:	d10f      	bne.n	8003f42 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f30:	601a      	str	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e017      	b.n	8003f86 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d101      	bne.n	8003f60 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	68ba      	ldr	r2, [r7, #8]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	bf0c      	ite	eq
 8003f76:	2301      	moveq	r3, #1
 8003f78:	2300      	movne	r3, #0
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d19b      	bne.n	8003ebc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3720      	adds	r7, #32
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	2000000c 	.word	0x2000000c

08003f94 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b08a      	sub	sp, #40	@ 0x28
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
 8003fa0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003fa6:	f7fd fc5b 	bl	8001860 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fae:	1a9b      	subs	r3, r3, r2
 8003fb0:	683a      	ldr	r2, [r7, #0]
 8003fb2:	4413      	add	r3, r2
 8003fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003fb6:	f7fd fc53 	bl	8001860 <HAL_GetTick>
 8003fba:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	330c      	adds	r3, #12
 8003fc2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003fc4:	4b3d      	ldr	r3, [pc, #244]	@ (80040bc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	4413      	add	r3, r2
 8003fce:	00da      	lsls	r2, r3, #3
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	0d1b      	lsrs	r3, r3, #20
 8003fd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fd6:	fb02 f303 	mul.w	r3, r2, r3
 8003fda:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003fdc:	e060      	b.n	80040a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003fe4:	d107      	bne.n	8003ff6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d104      	bne.n	8003ff6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ff4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffc:	d050      	beq.n	80040a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ffe:	f7fd fc2f 	bl	8001860 <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	6a3b      	ldr	r3, [r7, #32]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800400a:	429a      	cmp	r2, r3
 800400c:	d902      	bls.n	8004014 <SPI_WaitFifoStateUntilTimeout+0x80>
 800400e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004010:	2b00      	cmp	r3, #0
 8004012:	d13d      	bne.n	8004090 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004022:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800402c:	d111      	bne.n	8004052 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004036:	d004      	beq.n	8004042 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004040:	d107      	bne.n	8004052 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004050:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800405a:	d10f      	bne.n	800407c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800407a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e010      	b.n	80040b2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004096:	2300      	movs	r3, #0
 8004098:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	3b01      	subs	r3, #1
 800409e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	689a      	ldr	r2, [r3, #8]
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	4013      	ands	r3, r2
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d196      	bne.n	8003fde <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3728      	adds	r7, #40	@ 0x28
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	2000000c 	.word	0x2000000c

080040c0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b088      	sub	sp, #32
 80040c4:	af02      	add	r7, sp, #8
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040d4:	d111      	bne.n	80040fa <SPI_EndRxTransaction+0x3a>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040de:	d004      	beq.n	80040ea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040e8:	d107      	bne.n	80040fa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040f8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004102:	d112      	bne.n	800412a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	2200      	movs	r2, #0
 800410c:	2180      	movs	r1, #128	@ 0x80
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f7ff feb8 	bl	8003e84 <SPI_WaitFlagStateUntilTimeout>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d021      	beq.n	800415e <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800411e:	f043 0220 	orr.w	r2, r3, #32
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e03d      	b.n	80041a6 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800412a:	4b21      	ldr	r3, [pc, #132]	@ (80041b0 <SPI_EndRxTransaction+0xf0>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a21      	ldr	r2, [pc, #132]	@ (80041b4 <SPI_EndRxTransaction+0xf4>)
 8004130:	fba2 2303 	umull	r2, r3, r2, r3
 8004134:	0d5b      	lsrs	r3, r3, #21
 8004136:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800413a:	fb02 f303 	mul.w	r3, r2, r3
 800413e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00a      	beq.n	800415c <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	3b01      	subs	r3, #1
 800414a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004156:	2b80      	cmp	r3, #128	@ 0x80
 8004158:	d0f2      	beq.n	8004140 <SPI_EndRxTransaction+0x80>
 800415a:	e000      	b.n	800415e <SPI_EndRxTransaction+0x9e>
        break;
 800415c:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004166:	d11d      	bne.n	80041a4 <SPI_EndRxTransaction+0xe4>
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004170:	d004      	beq.n	800417c <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800417a:	d113      	bne.n	80041a4 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	9300      	str	r3, [sp, #0]
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2200      	movs	r2, #0
 8004184:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004188:	68f8      	ldr	r0, [r7, #12]
 800418a:	f7ff ff03 	bl	8003f94 <SPI_WaitFifoStateUntilTimeout>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d007      	beq.n	80041a4 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004198:	f043 0220 	orr.w	r2, r3, #32
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e000      	b.n	80041a6 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	2000000c 	.word	0x2000000c
 80041b4:	165e9f81 	.word	0x165e9f81

080041b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b088      	sub	sp, #32
 80041bc:	af02      	add	r7, sp, #8
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	9300      	str	r3, [sp, #0]
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f7ff fedf 	bl	8003f94 <SPI_WaitFifoStateUntilTimeout>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d007      	beq.n	80041ec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041e0:	f043 0220 	orr.w	r2, r3, #32
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e046      	b.n	800427a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041ec:	4b25      	ldr	r3, [pc, #148]	@ (8004284 <SPI_EndRxTxTransaction+0xcc>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a25      	ldr	r2, [pc, #148]	@ (8004288 <SPI_EndRxTxTransaction+0xd0>)
 80041f2:	fba2 2303 	umull	r2, r3, r2, r3
 80041f6:	0d5b      	lsrs	r3, r3, #21
 80041f8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80041fc:	fb02 f303 	mul.w	r3, r2, r3
 8004200:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800420a:	d112      	bne.n	8004232 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	9300      	str	r3, [sp, #0]
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	2200      	movs	r2, #0
 8004214:	2180      	movs	r1, #128	@ 0x80
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f7ff fe34 	bl	8003e84 <SPI_WaitFlagStateUntilTimeout>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d016      	beq.n	8004250 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004226:	f043 0220 	orr.w	r2, r3, #32
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e023      	b.n	800427a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d00a      	beq.n	800424e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	3b01      	subs	r3, #1
 800423c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004248:	2b80      	cmp	r3, #128	@ 0x80
 800424a:	d0f2      	beq.n	8004232 <SPI_EndRxTxTransaction+0x7a>
 800424c:	e000      	b.n	8004250 <SPI_EndRxTxTransaction+0x98>
        break;
 800424e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	9300      	str	r3, [sp, #0]
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	2200      	movs	r2, #0
 8004258:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f7ff fe99 	bl	8003f94 <SPI_WaitFifoStateUntilTimeout>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d007      	beq.n	8004278 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800426c:	f043 0220 	orr.w	r2, r3, #32
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e000      	b.n	800427a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	2000000c 	.word	0x2000000c
 8004288:	165e9f81 	.word	0x165e9f81

0800428c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d101      	bne.n	800429e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e049      	b.n	8004332 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d106      	bne.n	80042b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 f841 	bl	800433a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2202      	movs	r2, #2
 80042bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	3304      	adds	r3, #4
 80042c8:	4619      	mov	r1, r3
 80042ca:	4610      	mov	r0, r2
 80042cc:	f000 fa00 	bl	80046d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800433a:	b480      	push	{r7}
 800433c:	b083      	sub	sp, #12
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004342:	bf00      	nop
 8004344:	370c      	adds	r7, #12
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
	...

08004350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b01      	cmp	r3, #1
 8004362:	d001      	beq.n	8004368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e054      	b.n	8004412 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68da      	ldr	r2, [r3, #12]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0201 	orr.w	r2, r2, #1
 800437e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a26      	ldr	r2, [pc, #152]	@ (8004420 <HAL_TIM_Base_Start_IT+0xd0>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d022      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004392:	d01d      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a22      	ldr	r2, [pc, #136]	@ (8004424 <HAL_TIM_Base_Start_IT+0xd4>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d018      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a21      	ldr	r2, [pc, #132]	@ (8004428 <HAL_TIM_Base_Start_IT+0xd8>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d013      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a1f      	ldr	r2, [pc, #124]	@ (800442c <HAL_TIM_Base_Start_IT+0xdc>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d00e      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a1e      	ldr	r2, [pc, #120]	@ (8004430 <HAL_TIM_Base_Start_IT+0xe0>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d009      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004434 <HAL_TIM_Base_Start_IT+0xe4>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d004      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a1b      	ldr	r2, [pc, #108]	@ (8004438 <HAL_TIM_Base_Start_IT+0xe8>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d115      	bne.n	80043fc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	4b19      	ldr	r3, [pc, #100]	@ (800443c <HAL_TIM_Base_Start_IT+0xec>)
 80043d8:	4013      	ands	r3, r2
 80043da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2b06      	cmp	r3, #6
 80043e0:	d015      	beq.n	800440e <HAL_TIM_Base_Start_IT+0xbe>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043e8:	d011      	beq.n	800440e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f042 0201 	orr.w	r2, r2, #1
 80043f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043fa:	e008      	b.n	800440e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f042 0201 	orr.w	r2, r2, #1
 800440a:	601a      	str	r2, [r3, #0]
 800440c:	e000      	b.n	8004410 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800440e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3714      	adds	r7, #20
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	40010000 	.word	0x40010000
 8004424:	40000400 	.word	0x40000400
 8004428:	40000800 	.word	0x40000800
 800442c:	40000c00 	.word	0x40000c00
 8004430:	40010400 	.word	0x40010400
 8004434:	40014000 	.word	0x40014000
 8004438:	40001800 	.word	0x40001800
 800443c:	00010007 	.word	0x00010007

08004440 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b02      	cmp	r3, #2
 8004454:	d122      	bne.n	800449c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b02      	cmp	r3, #2
 8004462:	d11b      	bne.n	800449c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f06f 0202 	mvn.w	r2, #2
 800446c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	f003 0303 	and.w	r3, r3, #3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f905 	bl	8004692 <HAL_TIM_IC_CaptureCallback>
 8004488:	e005      	b.n	8004496 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f8f7 	bl	800467e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 f908 	bl	80046a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	f003 0304 	and.w	r3, r3, #4
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d122      	bne.n	80044f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	2b04      	cmp	r3, #4
 80044b6:	d11b      	bne.n	80044f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f06f 0204 	mvn.w	r2, #4
 80044c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2202      	movs	r2, #2
 80044c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f8db 	bl	8004692 <HAL_TIM_IC_CaptureCallback>
 80044dc:	e005      	b.n	80044ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 f8cd 	bl	800467e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f8de 	bl	80046a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f003 0308 	and.w	r3, r3, #8
 80044fa:	2b08      	cmp	r3, #8
 80044fc:	d122      	bne.n	8004544 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	f003 0308 	and.w	r3, r3, #8
 8004508:	2b08      	cmp	r3, #8
 800450a:	d11b      	bne.n	8004544 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f06f 0208 	mvn.w	r2, #8
 8004514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2204      	movs	r2, #4
 800451a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	f003 0303 	and.w	r3, r3, #3
 8004526:	2b00      	cmp	r3, #0
 8004528:	d003      	beq.n	8004532 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f8b1 	bl	8004692 <HAL_TIM_IC_CaptureCallback>
 8004530:	e005      	b.n	800453e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f8a3 	bl	800467e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 f8b4 	bl	80046a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	f003 0310 	and.w	r3, r3, #16
 800454e:	2b10      	cmp	r3, #16
 8004550:	d122      	bne.n	8004598 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	f003 0310 	and.w	r3, r3, #16
 800455c:	2b10      	cmp	r3, #16
 800455e:	d11b      	bne.n	8004598 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f06f 0210 	mvn.w	r2, #16
 8004568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2208      	movs	r2, #8
 800456e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800457a:	2b00      	cmp	r3, #0
 800457c:	d003      	beq.n	8004586 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 f887 	bl	8004692 <HAL_TIM_IC_CaptureCallback>
 8004584:	e005      	b.n	8004592 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 f879 	bl	800467e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f88a 	bl	80046a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d10e      	bne.n	80045c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d107      	bne.n	80045c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f06f 0201 	mvn.w	r2, #1
 80045bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7fc fe8c 	bl	80012dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ce:	2b80      	cmp	r3, #128	@ 0x80
 80045d0:	d10e      	bne.n	80045f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045dc:	2b80      	cmp	r3, #128	@ 0x80
 80045de:	d107      	bne.n	80045f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 f91a 	bl	8004824 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	691b      	ldr	r3, [r3, #16]
 80045f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045fe:	d10e      	bne.n	800461e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800460a:	2b80      	cmp	r3, #128	@ 0x80
 800460c:	d107      	bne.n	800461e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f90d 	bl	8004838 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004628:	2b40      	cmp	r3, #64	@ 0x40
 800462a:	d10e      	bne.n	800464a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004636:	2b40      	cmp	r3, #64	@ 0x40
 8004638:	d107      	bne.n	800464a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004642:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 f838 	bl	80046ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	f003 0320 	and.w	r3, r3, #32
 8004654:	2b20      	cmp	r3, #32
 8004656:	d10e      	bne.n	8004676 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	f003 0320 	and.w	r3, r3, #32
 8004662:	2b20      	cmp	r3, #32
 8004664:	d107      	bne.n	8004676 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f06f 0220 	mvn.w	r2, #32
 800466e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 f8cd 	bl	8004810 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004676:	bf00      	nop
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004692:	b480      	push	{r7}
 8004694:	b083      	sub	sp, #12
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr

080046a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046a6:	b480      	push	{r7}
 80046a8:	b083      	sub	sp, #12
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046ae:	bf00      	nop
 80046b0:	370c      	adds	r7, #12
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr

080046ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046ba:	b480      	push	{r7}
 80046bc:	b083      	sub	sp, #12
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046c2:	bf00      	nop
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
	...

080046d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b085      	sub	sp, #20
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a40      	ldr	r2, [pc, #256]	@ (80047e4 <TIM_Base_SetConfig+0x114>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d013      	beq.n	8004710 <TIM_Base_SetConfig+0x40>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046ee:	d00f      	beq.n	8004710 <TIM_Base_SetConfig+0x40>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a3d      	ldr	r2, [pc, #244]	@ (80047e8 <TIM_Base_SetConfig+0x118>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d00b      	beq.n	8004710 <TIM_Base_SetConfig+0x40>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a3c      	ldr	r2, [pc, #240]	@ (80047ec <TIM_Base_SetConfig+0x11c>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d007      	beq.n	8004710 <TIM_Base_SetConfig+0x40>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a3b      	ldr	r2, [pc, #236]	@ (80047f0 <TIM_Base_SetConfig+0x120>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d003      	beq.n	8004710 <TIM_Base_SetConfig+0x40>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a3a      	ldr	r2, [pc, #232]	@ (80047f4 <TIM_Base_SetConfig+0x124>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d108      	bne.n	8004722 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004716:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	4313      	orrs	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a2f      	ldr	r2, [pc, #188]	@ (80047e4 <TIM_Base_SetConfig+0x114>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d02b      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004730:	d027      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a2c      	ldr	r2, [pc, #176]	@ (80047e8 <TIM_Base_SetConfig+0x118>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d023      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a2b      	ldr	r2, [pc, #172]	@ (80047ec <TIM_Base_SetConfig+0x11c>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d01f      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a2a      	ldr	r2, [pc, #168]	@ (80047f0 <TIM_Base_SetConfig+0x120>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d01b      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a29      	ldr	r2, [pc, #164]	@ (80047f4 <TIM_Base_SetConfig+0x124>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d017      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a28      	ldr	r2, [pc, #160]	@ (80047f8 <TIM_Base_SetConfig+0x128>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d013      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a27      	ldr	r2, [pc, #156]	@ (80047fc <TIM_Base_SetConfig+0x12c>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d00f      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a26      	ldr	r2, [pc, #152]	@ (8004800 <TIM_Base_SetConfig+0x130>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d00b      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a25      	ldr	r2, [pc, #148]	@ (8004804 <TIM_Base_SetConfig+0x134>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d007      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a24      	ldr	r2, [pc, #144]	@ (8004808 <TIM_Base_SetConfig+0x138>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d003      	beq.n	8004782 <TIM_Base_SetConfig+0xb2>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a23      	ldr	r2, [pc, #140]	@ (800480c <TIM_Base_SetConfig+0x13c>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d108      	bne.n	8004794 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004788:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	4313      	orrs	r3, r2
 8004792:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	4313      	orrs	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	689a      	ldr	r2, [r3, #8]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a0a      	ldr	r2, [pc, #40]	@ (80047e4 <TIM_Base_SetConfig+0x114>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d003      	beq.n	80047c8 <TIM_Base_SetConfig+0xf8>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a0c      	ldr	r2, [pc, #48]	@ (80047f4 <TIM_Base_SetConfig+0x124>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d103      	bne.n	80047d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	691a      	ldr	r2, [r3, #16]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	615a      	str	r2, [r3, #20]
}
 80047d6:	bf00      	nop
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	40010000 	.word	0x40010000
 80047e8:	40000400 	.word	0x40000400
 80047ec:	40000800 	.word	0x40000800
 80047f0:	40000c00 	.word	0x40000c00
 80047f4:	40010400 	.word	0x40010400
 80047f8:	40014000 	.word	0x40014000
 80047fc:	40014400 	.word	0x40014400
 8004800:	40014800 	.word	0x40014800
 8004804:	40001800 	.word	0x40001800
 8004808:	40001c00 	.word	0x40001c00
 800480c:	40002000 	.word	0x40002000

08004810 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e040      	b.n	80048e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004862:	2b00      	cmp	r3, #0
 8004864:	d106      	bne.n	8004874 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7fc fe0c 	bl	800148c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2224      	movs	r2, #36	@ 0x24
 8004878:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 0201 	bic.w	r2, r2, #1
 8004888:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 f82c 	bl	80048e8 <UART_SetConfig>
 8004890:	4603      	mov	r3, r0
 8004892:	2b01      	cmp	r3, #1
 8004894:	d101      	bne.n	800489a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e022      	b.n	80048e0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d002      	beq.n	80048a8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fa84 	bl	8004db0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	685a      	ldr	r2, [r3, #4]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689a      	ldr	r2, [r3, #8]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f042 0201 	orr.w	r2, r2, #1
 80048d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 fb0b 	bl	8004ef4 <UART_CheckIdleState>
 80048de:	4603      	mov	r3, r0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3708      	adds	r7, #8
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b088      	sub	sp, #32
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80048f0:	2300      	movs	r3, #0
 80048f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689a      	ldr	r2, [r3, #8]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	691b      	ldr	r3, [r3, #16]
 80048fc:	431a      	orrs	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	431a      	orrs	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	69db      	ldr	r3, [r3, #28]
 8004908:	4313      	orrs	r3, r2
 800490a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	4ba6      	ldr	r3, [pc, #664]	@ (8004bac <UART_SetConfig+0x2c4>)
 8004914:	4013      	ands	r3, r2
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	6812      	ldr	r2, [r2, #0]
 800491a:	6979      	ldr	r1, [r7, #20]
 800491c:	430b      	orrs	r3, r1
 800491e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	68da      	ldr	r2, [r3, #12]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	430a      	orrs	r2, r1
 8004934:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	4313      	orrs	r3, r2
 8004944:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	430a      	orrs	r2, r1
 8004958:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a94      	ldr	r2, [pc, #592]	@ (8004bb0 <UART_SetConfig+0x2c8>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d120      	bne.n	80049a6 <UART_SetConfig+0xbe>
 8004964:	4b93      	ldr	r3, [pc, #588]	@ (8004bb4 <UART_SetConfig+0x2cc>)
 8004966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800496a:	f003 0303 	and.w	r3, r3, #3
 800496e:	2b03      	cmp	r3, #3
 8004970:	d816      	bhi.n	80049a0 <UART_SetConfig+0xb8>
 8004972:	a201      	add	r2, pc, #4	@ (adr r2, 8004978 <UART_SetConfig+0x90>)
 8004974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004978:	08004989 	.word	0x08004989
 800497c:	08004995 	.word	0x08004995
 8004980:	0800498f 	.word	0x0800498f
 8004984:	0800499b 	.word	0x0800499b
 8004988:	2301      	movs	r3, #1
 800498a:	77fb      	strb	r3, [r7, #31]
 800498c:	e150      	b.n	8004c30 <UART_SetConfig+0x348>
 800498e:	2302      	movs	r3, #2
 8004990:	77fb      	strb	r3, [r7, #31]
 8004992:	e14d      	b.n	8004c30 <UART_SetConfig+0x348>
 8004994:	2304      	movs	r3, #4
 8004996:	77fb      	strb	r3, [r7, #31]
 8004998:	e14a      	b.n	8004c30 <UART_SetConfig+0x348>
 800499a:	2308      	movs	r3, #8
 800499c:	77fb      	strb	r3, [r7, #31]
 800499e:	e147      	b.n	8004c30 <UART_SetConfig+0x348>
 80049a0:	2310      	movs	r3, #16
 80049a2:	77fb      	strb	r3, [r7, #31]
 80049a4:	e144      	b.n	8004c30 <UART_SetConfig+0x348>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a83      	ldr	r2, [pc, #524]	@ (8004bb8 <UART_SetConfig+0x2d0>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d132      	bne.n	8004a16 <UART_SetConfig+0x12e>
 80049b0:	4b80      	ldr	r3, [pc, #512]	@ (8004bb4 <UART_SetConfig+0x2cc>)
 80049b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049b6:	f003 030c 	and.w	r3, r3, #12
 80049ba:	2b0c      	cmp	r3, #12
 80049bc:	d828      	bhi.n	8004a10 <UART_SetConfig+0x128>
 80049be:	a201      	add	r2, pc, #4	@ (adr r2, 80049c4 <UART_SetConfig+0xdc>)
 80049c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049c4:	080049f9 	.word	0x080049f9
 80049c8:	08004a11 	.word	0x08004a11
 80049cc:	08004a11 	.word	0x08004a11
 80049d0:	08004a11 	.word	0x08004a11
 80049d4:	08004a05 	.word	0x08004a05
 80049d8:	08004a11 	.word	0x08004a11
 80049dc:	08004a11 	.word	0x08004a11
 80049e0:	08004a11 	.word	0x08004a11
 80049e4:	080049ff 	.word	0x080049ff
 80049e8:	08004a11 	.word	0x08004a11
 80049ec:	08004a11 	.word	0x08004a11
 80049f0:	08004a11 	.word	0x08004a11
 80049f4:	08004a0b 	.word	0x08004a0b
 80049f8:	2300      	movs	r3, #0
 80049fa:	77fb      	strb	r3, [r7, #31]
 80049fc:	e118      	b.n	8004c30 <UART_SetConfig+0x348>
 80049fe:	2302      	movs	r3, #2
 8004a00:	77fb      	strb	r3, [r7, #31]
 8004a02:	e115      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a04:	2304      	movs	r3, #4
 8004a06:	77fb      	strb	r3, [r7, #31]
 8004a08:	e112      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a0a:	2308      	movs	r3, #8
 8004a0c:	77fb      	strb	r3, [r7, #31]
 8004a0e:	e10f      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a10:	2310      	movs	r3, #16
 8004a12:	77fb      	strb	r3, [r7, #31]
 8004a14:	e10c      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a68      	ldr	r2, [pc, #416]	@ (8004bbc <UART_SetConfig+0x2d4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d120      	bne.n	8004a62 <UART_SetConfig+0x17a>
 8004a20:	4b64      	ldr	r3, [pc, #400]	@ (8004bb4 <UART_SetConfig+0x2cc>)
 8004a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a26:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a2a:	2b30      	cmp	r3, #48	@ 0x30
 8004a2c:	d013      	beq.n	8004a56 <UART_SetConfig+0x16e>
 8004a2e:	2b30      	cmp	r3, #48	@ 0x30
 8004a30:	d814      	bhi.n	8004a5c <UART_SetConfig+0x174>
 8004a32:	2b20      	cmp	r3, #32
 8004a34:	d009      	beq.n	8004a4a <UART_SetConfig+0x162>
 8004a36:	2b20      	cmp	r3, #32
 8004a38:	d810      	bhi.n	8004a5c <UART_SetConfig+0x174>
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d002      	beq.n	8004a44 <UART_SetConfig+0x15c>
 8004a3e:	2b10      	cmp	r3, #16
 8004a40:	d006      	beq.n	8004a50 <UART_SetConfig+0x168>
 8004a42:	e00b      	b.n	8004a5c <UART_SetConfig+0x174>
 8004a44:	2300      	movs	r3, #0
 8004a46:	77fb      	strb	r3, [r7, #31]
 8004a48:	e0f2      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	77fb      	strb	r3, [r7, #31]
 8004a4e:	e0ef      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a50:	2304      	movs	r3, #4
 8004a52:	77fb      	strb	r3, [r7, #31]
 8004a54:	e0ec      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a56:	2308      	movs	r3, #8
 8004a58:	77fb      	strb	r3, [r7, #31]
 8004a5a:	e0e9      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a5c:	2310      	movs	r3, #16
 8004a5e:	77fb      	strb	r3, [r7, #31]
 8004a60:	e0e6      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a56      	ldr	r2, [pc, #344]	@ (8004bc0 <UART_SetConfig+0x2d8>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d120      	bne.n	8004aae <UART_SetConfig+0x1c6>
 8004a6c:	4b51      	ldr	r3, [pc, #324]	@ (8004bb4 <UART_SetConfig+0x2cc>)
 8004a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a72:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004a76:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a78:	d013      	beq.n	8004aa2 <UART_SetConfig+0x1ba>
 8004a7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a7c:	d814      	bhi.n	8004aa8 <UART_SetConfig+0x1c0>
 8004a7e:	2b80      	cmp	r3, #128	@ 0x80
 8004a80:	d009      	beq.n	8004a96 <UART_SetConfig+0x1ae>
 8004a82:	2b80      	cmp	r3, #128	@ 0x80
 8004a84:	d810      	bhi.n	8004aa8 <UART_SetConfig+0x1c0>
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d002      	beq.n	8004a90 <UART_SetConfig+0x1a8>
 8004a8a:	2b40      	cmp	r3, #64	@ 0x40
 8004a8c:	d006      	beq.n	8004a9c <UART_SetConfig+0x1b4>
 8004a8e:	e00b      	b.n	8004aa8 <UART_SetConfig+0x1c0>
 8004a90:	2300      	movs	r3, #0
 8004a92:	77fb      	strb	r3, [r7, #31]
 8004a94:	e0cc      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a96:	2302      	movs	r3, #2
 8004a98:	77fb      	strb	r3, [r7, #31]
 8004a9a:	e0c9      	b.n	8004c30 <UART_SetConfig+0x348>
 8004a9c:	2304      	movs	r3, #4
 8004a9e:	77fb      	strb	r3, [r7, #31]
 8004aa0:	e0c6      	b.n	8004c30 <UART_SetConfig+0x348>
 8004aa2:	2308      	movs	r3, #8
 8004aa4:	77fb      	strb	r3, [r7, #31]
 8004aa6:	e0c3      	b.n	8004c30 <UART_SetConfig+0x348>
 8004aa8:	2310      	movs	r3, #16
 8004aaa:	77fb      	strb	r3, [r7, #31]
 8004aac:	e0c0      	b.n	8004c30 <UART_SetConfig+0x348>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a44      	ldr	r2, [pc, #272]	@ (8004bc4 <UART_SetConfig+0x2dc>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d125      	bne.n	8004b04 <UART_SetConfig+0x21c>
 8004ab8:	4b3e      	ldr	r3, [pc, #248]	@ (8004bb4 <UART_SetConfig+0x2cc>)
 8004aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ac2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ac6:	d017      	beq.n	8004af8 <UART_SetConfig+0x210>
 8004ac8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004acc:	d817      	bhi.n	8004afe <UART_SetConfig+0x216>
 8004ace:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ad2:	d00b      	beq.n	8004aec <UART_SetConfig+0x204>
 8004ad4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ad8:	d811      	bhi.n	8004afe <UART_SetConfig+0x216>
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d003      	beq.n	8004ae6 <UART_SetConfig+0x1fe>
 8004ade:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ae2:	d006      	beq.n	8004af2 <UART_SetConfig+0x20a>
 8004ae4:	e00b      	b.n	8004afe <UART_SetConfig+0x216>
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	77fb      	strb	r3, [r7, #31]
 8004aea:	e0a1      	b.n	8004c30 <UART_SetConfig+0x348>
 8004aec:	2302      	movs	r3, #2
 8004aee:	77fb      	strb	r3, [r7, #31]
 8004af0:	e09e      	b.n	8004c30 <UART_SetConfig+0x348>
 8004af2:	2304      	movs	r3, #4
 8004af4:	77fb      	strb	r3, [r7, #31]
 8004af6:	e09b      	b.n	8004c30 <UART_SetConfig+0x348>
 8004af8:	2308      	movs	r3, #8
 8004afa:	77fb      	strb	r3, [r7, #31]
 8004afc:	e098      	b.n	8004c30 <UART_SetConfig+0x348>
 8004afe:	2310      	movs	r3, #16
 8004b00:	77fb      	strb	r3, [r7, #31]
 8004b02:	e095      	b.n	8004c30 <UART_SetConfig+0x348>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a2f      	ldr	r2, [pc, #188]	@ (8004bc8 <UART_SetConfig+0x2e0>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d125      	bne.n	8004b5a <UART_SetConfig+0x272>
 8004b0e:	4b29      	ldr	r3, [pc, #164]	@ (8004bb4 <UART_SetConfig+0x2cc>)
 8004b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b14:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b18:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b1c:	d017      	beq.n	8004b4e <UART_SetConfig+0x266>
 8004b1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b22:	d817      	bhi.n	8004b54 <UART_SetConfig+0x26c>
 8004b24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b28:	d00b      	beq.n	8004b42 <UART_SetConfig+0x25a>
 8004b2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b2e:	d811      	bhi.n	8004b54 <UART_SetConfig+0x26c>
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d003      	beq.n	8004b3c <UART_SetConfig+0x254>
 8004b34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b38:	d006      	beq.n	8004b48 <UART_SetConfig+0x260>
 8004b3a:	e00b      	b.n	8004b54 <UART_SetConfig+0x26c>
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	77fb      	strb	r3, [r7, #31]
 8004b40:	e076      	b.n	8004c30 <UART_SetConfig+0x348>
 8004b42:	2302      	movs	r3, #2
 8004b44:	77fb      	strb	r3, [r7, #31]
 8004b46:	e073      	b.n	8004c30 <UART_SetConfig+0x348>
 8004b48:	2304      	movs	r3, #4
 8004b4a:	77fb      	strb	r3, [r7, #31]
 8004b4c:	e070      	b.n	8004c30 <UART_SetConfig+0x348>
 8004b4e:	2308      	movs	r3, #8
 8004b50:	77fb      	strb	r3, [r7, #31]
 8004b52:	e06d      	b.n	8004c30 <UART_SetConfig+0x348>
 8004b54:	2310      	movs	r3, #16
 8004b56:	77fb      	strb	r3, [r7, #31]
 8004b58:	e06a      	b.n	8004c30 <UART_SetConfig+0x348>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a1b      	ldr	r2, [pc, #108]	@ (8004bcc <UART_SetConfig+0x2e4>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d138      	bne.n	8004bd6 <UART_SetConfig+0x2ee>
 8004b64:	4b13      	ldr	r3, [pc, #76]	@ (8004bb4 <UART_SetConfig+0x2cc>)
 8004b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b6a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004b6e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b72:	d017      	beq.n	8004ba4 <UART_SetConfig+0x2bc>
 8004b74:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b78:	d82a      	bhi.n	8004bd0 <UART_SetConfig+0x2e8>
 8004b7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b7e:	d00b      	beq.n	8004b98 <UART_SetConfig+0x2b0>
 8004b80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b84:	d824      	bhi.n	8004bd0 <UART_SetConfig+0x2e8>
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <UART_SetConfig+0x2aa>
 8004b8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b8e:	d006      	beq.n	8004b9e <UART_SetConfig+0x2b6>
 8004b90:	e01e      	b.n	8004bd0 <UART_SetConfig+0x2e8>
 8004b92:	2300      	movs	r3, #0
 8004b94:	77fb      	strb	r3, [r7, #31]
 8004b96:	e04b      	b.n	8004c30 <UART_SetConfig+0x348>
 8004b98:	2302      	movs	r3, #2
 8004b9a:	77fb      	strb	r3, [r7, #31]
 8004b9c:	e048      	b.n	8004c30 <UART_SetConfig+0x348>
 8004b9e:	2304      	movs	r3, #4
 8004ba0:	77fb      	strb	r3, [r7, #31]
 8004ba2:	e045      	b.n	8004c30 <UART_SetConfig+0x348>
 8004ba4:	2308      	movs	r3, #8
 8004ba6:	77fb      	strb	r3, [r7, #31]
 8004ba8:	e042      	b.n	8004c30 <UART_SetConfig+0x348>
 8004baa:	bf00      	nop
 8004bac:	efff69f3 	.word	0xefff69f3
 8004bb0:	40011000 	.word	0x40011000
 8004bb4:	40023800 	.word	0x40023800
 8004bb8:	40004400 	.word	0x40004400
 8004bbc:	40004800 	.word	0x40004800
 8004bc0:	40004c00 	.word	0x40004c00
 8004bc4:	40005000 	.word	0x40005000
 8004bc8:	40011400 	.word	0x40011400
 8004bcc:	40007800 	.word	0x40007800
 8004bd0:	2310      	movs	r3, #16
 8004bd2:	77fb      	strb	r3, [r7, #31]
 8004bd4:	e02c      	b.n	8004c30 <UART_SetConfig+0x348>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a72      	ldr	r2, [pc, #456]	@ (8004da4 <UART_SetConfig+0x4bc>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d125      	bne.n	8004c2c <UART_SetConfig+0x344>
 8004be0:	4b71      	ldr	r3, [pc, #452]	@ (8004da8 <UART_SetConfig+0x4c0>)
 8004be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004be6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004bea:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004bee:	d017      	beq.n	8004c20 <UART_SetConfig+0x338>
 8004bf0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004bf4:	d817      	bhi.n	8004c26 <UART_SetConfig+0x33e>
 8004bf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bfa:	d00b      	beq.n	8004c14 <UART_SetConfig+0x32c>
 8004bfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c00:	d811      	bhi.n	8004c26 <UART_SetConfig+0x33e>
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <UART_SetConfig+0x326>
 8004c06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c0a:	d006      	beq.n	8004c1a <UART_SetConfig+0x332>
 8004c0c:	e00b      	b.n	8004c26 <UART_SetConfig+0x33e>
 8004c0e:	2300      	movs	r3, #0
 8004c10:	77fb      	strb	r3, [r7, #31]
 8004c12:	e00d      	b.n	8004c30 <UART_SetConfig+0x348>
 8004c14:	2302      	movs	r3, #2
 8004c16:	77fb      	strb	r3, [r7, #31]
 8004c18:	e00a      	b.n	8004c30 <UART_SetConfig+0x348>
 8004c1a:	2304      	movs	r3, #4
 8004c1c:	77fb      	strb	r3, [r7, #31]
 8004c1e:	e007      	b.n	8004c30 <UART_SetConfig+0x348>
 8004c20:	2308      	movs	r3, #8
 8004c22:	77fb      	strb	r3, [r7, #31]
 8004c24:	e004      	b.n	8004c30 <UART_SetConfig+0x348>
 8004c26:	2310      	movs	r3, #16
 8004c28:	77fb      	strb	r3, [r7, #31]
 8004c2a:	e001      	b.n	8004c30 <UART_SetConfig+0x348>
 8004c2c:	2310      	movs	r3, #16
 8004c2e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	69db      	ldr	r3, [r3, #28]
 8004c34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c38:	d15b      	bne.n	8004cf2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004c3a:	7ffb      	ldrb	r3, [r7, #31]
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d828      	bhi.n	8004c92 <UART_SetConfig+0x3aa>
 8004c40:	a201      	add	r2, pc, #4	@ (adr r2, 8004c48 <UART_SetConfig+0x360>)
 8004c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c46:	bf00      	nop
 8004c48:	08004c6d 	.word	0x08004c6d
 8004c4c:	08004c75 	.word	0x08004c75
 8004c50:	08004c7d 	.word	0x08004c7d
 8004c54:	08004c93 	.word	0x08004c93
 8004c58:	08004c83 	.word	0x08004c83
 8004c5c:	08004c93 	.word	0x08004c93
 8004c60:	08004c93 	.word	0x08004c93
 8004c64:	08004c93 	.word	0x08004c93
 8004c68:	08004c8b 	.word	0x08004c8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c6c:	f7fd ff2c 	bl	8002ac8 <HAL_RCC_GetPCLK1Freq>
 8004c70:	61b8      	str	r0, [r7, #24]
        break;
 8004c72:	e013      	b.n	8004c9c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c74:	f7fd ff3c 	bl	8002af0 <HAL_RCC_GetPCLK2Freq>
 8004c78:	61b8      	str	r0, [r7, #24]
        break;
 8004c7a:	e00f      	b.n	8004c9c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c7c:	4b4b      	ldr	r3, [pc, #300]	@ (8004dac <UART_SetConfig+0x4c4>)
 8004c7e:	61bb      	str	r3, [r7, #24]
        break;
 8004c80:	e00c      	b.n	8004c9c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c82:	f7fd fe0f 	bl	80028a4 <HAL_RCC_GetSysClockFreq>
 8004c86:	61b8      	str	r0, [r7, #24]
        break;
 8004c88:	e008      	b.n	8004c9c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c8e:	61bb      	str	r3, [r7, #24]
        break;
 8004c90:	e004      	b.n	8004c9c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004c92:	2300      	movs	r3, #0
 8004c94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	77bb      	strb	r3, [r7, #30]
        break;
 8004c9a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d074      	beq.n	8004d8c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	005a      	lsls	r2, r3, #1
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	085b      	lsrs	r3, r3, #1
 8004cac:	441a      	add	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	2b0f      	cmp	r3, #15
 8004cbc:	d916      	bls.n	8004cec <UART_SetConfig+0x404>
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cc4:	d212      	bcs.n	8004cec <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	f023 030f 	bic.w	r3, r3, #15
 8004cce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	085b      	lsrs	r3, r3, #1
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	f003 0307 	and.w	r3, r3, #7
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	89fb      	ldrh	r3, [r7, #14]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	89fa      	ldrh	r2, [r7, #14]
 8004ce8:	60da      	str	r2, [r3, #12]
 8004cea:	e04f      	b.n	8004d8c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	77bb      	strb	r3, [r7, #30]
 8004cf0:	e04c      	b.n	8004d8c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004cf2:	7ffb      	ldrb	r3, [r7, #31]
 8004cf4:	2b08      	cmp	r3, #8
 8004cf6:	d828      	bhi.n	8004d4a <UART_SetConfig+0x462>
 8004cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8004d00 <UART_SetConfig+0x418>)
 8004cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cfe:	bf00      	nop
 8004d00:	08004d25 	.word	0x08004d25
 8004d04:	08004d2d 	.word	0x08004d2d
 8004d08:	08004d35 	.word	0x08004d35
 8004d0c:	08004d4b 	.word	0x08004d4b
 8004d10:	08004d3b 	.word	0x08004d3b
 8004d14:	08004d4b 	.word	0x08004d4b
 8004d18:	08004d4b 	.word	0x08004d4b
 8004d1c:	08004d4b 	.word	0x08004d4b
 8004d20:	08004d43 	.word	0x08004d43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d24:	f7fd fed0 	bl	8002ac8 <HAL_RCC_GetPCLK1Freq>
 8004d28:	61b8      	str	r0, [r7, #24]
        break;
 8004d2a:	e013      	b.n	8004d54 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d2c:	f7fd fee0 	bl	8002af0 <HAL_RCC_GetPCLK2Freq>
 8004d30:	61b8      	str	r0, [r7, #24]
        break;
 8004d32:	e00f      	b.n	8004d54 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d34:	4b1d      	ldr	r3, [pc, #116]	@ (8004dac <UART_SetConfig+0x4c4>)
 8004d36:	61bb      	str	r3, [r7, #24]
        break;
 8004d38:	e00c      	b.n	8004d54 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d3a:	f7fd fdb3 	bl	80028a4 <HAL_RCC_GetSysClockFreq>
 8004d3e:	61b8      	str	r0, [r7, #24]
        break;
 8004d40:	e008      	b.n	8004d54 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d46:	61bb      	str	r3, [r7, #24]
        break;
 8004d48:	e004      	b.n	8004d54 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	77bb      	strb	r3, [r7, #30]
        break;
 8004d52:	bf00      	nop
    }

    if (pclk != 0U)
 8004d54:	69bb      	ldr	r3, [r7, #24]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d018      	beq.n	8004d8c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	085a      	lsrs	r2, r3, #1
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	441a      	add	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d6c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	2b0f      	cmp	r3, #15
 8004d72:	d909      	bls.n	8004d88 <UART_SetConfig+0x4a0>
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d7a:	d205      	bcs.n	8004d88 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	60da      	str	r2, [r3, #12]
 8004d86:	e001      	b.n	8004d8c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004d98:	7fbb      	ldrb	r3, [r7, #30]
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3720      	adds	r7, #32
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	40007c00 	.word	0x40007c00
 8004da8:	40023800 	.word	0x40023800
 8004dac:	00f42400 	.word	0x00f42400

08004db0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbc:	f003 0301 	and.w	r3, r3, #1
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00a      	beq.n	8004dda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	430a      	orrs	r2, r1
 8004dd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e00:	f003 0304 	and.w	r3, r3, #4
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00a      	beq.n	8004e1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e22:	f003 0308 	and.w	r3, r3, #8
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00a      	beq.n	8004e40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e44:	f003 0310 	and.w	r3, r3, #16
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00a      	beq.n	8004e62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e66:	f003 0320 	and.w	r3, r3, #32
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00a      	beq.n	8004e84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	430a      	orrs	r2, r1
 8004e82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d01a      	beq.n	8004ec6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004eae:	d10a      	bne.n	8004ec6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00a      	beq.n	8004ee8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	605a      	str	r2, [r3, #4]
  }
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b086      	sub	sp, #24
 8004ef8:	af02      	add	r7, sp, #8
 8004efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f04:	f7fc fcac 	bl	8001860 <HAL_GetTick>
 8004f08:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0308 	and.w	r3, r3, #8
 8004f14:	2b08      	cmp	r3, #8
 8004f16:	d10e      	bne.n	8004f36 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f1c:	9300      	str	r3, [sp, #0]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 f831 	bl	8004f8e <UART_WaitOnFlagUntilTimeout>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e027      	b.n	8004f86 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d10e      	bne.n	8004f62 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f48:	9300      	str	r3, [sp, #0]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f81b 	bl	8004f8e <UART_WaitOnFlagUntilTimeout>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e011      	b.n	8004f86 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2220      	movs	r2, #32
 8004f66:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2220      	movs	r2, #32
 8004f6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b09c      	sub	sp, #112	@ 0x70
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	60f8      	str	r0, [r7, #12]
 8004f96:	60b9      	str	r1, [r7, #8]
 8004f98:	603b      	str	r3, [r7, #0]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f9e:	e0a7      	b.n	80050f0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fa0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa6:	f000 80a3 	beq.w	80050f0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004faa:	f7fc fc59 	bl	8001860 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d302      	bcc.n	8004fc0 <UART_WaitOnFlagUntilTimeout+0x32>
 8004fba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d13f      	bne.n	8005040 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fc8:	e853 3f00 	ldrex	r3, [r3]
 8004fcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fd0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8004fd4:	667b      	str	r3, [r7, #100]	@ 0x64
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	461a      	mov	r2, r3
 8004fdc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fe0:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004fe4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004fe6:	e841 2300 	strex	r3, r2, [r1]
 8004fea:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8004fec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1e6      	bne.n	8004fc0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	3308      	adds	r3, #8
 8004ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ffc:	e853 3f00 	ldrex	r3, [r3]
 8005000:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005004:	f023 0301 	bic.w	r3, r3, #1
 8005008:	663b      	str	r3, [r7, #96]	@ 0x60
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	3308      	adds	r3, #8
 8005010:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005012:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005014:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005016:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005018:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800501a:	e841 2300 	strex	r3, r2, [r1]
 800501e:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005020:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1e5      	bne.n	8004ff2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2220      	movs	r2, #32
 800502a:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2220      	movs	r2, #32
 8005030:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e068      	b.n	8005112 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0304 	and.w	r3, r3, #4
 800504a:	2b00      	cmp	r3, #0
 800504c:	d050      	beq.n	80050f0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	69db      	ldr	r3, [r3, #28]
 8005054:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005058:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800505c:	d148      	bne.n	80050f0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005066:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005070:	e853 3f00 	ldrex	r3, [r3]
 8005074:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005078:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800507c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	461a      	mov	r2, r3
 8005084:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005086:	637b      	str	r3, [r7, #52]	@ 0x34
 8005088:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800508c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800508e:	e841 2300 	strex	r3, r2, [r1]
 8005092:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1e6      	bne.n	8005068 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	3308      	adds	r3, #8
 80050a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	e853 3f00 	ldrex	r3, [r3]
 80050a8:	613b      	str	r3, [r7, #16]
   return(result);
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	f023 0301 	bic.w	r3, r3, #1
 80050b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	3308      	adds	r3, #8
 80050b8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80050ba:	623a      	str	r2, [r7, #32]
 80050bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050be:	69f9      	ldr	r1, [r7, #28]
 80050c0:	6a3a      	ldr	r2, [r7, #32]
 80050c2:	e841 2300 	strex	r3, r2, [r1]
 80050c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1e5      	bne.n	800509a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2220      	movs	r2, #32
 80050d2:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2220      	movs	r2, #32
 80050d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2220      	movs	r2, #32
 80050e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	e010      	b.n	8005112 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	69da      	ldr	r2, [r3, #28]
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	4013      	ands	r3, r2
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	bf0c      	ite	eq
 8005100:	2301      	moveq	r3, #1
 8005102:	2300      	movne	r3, #0
 8005104:	b2db      	uxtb	r3, r3
 8005106:	461a      	mov	r2, r3
 8005108:	79fb      	ldrb	r3, [r7, #7]
 800510a:	429a      	cmp	r2, r3
 800510c:	f43f af48 	beq.w	8004fa0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3770      	adds	r7, #112	@ 0x70
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
	...

0800511c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800511c:	b084      	sub	sp, #16
 800511e:	b580      	push	{r7, lr}
 8005120:	b084      	sub	sp, #16
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
 8005126:	f107 001c 	add.w	r0, r7, #28
 800512a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800512e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005130:	2b01      	cmp	r3, #1
 8005132:	d120      	bne.n	8005176 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005138:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	4b20      	ldr	r3, [pc, #128]	@ (80051c8 <USB_CoreInit+0xac>)
 8005146:	4013      	ands	r3, r2
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005158:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800515a:	2b01      	cmp	r3, #1
 800515c:	d105      	bne.n	800516a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 fa96 	bl	800569c <USB_CoreReset>
 8005170:	4603      	mov	r3, r0
 8005172:	73fb      	strb	r3, [r7, #15]
 8005174:	e010      	b.n	8005198 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 fa8a 	bl	800569c <USB_CoreReset>
 8005188:	4603      	mov	r3, r0
 800518a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005190:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800519a:	2b01      	cmp	r3, #1
 800519c:	d10b      	bne.n	80051b6 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f043 0206 	orr.w	r2, r3, #6
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f043 0220 	orr.w	r2, r3, #32
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80051b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3710      	adds	r7, #16
 80051bc:	46bd      	mov	sp, r7
 80051be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80051c2:	b004      	add	sp, #16
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	ffbdffbf 	.word	0xffbdffbf

080051cc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f023 0201 	bic.w	r2, r3, #1
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b084      	sub	sp, #16
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
 80051f6:	460b      	mov	r3, r1
 80051f8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80051fa:	2300      	movs	r3, #0
 80051fc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800520a:	78fb      	ldrb	r3, [r7, #3]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d115      	bne.n	800523c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800521c:	2001      	movs	r0, #1
 800521e:	f7fc fb2b 	bl	8001878 <HAL_Delay>
      ms++;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	3301      	adds	r3, #1
 8005226:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f000 fa29 	bl	8005680 <USB_GetMode>
 800522e:	4603      	mov	r3, r0
 8005230:	2b01      	cmp	r3, #1
 8005232:	d01e      	beq.n	8005272 <USB_SetCurrentMode+0x84>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2b31      	cmp	r3, #49	@ 0x31
 8005238:	d9f0      	bls.n	800521c <USB_SetCurrentMode+0x2e>
 800523a:	e01a      	b.n	8005272 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800523c:	78fb      	ldrb	r3, [r7, #3]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d115      	bne.n	800526e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800524e:	2001      	movs	r0, #1
 8005250:	f7fc fb12 	bl	8001878 <HAL_Delay>
      ms++;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	3301      	adds	r3, #1
 8005258:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fa10 	bl	8005680 <USB_GetMode>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d005      	beq.n	8005272 <USB_SetCurrentMode+0x84>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2b31      	cmp	r3, #49	@ 0x31
 800526a:	d9f0      	bls.n	800524e <USB_SetCurrentMode+0x60>
 800526c:	e001      	b.n	8005272 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e005      	b.n	800527e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2b32      	cmp	r3, #50	@ 0x32
 8005276:	d101      	bne.n	800527c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e000      	b.n	800527e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
	...

08005288 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005288:	b084      	sub	sp, #16
 800528a:	b580      	push	{r7, lr}
 800528c:	b086      	sub	sp, #24
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
 8005292:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005296:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800529a:	2300      	movs	r3, #0
 800529c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80052a2:	2300      	movs	r3, #0
 80052a4:	613b      	str	r3, [r7, #16]
 80052a6:	e009      	b.n	80052bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	3340      	adds	r3, #64	@ 0x40
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	4413      	add	r3, r2
 80052b2:	2200      	movs	r2, #0
 80052b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	3301      	adds	r3, #1
 80052ba:	613b      	str	r3, [r7, #16]
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	2b0e      	cmp	r3, #14
 80052c0:	d9f2      	bls.n	80052a8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80052c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d11c      	bne.n	8005302 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052d6:	f043 0302 	orr.w	r3, r3, #2
 80052da:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	601a      	str	r2, [r3, #0]
 8005300:	e005      	b.n	800530e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005306:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005314:	461a      	mov	r2, r3
 8005316:	2300      	movs	r3, #0
 8005318:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005320:	4619      	mov	r1, r3
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005328:	461a      	mov	r2, r3
 800532a:	680b      	ldr	r3, [r1, #0]
 800532c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800532e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005330:	2b01      	cmp	r3, #1
 8005332:	d10c      	bne.n	800534e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005336:	2b00      	cmp	r3, #0
 8005338:	d104      	bne.n	8005344 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800533a:	2100      	movs	r1, #0
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f965 	bl	800560c <USB_SetDevSpeed>
 8005342:	e008      	b.n	8005356 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005344:	2101      	movs	r1, #1
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f960 	bl	800560c <USB_SetDevSpeed>
 800534c:	e003      	b.n	8005356 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800534e:	2103      	movs	r1, #3
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f000 f95b 	bl	800560c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005356:	2110      	movs	r1, #16
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f000 f8f3 	bl	8005544 <USB_FlushTxFifo>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d001      	beq.n	8005368 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 f91f 	bl	80055ac <USB_FlushRxFifo>
 800536e:	4603      	mov	r3, r0
 8005370:	2b00      	cmp	r3, #0
 8005372:	d001      	beq.n	8005378 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800537e:	461a      	mov	r2, r3
 8005380:	2300      	movs	r3, #0
 8005382:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800538a:	461a      	mov	r2, r3
 800538c:	2300      	movs	r3, #0
 800538e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005396:	461a      	mov	r2, r3
 8005398:	2300      	movs	r3, #0
 800539a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800539c:	2300      	movs	r3, #0
 800539e:	613b      	str	r3, [r7, #16]
 80053a0:	e043      	b.n	800542a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	015a      	lsls	r2, r3, #5
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	4413      	add	r3, r2
 80053aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053b8:	d118      	bne.n	80053ec <USB_DevInit+0x164>
    {
      if (i == 0U)
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d10a      	bne.n	80053d6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	015a      	lsls	r2, r3, #5
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	4413      	add	r3, r2
 80053c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053cc:	461a      	mov	r2, r3
 80053ce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80053d2:	6013      	str	r3, [r2, #0]
 80053d4:	e013      	b.n	80053fe <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	015a      	lsls	r2, r3, #5
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	4413      	add	r3, r2
 80053de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053e2:	461a      	mov	r2, r3
 80053e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80053e8:	6013      	str	r3, [r2, #0]
 80053ea:	e008      	b.n	80053fe <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	015a      	lsls	r2, r3, #5
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	4413      	add	r3, r2
 80053f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053f8:	461a      	mov	r2, r3
 80053fa:	2300      	movs	r3, #0
 80053fc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	015a      	lsls	r2, r3, #5
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	4413      	add	r3, r2
 8005406:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800540a:	461a      	mov	r2, r3
 800540c:	2300      	movs	r3, #0
 800540e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	015a      	lsls	r2, r3, #5
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	4413      	add	r3, r2
 8005418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800541c:	461a      	mov	r2, r3
 800541e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005422:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	3301      	adds	r3, #1
 8005428:	613b      	str	r3, [r7, #16]
 800542a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542c:	693a      	ldr	r2, [r7, #16]
 800542e:	429a      	cmp	r2, r3
 8005430:	d3b7      	bcc.n	80053a2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005432:	2300      	movs	r3, #0
 8005434:	613b      	str	r3, [r7, #16]
 8005436:	e043      	b.n	80054c0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	015a      	lsls	r2, r3, #5
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	4413      	add	r3, r2
 8005440:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800544a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800544e:	d118      	bne.n	8005482 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d10a      	bne.n	800546c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	015a      	lsls	r2, r3, #5
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	4413      	add	r3, r2
 800545e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005462:	461a      	mov	r2, r3
 8005464:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	e013      	b.n	8005494 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	015a      	lsls	r2, r3, #5
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	4413      	add	r3, r2
 8005474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005478:	461a      	mov	r2, r3
 800547a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800547e:	6013      	str	r3, [r2, #0]
 8005480:	e008      	b.n	8005494 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	015a      	lsls	r2, r3, #5
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	4413      	add	r3, r2
 800548a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800548e:	461a      	mov	r2, r3
 8005490:	2300      	movs	r3, #0
 8005492:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	015a      	lsls	r2, r3, #5
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	4413      	add	r3, r2
 800549c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054a0:	461a      	mov	r2, r3
 80054a2:	2300      	movs	r3, #0
 80054a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	015a      	lsls	r2, r3, #5
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	4413      	add	r3, r2
 80054ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054b2:	461a      	mov	r2, r3
 80054b4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80054b8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	3301      	adds	r3, #1
 80054be:	613b      	str	r3, [r7, #16]
 80054c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d3b7      	bcc.n	8005438 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054da:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80054e8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80054ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d105      	bne.n	80054fc <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	f043 0210 	orr.w	r2, r3, #16
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	699a      	ldr	r2, [r3, #24]
 8005500:	4b0e      	ldr	r3, [pc, #56]	@ (800553c <USB_DevInit+0x2b4>)
 8005502:	4313      	orrs	r3, r2
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005508:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800550a:	2b00      	cmp	r3, #0
 800550c:	d005      	beq.n	800551a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	f043 0208 	orr.w	r2, r3, #8
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800551a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800551c:	2b01      	cmp	r3, #1
 800551e:	d105      	bne.n	800552c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	699a      	ldr	r2, [r3, #24]
 8005524:	4b06      	ldr	r3, [pc, #24]	@ (8005540 <USB_DevInit+0x2b8>)
 8005526:	4313      	orrs	r3, r2
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800552c:	7dfb      	ldrb	r3, [r7, #23]
}
 800552e:	4618      	mov	r0, r3
 8005530:	3718      	adds	r7, #24
 8005532:	46bd      	mov	sp, r7
 8005534:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005538:	b004      	add	sp, #16
 800553a:	4770      	bx	lr
 800553c:	803c3800 	.word	0x803c3800
 8005540:	40000004 	.word	0x40000004

08005544 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005544:	b480      	push	{r7}
 8005546:	b085      	sub	sp, #20
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800554e:	2300      	movs	r3, #0
 8005550:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	3301      	adds	r3, #1
 8005556:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	4a13      	ldr	r2, [pc, #76]	@ (80055a8 <USB_FlushTxFifo+0x64>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d901      	bls.n	8005564 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e01b      	b.n	800559c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	691b      	ldr	r3, [r3, #16]
 8005568:	2b00      	cmp	r3, #0
 800556a:	daf2      	bge.n	8005552 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800556c:	2300      	movs	r3, #0
 800556e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	019b      	lsls	r3, r3, #6
 8005574:	f043 0220 	orr.w	r2, r3, #32
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	3301      	adds	r3, #1
 8005580:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	4a08      	ldr	r2, [pc, #32]	@ (80055a8 <USB_FlushTxFifo+0x64>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d901      	bls.n	800558e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e006      	b.n	800559c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	f003 0320 	and.w	r3, r3, #32
 8005596:	2b20      	cmp	r3, #32
 8005598:	d0f0      	beq.n	800557c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	00030d40 	.word	0x00030d40

080055ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055b4:	2300      	movs	r3, #0
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	3301      	adds	r3, #1
 80055bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	4a11      	ldr	r2, [pc, #68]	@ (8005608 <USB_FlushRxFifo+0x5c>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d901      	bls.n	80055ca <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e018      	b.n	80055fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	daf2      	bge.n	80055b8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2210      	movs	r2, #16
 80055da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	3301      	adds	r3, #1
 80055e0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	4a08      	ldr	r2, [pc, #32]	@ (8005608 <USB_FlushRxFifo+0x5c>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d901      	bls.n	80055ee <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e006      	b.n	80055fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	f003 0310 	and.w	r3, r3, #16
 80055f6:	2b10      	cmp	r3, #16
 80055f8:	d0f0      	beq.n	80055dc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr
 8005608:	00030d40 	.word	0x00030d40

0800560c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	460b      	mov	r3, r1
 8005616:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	78fb      	ldrb	r3, [r7, #3]
 8005626:	68f9      	ldr	r1, [r7, #12]
 8005628:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800562c:	4313      	orrs	r3, r2
 800562e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr

0800563e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800563e:	b480      	push	{r7}
 8005640:	b085      	sub	sp, #20
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005658:	f023 0303 	bic.w	r3, r3, #3
 800565c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800566c:	f043 0302 	orr.w	r3, r3, #2
 8005670:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	695b      	ldr	r3, [r3, #20]
 800568c:	f003 0301 	and.w	r3, r3, #1
}
 8005690:	4618      	mov	r0, r3
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800569c:	b480      	push	{r7}
 800569e:	b085      	sub	sp, #20
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056a4:	2300      	movs	r3, #0
 80056a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	3301      	adds	r3, #1
 80056ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	4a13      	ldr	r2, [pc, #76]	@ (8005700 <USB_CoreReset+0x64>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d901      	bls.n	80056ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e01b      	b.n	80056f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	daf2      	bge.n	80056a8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	f043 0201 	orr.w	r2, r3, #1
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	3301      	adds	r3, #1
 80056d6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	4a09      	ldr	r2, [pc, #36]	@ (8005700 <USB_CoreReset+0x64>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d901      	bls.n	80056e4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e006      	b.n	80056f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	f003 0301 	and.w	r3, r3, #1
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d0f0      	beq.n	80056d2 <USB_CoreReset+0x36>

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3714      	adds	r7, #20
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	00030d40 	.word	0x00030d40

08005704 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005704:	b480      	push	{r7}
 8005706:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8005708:	bf00      	nop
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr
	...

08005714 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005714:	b480      	push	{r7}
 8005716:	b085      	sub	sp, #20
 8005718:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800571a:	f3ef 8305 	mrs	r3, IPSR
 800571e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005720:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10f      	bne.n	8005746 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005726:	f3ef 8310 	mrs	r3, PRIMASK
 800572a:	607b      	str	r3, [r7, #4]
  return(result);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d105      	bne.n	800573e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005732:	f3ef 8311 	mrs	r3, BASEPRI
 8005736:	603b      	str	r3, [r7, #0]
  return(result);
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d007      	beq.n	800574e <osKernelInitialize+0x3a>
 800573e:	4b0e      	ldr	r3, [pc, #56]	@ (8005778 <osKernelInitialize+0x64>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2b02      	cmp	r3, #2
 8005744:	d103      	bne.n	800574e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005746:	f06f 0305 	mvn.w	r3, #5
 800574a:	60fb      	str	r3, [r7, #12]
 800574c:	e00c      	b.n	8005768 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800574e:	4b0a      	ldr	r3, [pc, #40]	@ (8005778 <osKernelInitialize+0x64>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d105      	bne.n	8005762 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005756:	4b08      	ldr	r3, [pc, #32]	@ (8005778 <osKernelInitialize+0x64>)
 8005758:	2201      	movs	r2, #1
 800575a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800575c:	2300      	movs	r3, #0
 800575e:	60fb      	str	r3, [r7, #12]
 8005760:	e002      	b.n	8005768 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005762:	f04f 33ff 	mov.w	r3, #4294967295
 8005766:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005768:	68fb      	ldr	r3, [r7, #12]
}
 800576a:	4618      	mov	r0, r3
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	20000748 	.word	0x20000748

0800577c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005782:	f3ef 8305 	mrs	r3, IPSR
 8005786:	60bb      	str	r3, [r7, #8]
  return(result);
 8005788:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10f      	bne.n	80057ae <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800578e:	f3ef 8310 	mrs	r3, PRIMASK
 8005792:	607b      	str	r3, [r7, #4]
  return(result);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d105      	bne.n	80057a6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800579a:	f3ef 8311 	mrs	r3, BASEPRI
 800579e:	603b      	str	r3, [r7, #0]
  return(result);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d007      	beq.n	80057b6 <osKernelStart+0x3a>
 80057a6:	4b0f      	ldr	r3, [pc, #60]	@ (80057e4 <osKernelStart+0x68>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d103      	bne.n	80057b6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80057ae:	f06f 0305 	mvn.w	r3, #5
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	e010      	b.n	80057d8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80057b6:	4b0b      	ldr	r3, [pc, #44]	@ (80057e4 <osKernelStart+0x68>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d109      	bne.n	80057d2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80057be:	f7ff ffa1 	bl	8005704 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80057c2:	4b08      	ldr	r3, [pc, #32]	@ (80057e4 <osKernelStart+0x68>)
 80057c4:	2202      	movs	r2, #2
 80057c6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80057c8:	f001 ff14 	bl	80075f4 <vTaskStartScheduler>
      stat = osOK;
 80057cc:	2300      	movs	r3, #0
 80057ce:	60fb      	str	r3, [r7, #12]
 80057d0:	e002      	b.n	80057d8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80057d2:	f04f 33ff 	mov.w	r3, #4294967295
 80057d6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80057d8:	68fb      	ldr	r3, [r7, #12]
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	20000748 	.word	0x20000748

080057e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b090      	sub	sp, #64	@ 0x40
 80057ec:	af04      	add	r7, sp, #16
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80057f4:	2300      	movs	r3, #0
 80057f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057f8:	f3ef 8305 	mrs	r3, IPSR
 80057fc:	61fb      	str	r3, [r7, #28]
  return(result);
 80057fe:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8005800:	2b00      	cmp	r3, #0
 8005802:	f040 808f 	bne.w	8005924 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005806:	f3ef 8310 	mrs	r3, PRIMASK
 800580a:	61bb      	str	r3, [r7, #24]
  return(result);
 800580c:	69bb      	ldr	r3, [r7, #24]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d105      	bne.n	800581e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005812:	f3ef 8311 	mrs	r3, BASEPRI
 8005816:	617b      	str	r3, [r7, #20]
  return(result);
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d003      	beq.n	8005826 <osThreadNew+0x3e>
 800581e:	4b44      	ldr	r3, [pc, #272]	@ (8005930 <osThreadNew+0x148>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2b02      	cmp	r3, #2
 8005824:	d07e      	beq.n	8005924 <osThreadNew+0x13c>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d07b      	beq.n	8005924 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800582c:	2380      	movs	r3, #128	@ 0x80
 800582e:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8005830:	2318      	movs	r3, #24
 8005832:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8005834:	2300      	movs	r3, #0
 8005836:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 8005838:	f04f 33ff 	mov.w	r3, #4294967295
 800583c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d045      	beq.n	80058d0 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d002      	beq.n	8005852 <osThreadNew+0x6a>
        name = attr->name;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d002      	beq.n	8005860 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005862:	2b00      	cmp	r3, #0
 8005864:	d008      	beq.n	8005878 <osThreadNew+0x90>
 8005866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005868:	2b38      	cmp	r3, #56	@ 0x38
 800586a:	d805      	bhi.n	8005878 <osThreadNew+0x90>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f003 0301 	and.w	r3, r3, #1
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <osThreadNew+0x94>
        return (NULL);
 8005878:	2300      	movs	r3, #0
 800587a:	e054      	b.n	8005926 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	695b      	ldr	r3, [r3, #20]
 8005888:	089b      	lsrs	r3, r3, #2
 800588a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d00e      	beq.n	80058b2 <osThreadNew+0xca>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	2ba7      	cmp	r3, #167	@ 0xa7
 800589a:	d90a      	bls.n	80058b2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d006      	beq.n	80058b2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d002      	beq.n	80058b2 <osThreadNew+0xca>
        mem = 1;
 80058ac:	2301      	movs	r3, #1
 80058ae:	623b      	str	r3, [r7, #32]
 80058b0:	e010      	b.n	80058d4 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10c      	bne.n	80058d4 <osThreadNew+0xec>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d108      	bne.n	80058d4 <osThreadNew+0xec>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d104      	bne.n	80058d4 <osThreadNew+0xec>
          mem = 0;
 80058ca:	2300      	movs	r3, #0
 80058cc:	623b      	str	r3, [r7, #32]
 80058ce:	e001      	b.n	80058d4 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80058d0:	2300      	movs	r3, #0
 80058d2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80058d4:	6a3b      	ldr	r3, [r7, #32]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d110      	bne.n	80058fc <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80058e2:	9202      	str	r2, [sp, #8]
 80058e4:	9301      	str	r3, [sp, #4]
 80058e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e8:	9300      	str	r3, [sp, #0]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f001 fbfb 	bl	80070ec <xTaskCreateStatic>
 80058f6:	4603      	mov	r3, r0
 80058f8:	613b      	str	r3, [r7, #16]
 80058fa:	e013      	b.n	8005924 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80058fc:	6a3b      	ldr	r3, [r7, #32]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d110      	bne.n	8005924 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005904:	b29a      	uxth	r2, r3
 8005906:	f107 0310 	add.w	r3, r7, #16
 800590a:	9301      	str	r3, [sp, #4]
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f001 fc4f 	bl	80071b8 <xTaskCreate>
 800591a:	4603      	mov	r3, r0
 800591c:	2b01      	cmp	r3, #1
 800591e:	d001      	beq.n	8005924 <osThreadNew+0x13c>
          hTask = NULL;
 8005920:	2300      	movs	r3, #0
 8005922:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005924:	693b      	ldr	r3, [r7, #16]
}
 8005926:	4618      	mov	r0, r3
 8005928:	3730      	adds	r7, #48	@ 0x30
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	20000748 	.word	0x20000748

08005934 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005934:	b580      	push	{r7, lr}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800593c:	f3ef 8305 	mrs	r3, IPSR
 8005940:	613b      	str	r3, [r7, #16]
  return(result);
 8005942:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10f      	bne.n	8005968 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005948:	f3ef 8310 	mrs	r3, PRIMASK
 800594c:	60fb      	str	r3, [r7, #12]
  return(result);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d105      	bne.n	8005960 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005954:	f3ef 8311 	mrs	r3, BASEPRI
 8005958:	60bb      	str	r3, [r7, #8]
  return(result);
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d007      	beq.n	8005970 <osDelay+0x3c>
 8005960:	4b0a      	ldr	r3, [pc, #40]	@ (800598c <osDelay+0x58>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2b02      	cmp	r3, #2
 8005966:	d103      	bne.n	8005970 <osDelay+0x3c>
    stat = osErrorISR;
 8005968:	f06f 0305 	mvn.w	r3, #5
 800596c:	617b      	str	r3, [r7, #20]
 800596e:	e007      	b.n	8005980 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005970:	2300      	movs	r3, #0
 8005972:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <osDelay+0x4c>
      vTaskDelay(ticks);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f001 fe02 	bl	8007584 <vTaskDelay>
    }
  }

  return (stat);
 8005980:	697b      	ldr	r3, [r7, #20]
}
 8005982:	4618      	mov	r0, r3
 8005984:	3718      	adds	r7, #24
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	20000748 	.word	0x20000748

08005990 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8005990:	b580      	push	{r7, lr}
 8005992:	b088      	sub	sp, #32
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005998:	f3ef 8305 	mrs	r3, IPSR
 800599c:	617b      	str	r3, [r7, #20]
  return(result);
 800599e:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10f      	bne.n	80059c4 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059a4:	f3ef 8310 	mrs	r3, PRIMASK
 80059a8:	613b      	str	r3, [r7, #16]
  return(result);
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d105      	bne.n	80059bc <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80059b0:	f3ef 8311 	mrs	r3, BASEPRI
 80059b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d007      	beq.n	80059cc <osDelayUntil+0x3c>
 80059bc:	4b13      	ldr	r3, [pc, #76]	@ (8005a0c <osDelayUntil+0x7c>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d103      	bne.n	80059cc <osDelayUntil+0x3c>
    stat = osErrorISR;
 80059c4:	f06f 0305 	mvn.w	r3, #5
 80059c8:	61fb      	str	r3, [r7, #28]
 80059ca:	e019      	b.n	8005a00 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 80059cc:	2300      	movs	r3, #0
 80059ce:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 80059d0:	f001 ff32 	bl	8007838 <xTaskGetTickCount>
 80059d4:	4603      	mov	r3, r0
 80059d6:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d009      	beq.n	80059fa <osDelayUntil+0x6a>
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	db06      	blt.n	80059fa <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 80059ec:	f107 0308 	add.w	r3, r7, #8
 80059f0:	69b9      	ldr	r1, [r7, #24]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f001 fd40 	bl	8007478 <vTaskDelayUntil>
 80059f8:	e002      	b.n	8005a00 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80059fa:	f06f 0303 	mvn.w	r3, #3
 80059fe:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 8005a00:	69fb      	ldr	r3, [r7, #28]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3720      	adds	r7, #32
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	20000748 	.word	0x20000748

08005a10 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b08a      	sub	sp, #40	@ 0x28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a1c:	f3ef 8305 	mrs	r3, IPSR
 8005a20:	613b      	str	r3, [r7, #16]
  return(result);
 8005a22:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f040 8085 	bne.w	8005b34 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a2a:	f3ef 8310 	mrs	r3, PRIMASK
 8005a2e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d105      	bne.n	8005a42 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005a36:	f3ef 8311 	mrs	r3, BASEPRI
 8005a3a:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <osMutexNew+0x3a>
 8005a42:	4b3f      	ldr	r3, [pc, #252]	@ (8005b40 <osMutexNew+0x130>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d074      	beq.n	8005b34 <osMutexNew+0x124>
    if (attr != NULL) {
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <osMutexNew+0x48>
      type = attr->attr_bits;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	623b      	str	r3, [r7, #32]
 8005a56:	e001      	b.n	8005a5c <osMutexNew+0x4c>
    } else {
      type = 0U;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005a5c:	6a3b      	ldr	r3, [r7, #32]
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d002      	beq.n	8005a6c <osMutexNew+0x5c>
      rmtx = 1U;
 8005a66:	2301      	movs	r3, #1
 8005a68:	61fb      	str	r3, [r7, #28]
 8005a6a:	e001      	b.n	8005a70 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	f003 0308 	and.w	r3, r3, #8
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d15c      	bne.n	8005b34 <osMutexNew+0x124>
      mem = -1;
 8005a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a7e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d015      	beq.n	8005ab2 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d006      	beq.n	8005a9c <osMutexNew+0x8c>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	2b4f      	cmp	r3, #79	@ 0x4f
 8005a94:	d902      	bls.n	8005a9c <osMutexNew+0x8c>
          mem = 1;
 8005a96:	2301      	movs	r3, #1
 8005a98:	61bb      	str	r3, [r7, #24]
 8005a9a:	e00c      	b.n	8005ab6 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d108      	bne.n	8005ab6 <osMutexNew+0xa6>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d104      	bne.n	8005ab6 <osMutexNew+0xa6>
            mem = 0;
 8005aac:	2300      	movs	r3, #0
 8005aae:	61bb      	str	r3, [r7, #24]
 8005ab0:	e001      	b.n	8005ab6 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d112      	bne.n	8005ae2 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d007      	beq.n	8005ad2 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	2004      	movs	r0, #4
 8005aca:	f000 fcc8 	bl	800645e <xQueueCreateMutexStatic>
 8005ace:	6278      	str	r0, [r7, #36]	@ 0x24
 8005ad0:	e016      	b.n	8005b00 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	2001      	movs	r0, #1
 8005ada:	f000 fcc0 	bl	800645e <xQueueCreateMutexStatic>
 8005ade:	6278      	str	r0, [r7, #36]	@ 0x24
 8005ae0:	e00e      	b.n	8005b00 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d10b      	bne.n	8005b00 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d004      	beq.n	8005af8 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8005aee:	2004      	movs	r0, #4
 8005af0:	f000 fc9d 	bl	800642e <xQueueCreateMutex>
 8005af4:	6278      	str	r0, [r7, #36]	@ 0x24
 8005af6:	e003      	b.n	8005b00 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8005af8:	2001      	movs	r0, #1
 8005afa:	f000 fc98 	bl	800642e <xQueueCreateMutex>
 8005afe:	6278      	str	r0, [r7, #36]	@ 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00c      	beq.n	8005b20 <osMutexNew+0x110>
        if (attr != NULL) {
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d003      	beq.n	8005b14 <osMutexNew+0x104>
          name = attr->name;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	617b      	str	r3, [r7, #20]
 8005b12:	e001      	b.n	8005b18 <osMutexNew+0x108>
        } else {
          name = NULL;
 8005b14:	2300      	movs	r3, #0
 8005b16:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8005b18:	6979      	ldr	r1, [r7, #20]
 8005b1a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b1c:	f001 fa88 	bl	8007030 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d006      	beq.n	8005b34 <osMutexNew+0x124>
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d003      	beq.n	8005b34 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2e:	f043 0301 	orr.w	r3, r3, #1
 8005b32:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3728      	adds	r7, #40	@ 0x28
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	20000748 	.word	0x20000748

08005b44 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f023 0301 	bic.w	r3, r3, #1
 8005b54:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f003 0301 	and.w	r3, r3, #1
 8005b5c:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b62:	f3ef 8305 	mrs	r3, IPSR
 8005b66:	613b      	str	r3, [r7, #16]
  return(result);
 8005b68:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d10f      	bne.n	8005b8e <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b6e:	f3ef 8310 	mrs	r3, PRIMASK
 8005b72:	60fb      	str	r3, [r7, #12]
  return(result);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d105      	bne.n	8005b86 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005b7a:	f3ef 8311 	mrs	r3, BASEPRI
 8005b7e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d007      	beq.n	8005b96 <osMutexAcquire+0x52>
 8005b86:	4b1d      	ldr	r3, [pc, #116]	@ (8005bfc <osMutexAcquire+0xb8>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2b02      	cmp	r3, #2
 8005b8c:	d103      	bne.n	8005b96 <osMutexAcquire+0x52>
    stat = osErrorISR;
 8005b8e:	f06f 0305 	mvn.w	r3, #5
 8005b92:	61fb      	str	r3, [r7, #28]
 8005b94:	e02c      	b.n	8005bf0 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d103      	bne.n	8005ba4 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8005b9c:	f06f 0303 	mvn.w	r3, #3
 8005ba0:	61fb      	str	r3, [r7, #28]
 8005ba2:	e025      	b.n	8005bf0 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d011      	beq.n	8005bce <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005baa:	6839      	ldr	r1, [r7, #0]
 8005bac:	69b8      	ldr	r0, [r7, #24]
 8005bae:	f000 fca8 	bl	8006502 <xQueueTakeMutexRecursive>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d01b      	beq.n	8005bf0 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d003      	beq.n	8005bc6 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8005bbe:	f06f 0301 	mvn.w	r3, #1
 8005bc2:	61fb      	str	r3, [r7, #28]
 8005bc4:	e014      	b.n	8005bf0 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8005bc6:	f06f 0302 	mvn.w	r3, #2
 8005bca:	61fb      	str	r3, [r7, #28]
 8005bcc:	e010      	b.n	8005bf0 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005bce:	6839      	ldr	r1, [r7, #0]
 8005bd0:	69b8      	ldr	r0, [r7, #24]
 8005bd2:	f000 ff65 	bl	8006aa0 <xQueueSemaphoreTake>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d009      	beq.n	8005bf0 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8005be2:	f06f 0301 	mvn.w	r3, #1
 8005be6:	61fb      	str	r3, [r7, #28]
 8005be8:	e002      	b.n	8005bf0 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8005bea:	f06f 0302 	mvn.w	r3, #2
 8005bee:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005bf0:	69fb      	ldr	r3, [r7, #28]
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3720      	adds	r7, #32
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20000748 	.word	0x20000748

08005c00 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b088      	sub	sp, #32
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f023 0301 	bic.w	r3, r3, #1
 8005c0e:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c1c:	f3ef 8305 	mrs	r3, IPSR
 8005c20:	613b      	str	r3, [r7, #16]
  return(result);
 8005c22:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10f      	bne.n	8005c48 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c28:	f3ef 8310 	mrs	r3, PRIMASK
 8005c2c:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d105      	bne.n	8005c40 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005c34:	f3ef 8311 	mrs	r3, BASEPRI
 8005c38:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d007      	beq.n	8005c50 <osMutexRelease+0x50>
 8005c40:	4b16      	ldr	r3, [pc, #88]	@ (8005c9c <osMutexRelease+0x9c>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d103      	bne.n	8005c50 <osMutexRelease+0x50>
    stat = osErrorISR;
 8005c48:	f06f 0305 	mvn.w	r3, #5
 8005c4c:	61fb      	str	r3, [r7, #28]
 8005c4e:	e01f      	b.n	8005c90 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d103      	bne.n	8005c5e <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8005c56:	f06f 0303 	mvn.w	r3, #3
 8005c5a:	61fb      	str	r3, [r7, #28]
 8005c5c:	e018      	b.n	8005c90 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d009      	beq.n	8005c78 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005c64:	69b8      	ldr	r0, [r7, #24]
 8005c66:	f000 fc15 	bl	8006494 <xQueueGiveMutexRecursive>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d00f      	beq.n	8005c90 <osMutexRelease+0x90>
        stat = osErrorResource;
 8005c70:	f06f 0302 	mvn.w	r3, #2
 8005c74:	61fb      	str	r3, [r7, #28]
 8005c76:	e00b      	b.n	8005c90 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005c78:	2300      	movs	r3, #0
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2100      	movs	r1, #0
 8005c7e:	69b8      	ldr	r0, [r7, #24]
 8005c80:	f000 fc78 	bl	8006574 <xQueueGenericSend>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d002      	beq.n	8005c90 <osMutexRelease+0x90>
        stat = osErrorResource;
 8005c8a:	f06f 0302 	mvn.w	r3, #2
 8005c8e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8005c90:	69fb      	ldr	r3, [r7, #28]
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3720      	adds	r7, #32
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	20000748 	.word	0x20000748

08005ca0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b08c      	sub	sp, #48	@ 0x30
 8005ca4:	af02      	add	r7, sp, #8
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005cac:	2300      	movs	r3, #0
 8005cae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cb0:	f3ef 8305 	mrs	r3, IPSR
 8005cb4:	61bb      	str	r3, [r7, #24]
  return(result);
 8005cb6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d16f      	bne.n	8005d9c <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cbc:	f3ef 8310 	mrs	r3, PRIMASK
 8005cc0:	617b      	str	r3, [r7, #20]
  return(result);
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d105      	bne.n	8005cd4 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005cc8:	f3ef 8311 	mrs	r3, BASEPRI
 8005ccc:	613b      	str	r3, [r7, #16]
  return(result);
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d003      	beq.n	8005cdc <osMessageQueueNew+0x3c>
 8005cd4:	4b34      	ldr	r3, [pc, #208]	@ (8005da8 <osMessageQueueNew+0x108>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d05f      	beq.n	8005d9c <osMessageQueueNew+0xfc>
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d05c      	beq.n	8005d9c <osMessageQueueNew+0xfc>
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d059      	beq.n	8005d9c <osMessageQueueNew+0xfc>
    mem = -1;
 8005ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8005cec:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d029      	beq.n	8005d48 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d012      	beq.n	8005d22 <osMessageQueueNew+0x82>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	2b4f      	cmp	r3, #79	@ 0x4f
 8005d02:	d90e      	bls.n	8005d22 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00a      	beq.n	8005d22 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	695a      	ldr	r2, [r3, #20]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	68b9      	ldr	r1, [r7, #8]
 8005d14:	fb01 f303 	mul.w	r3, r1, r3
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d302      	bcc.n	8005d22 <osMessageQueueNew+0x82>
        mem = 1;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	623b      	str	r3, [r7, #32]
 8005d20:	e014      	b.n	8005d4c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d110      	bne.n	8005d4c <osMessageQueueNew+0xac>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10c      	bne.n	8005d4c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d108      	bne.n	8005d4c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d104      	bne.n	8005d4c <osMessageQueueNew+0xac>
          mem = 0;
 8005d42:	2300      	movs	r3, #0
 8005d44:	623b      	str	r3, [r7, #32]
 8005d46:	e001      	b.n	8005d4c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8005d4c:	6a3b      	ldr	r3, [r7, #32]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d10b      	bne.n	8005d6a <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	691a      	ldr	r2, [r3, #16]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	2100      	movs	r1, #0
 8005d5c:	9100      	str	r1, [sp, #0]
 8005d5e:	68b9      	ldr	r1, [r7, #8]
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 fa5d 	bl	8006220 <xQueueGenericCreateStatic>
 8005d66:	6278      	str	r0, [r7, #36]	@ 0x24
 8005d68:	e008      	b.n	8005d7c <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8005d6a:	6a3b      	ldr	r3, [r7, #32]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d105      	bne.n	8005d7c <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8005d70:	2200      	movs	r2, #0
 8005d72:	68b9      	ldr	r1, [r7, #8]
 8005d74:	68f8      	ldr	r0, [r7, #12]
 8005d76:	f000 fada 	bl	800632e <xQueueGenericCreate>
 8005d7a:	6278      	str	r0, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d00c      	beq.n	8005d9c <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d003      	beq.n	8005d90 <osMessageQueueNew+0xf0>
        name = attr->name;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	61fb      	str	r3, [r7, #28]
 8005d8e:	e001      	b.n	8005d94 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8005d90:	2300      	movs	r3, #0
 8005d92:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8005d94:	69f9      	ldr	r1, [r7, #28]
 8005d96:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005d98:	f001 f94a 	bl	8007030 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3728      	adds	r7, #40	@ 0x28
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	20000748 	.word	0x20000748

08005dac <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b08a      	sub	sp, #40	@ 0x28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	603b      	str	r3, [r7, #0]
 8005db8:	4613      	mov	r3, r2
 8005dba:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dc4:	f3ef 8305 	mrs	r3, IPSR
 8005dc8:	61fb      	str	r3, [r7, #28]
  return(result);
 8005dca:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d10f      	bne.n	8005df0 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dd0:	f3ef 8310 	mrs	r3, PRIMASK
 8005dd4:	61bb      	str	r3, [r7, #24]
  return(result);
 8005dd6:	69bb      	ldr	r3, [r7, #24]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d105      	bne.n	8005de8 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005ddc:	f3ef 8311 	mrs	r3, BASEPRI
 8005de0:	617b      	str	r3, [r7, #20]
  return(result);
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d02c      	beq.n	8005e42 <osMessageQueuePut+0x96>
 8005de8:	4b28      	ldr	r3, [pc, #160]	@ (8005e8c <osMessageQueuePut+0xe0>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d128      	bne.n	8005e42 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005df0:	6a3b      	ldr	r3, [r7, #32]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d005      	beq.n	8005e02 <osMessageQueuePut+0x56>
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d002      	beq.n	8005e02 <osMessageQueuePut+0x56>
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d003      	beq.n	8005e0a <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8005e02:	f06f 0303 	mvn.w	r3, #3
 8005e06:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005e08:	e039      	b.n	8005e7e <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005e0e:	f107 0210 	add.w	r2, r7, #16
 8005e12:	2300      	movs	r3, #0
 8005e14:	68b9      	ldr	r1, [r7, #8]
 8005e16:	6a38      	ldr	r0, [r7, #32]
 8005e18:	f000 fcb6 	bl	8006788 <xQueueGenericSendFromISR>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d003      	beq.n	8005e2a <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8005e22:	f06f 0302 	mvn.w	r3, #2
 8005e26:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005e28:	e029      	b.n	8005e7e <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d026      	beq.n	8005e7e <osMessageQueuePut+0xd2>
 8005e30:	4b17      	ldr	r3, [pc, #92]	@ (8005e90 <osMessageQueuePut+0xe4>)
 8005e32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e36:	601a      	str	r2, [r3, #0]
 8005e38:	f3bf 8f4f 	dsb	sy
 8005e3c:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005e40:	e01d      	b.n	8005e7e <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005e42:	6a3b      	ldr	r3, [r7, #32]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d002      	beq.n	8005e4e <osMessageQueuePut+0xa2>
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d103      	bne.n	8005e56 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8005e4e:	f06f 0303 	mvn.w	r3, #3
 8005e52:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e54:	e014      	b.n	8005e80 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005e56:	2300      	movs	r3, #0
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	68b9      	ldr	r1, [r7, #8]
 8005e5c:	6a38      	ldr	r0, [r7, #32]
 8005e5e:	f000 fb89 	bl	8006574 <xQueueGenericSend>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d00b      	beq.n	8005e80 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d003      	beq.n	8005e76 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8005e6e:	f06f 0301 	mvn.w	r3, #1
 8005e72:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e74:	e004      	b.n	8005e80 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8005e76:	f06f 0302 	mvn.w	r3, #2
 8005e7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e7c:	e000      	b.n	8005e80 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005e7e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8005e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3728      	adds	r7, #40	@ 0x28
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	20000748 	.word	0x20000748
 8005e90:	e000ed04 	.word	0xe000ed04

08005e94 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08a      	sub	sp, #40	@ 0x28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	607a      	str	r2, [r7, #4]
 8005ea0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005eaa:	f3ef 8305 	mrs	r3, IPSR
 8005eae:	61fb      	str	r3, [r7, #28]
  return(result);
 8005eb0:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d10f      	bne.n	8005ed6 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005eb6:	f3ef 8310 	mrs	r3, PRIMASK
 8005eba:	61bb      	str	r3, [r7, #24]
  return(result);
 8005ebc:	69bb      	ldr	r3, [r7, #24]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d105      	bne.n	8005ece <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005ec2:	f3ef 8311 	mrs	r3, BASEPRI
 8005ec6:	617b      	str	r3, [r7, #20]
  return(result);
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d02c      	beq.n	8005f28 <osMessageQueueGet+0x94>
 8005ece:	4b28      	ldr	r3, [pc, #160]	@ (8005f70 <osMessageQueueGet+0xdc>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d128      	bne.n	8005f28 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005ed6:	6a3b      	ldr	r3, [r7, #32]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d005      	beq.n	8005ee8 <osMessageQueueGet+0x54>
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d002      	beq.n	8005ee8 <osMessageQueueGet+0x54>
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d003      	beq.n	8005ef0 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8005ee8:	f06f 0303 	mvn.w	r3, #3
 8005eec:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005eee:	e038      	b.n	8005f62 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005ef4:	f107 0310 	add.w	r3, r7, #16
 8005ef8:	461a      	mov	r2, r3
 8005efa:	68b9      	ldr	r1, [r7, #8]
 8005efc:	6a38      	ldr	r0, [r7, #32]
 8005efe:	f000 fee7 	bl	8006cd0 <xQueueReceiveFromISR>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d003      	beq.n	8005f10 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8005f08:	f06f 0302 	mvn.w	r3, #2
 8005f0c:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005f0e:	e028      	b.n	8005f62 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d025      	beq.n	8005f62 <osMessageQueueGet+0xce>
 8005f16:	4b17      	ldr	r3, [pc, #92]	@ (8005f74 <osMessageQueueGet+0xe0>)
 8005f18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f1c:	601a      	str	r2, [r3, #0]
 8005f1e:	f3bf 8f4f 	dsb	sy
 8005f22:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005f26:	e01c      	b.n	8005f62 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005f28:	6a3b      	ldr	r3, [r7, #32]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d002      	beq.n	8005f34 <osMessageQueueGet+0xa0>
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d103      	bne.n	8005f3c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8005f34:	f06f 0303 	mvn.w	r3, #3
 8005f38:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f3a:	e013      	b.n	8005f64 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005f3c:	683a      	ldr	r2, [r7, #0]
 8005f3e:	68b9      	ldr	r1, [r7, #8]
 8005f40:	6a38      	ldr	r0, [r7, #32]
 8005f42:	f000 fcc5 	bl	80068d0 <xQueueReceive>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d00b      	beq.n	8005f64 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d003      	beq.n	8005f5a <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8005f52:	f06f 0301 	mvn.w	r3, #1
 8005f56:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f58:	e004      	b.n	8005f64 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8005f5a:	f06f 0302 	mvn.w	r3, #2
 8005f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f60:	e000      	b.n	8005f64 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005f62:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8005f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3728      	adds	r7, #40	@ 0x28
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	20000748 	.word	0x20000748
 8005f74:	e000ed04 	.word	0xe000ed04

08005f78 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	4a07      	ldr	r2, [pc, #28]	@ (8005fa4 <vApplicationGetIdleTaskMemory+0x2c>)
 8005f88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	4a06      	ldr	r2, [pc, #24]	@ (8005fa8 <vApplicationGetIdleTaskMemory+0x30>)
 8005f8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2280      	movs	r2, #128	@ 0x80
 8005f94:	601a      	str	r2, [r3, #0]
}
 8005f96:	bf00      	nop
 8005f98:	3714      	adds	r7, #20
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	2000074c 	.word	0x2000074c
 8005fa8:	200007f4 	.word	0x200007f4

08005fac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	4a07      	ldr	r2, [pc, #28]	@ (8005fd8 <vApplicationGetTimerTaskMemory+0x2c>)
 8005fbc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	4a06      	ldr	r2, [pc, #24]	@ (8005fdc <vApplicationGetTimerTaskMemory+0x30>)
 8005fc2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005fca:	601a      	str	r2, [r3, #0]
}
 8005fcc:	bf00      	nop
 8005fce:	3714      	adds	r7, #20
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr
 8005fd8:	200009f4 	.word	0x200009f4
 8005fdc:	20000a9c 	.word	0x20000a9c

08005fe0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f103 0208 	add.w	r2, r3, #8
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ff8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f103 0208 	add.w	r2, r3, #8
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f103 0208 	add.w	r2, r3, #8
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006014:	bf00      	nop
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr

08006020 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800602e:	bf00      	nop
 8006030:	370c      	adds	r7, #12
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr

0800603a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800603a:	b480      	push	{r7}
 800603c:	b085      	sub	sp, #20
 800603e:	af00      	add	r7, sp, #0
 8006040:	6078      	str	r0, [r7, #4]
 8006042:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	689a      	ldr	r2, [r3, #8]
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	683a      	ldr	r2, [r7, #0]
 800605e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	1c5a      	adds	r2, r3, #1
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	601a      	str	r2, [r3, #0]
}
 8006076:	bf00      	nop
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006082:	b480      	push	{r7}
 8006084:	b085      	sub	sp, #20
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
 800608a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006098:	d103      	bne.n	80060a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	60fb      	str	r3, [r7, #12]
 80060a0:	e00c      	b.n	80060bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	3308      	adds	r3, #8
 80060a6:	60fb      	str	r3, [r7, #12]
 80060a8:	e002      	b.n	80060b0 <vListInsert+0x2e>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	60fb      	str	r3, [r7, #12]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68ba      	ldr	r2, [r7, #8]
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d2f6      	bcs.n	80060aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	685a      	ldr	r2, [r3, #4]
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	683a      	ldr	r2, [r7, #0]
 80060ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	683a      	ldr	r2, [r7, #0]
 80060d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	1c5a      	adds	r2, r3, #1
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	601a      	str	r2, [r3, #0]
}
 80060e8:	bf00      	nop
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	691b      	ldr	r3, [r3, #16]
 8006100:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	6892      	ldr	r2, [r2, #8]
 800610a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	6852      	ldr	r2, [r2, #4]
 8006114:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	429a      	cmp	r2, r3
 800611e:	d103      	bne.n	8006128 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	1e5a      	subs	r2, r3, #1
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
}
 800613c:	4618      	mov	r0, r3
 800613e:	3714      	adds	r7, #20
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr

08006148 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d10d      	bne.n	8006178 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800615c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006160:	b672      	cpsid	i
 8006162:	f383 8811 	msr	BASEPRI, r3
 8006166:	f3bf 8f6f 	isb	sy
 800616a:	f3bf 8f4f 	dsb	sy
 800616e:	b662      	cpsie	i
 8006170:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006172:	bf00      	nop
 8006174:	bf00      	nop
 8006176:	e7fd      	b.n	8006174 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006178:	f002 fd28 	bl	8008bcc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006184:	68f9      	ldr	r1, [r7, #12]
 8006186:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006188:	fb01 f303 	mul.w	r3, r1, r3
 800618c:	441a      	add	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061a8:	3b01      	subs	r3, #1
 80061aa:	68f9      	ldr	r1, [r7, #12]
 80061ac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80061ae:	fb01 f303 	mul.w	r3, r1, r3
 80061b2:	441a      	add	r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	22ff      	movs	r2, #255	@ 0xff
 80061bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	22ff      	movs	r2, #255	@ 0xff
 80061c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d114      	bne.n	80061f8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d01a      	beq.n	800620c <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	3310      	adds	r3, #16
 80061da:	4618      	mov	r0, r3
 80061dc:	f001 fcb6 	bl	8007b4c <xTaskRemoveFromEventList>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d012      	beq.n	800620c <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80061e6:	4b0d      	ldr	r3, [pc, #52]	@ (800621c <xQueueGenericReset+0xd4>)
 80061e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061ec:	601a      	str	r2, [r3, #0]
 80061ee:	f3bf 8f4f 	dsb	sy
 80061f2:	f3bf 8f6f 	isb	sy
 80061f6:	e009      	b.n	800620c <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	3310      	adds	r3, #16
 80061fc:	4618      	mov	r0, r3
 80061fe:	f7ff feef 	bl	8005fe0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	3324      	adds	r3, #36	@ 0x24
 8006206:	4618      	mov	r0, r3
 8006208:	f7ff feea 	bl	8005fe0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800620c:	f002 fd14 	bl	8008c38 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006210:	2301      	movs	r3, #1
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	e000ed04 	.word	0xe000ed04

08006220 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006220:	b580      	push	{r7, lr}
 8006222:	b08e      	sub	sp, #56	@ 0x38
 8006224:	af02      	add	r7, sp, #8
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
 800622c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d10d      	bne.n	8006250 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8006234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006238:	b672      	cpsid	i
 800623a:	f383 8811 	msr	BASEPRI, r3
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	b662      	cpsie	i
 8006248:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800624a:	bf00      	nop
 800624c:	bf00      	nop
 800624e:	e7fd      	b.n	800624c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10d      	bne.n	8006272 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8006256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625a:	b672      	cpsid	i
 800625c:	f383 8811 	msr	BASEPRI, r3
 8006260:	f3bf 8f6f 	isb	sy
 8006264:	f3bf 8f4f 	dsb	sy
 8006268:	b662      	cpsie	i
 800626a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800626c:	bf00      	nop
 800626e:	bf00      	nop
 8006270:	e7fd      	b.n	800626e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d002      	beq.n	800627e <xQueueGenericCreateStatic+0x5e>
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d001      	beq.n	8006282 <xQueueGenericCreateStatic+0x62>
 800627e:	2301      	movs	r3, #1
 8006280:	e000      	b.n	8006284 <xQueueGenericCreateStatic+0x64>
 8006282:	2300      	movs	r3, #0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d10d      	bne.n	80062a4 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8006288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800628c:	b672      	cpsid	i
 800628e:	f383 8811 	msr	BASEPRI, r3
 8006292:	f3bf 8f6f 	isb	sy
 8006296:	f3bf 8f4f 	dsb	sy
 800629a:	b662      	cpsie	i
 800629c:	623b      	str	r3, [r7, #32]
}
 800629e:	bf00      	nop
 80062a0:	bf00      	nop
 80062a2:	e7fd      	b.n	80062a0 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d102      	bne.n	80062b0 <xQueueGenericCreateStatic+0x90>
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d101      	bne.n	80062b4 <xQueueGenericCreateStatic+0x94>
 80062b0:	2301      	movs	r3, #1
 80062b2:	e000      	b.n	80062b6 <xQueueGenericCreateStatic+0x96>
 80062b4:	2300      	movs	r3, #0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10d      	bne.n	80062d6 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80062ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062be:	b672      	cpsid	i
 80062c0:	f383 8811 	msr	BASEPRI, r3
 80062c4:	f3bf 8f6f 	isb	sy
 80062c8:	f3bf 8f4f 	dsb	sy
 80062cc:	b662      	cpsie	i
 80062ce:	61fb      	str	r3, [r7, #28]
}
 80062d0:	bf00      	nop
 80062d2:	bf00      	nop
 80062d4:	e7fd      	b.n	80062d2 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80062d6:	2350      	movs	r3, #80	@ 0x50
 80062d8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	2b50      	cmp	r3, #80	@ 0x50
 80062de:	d00d      	beq.n	80062fc <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80062e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e4:	b672      	cpsid	i
 80062e6:	f383 8811 	msr	BASEPRI, r3
 80062ea:	f3bf 8f6f 	isb	sy
 80062ee:	f3bf 8f4f 	dsb	sy
 80062f2:	b662      	cpsie	i
 80062f4:	61bb      	str	r3, [r7, #24]
}
 80062f6:	bf00      	nop
 80062f8:	bf00      	nop
 80062fa:	e7fd      	b.n	80062f8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80062fc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006304:	2b00      	cmp	r3, #0
 8006306:	d00d      	beq.n	8006324 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006310:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	4613      	mov	r3, r2
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	68b9      	ldr	r1, [r7, #8]
 800631e:	68f8      	ldr	r0, [r7, #12]
 8006320:	f000 f848 	bl	80063b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006326:	4618      	mov	r0, r3
 8006328:	3730      	adds	r7, #48	@ 0x30
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800632e:	b580      	push	{r7, lr}
 8006330:	b08a      	sub	sp, #40	@ 0x28
 8006332:	af02      	add	r7, sp, #8
 8006334:	60f8      	str	r0, [r7, #12]
 8006336:	60b9      	str	r1, [r7, #8]
 8006338:	4613      	mov	r3, r2
 800633a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10d      	bne.n	800635e <xQueueGenericCreate+0x30>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006346:	b672      	cpsid	i
 8006348:	f383 8811 	msr	BASEPRI, r3
 800634c:	f3bf 8f6f 	isb	sy
 8006350:	f3bf 8f4f 	dsb	sy
 8006354:	b662      	cpsie	i
 8006356:	613b      	str	r3, [r7, #16]
}
 8006358:	bf00      	nop
 800635a:	bf00      	nop
 800635c:	e7fd      	b.n	800635a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d102      	bne.n	800636a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006364:	2300      	movs	r3, #0
 8006366:	61fb      	str	r3, [r7, #28]
 8006368:	e004      	b.n	8006374 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	68ba      	ldr	r2, [r7, #8]
 800636e:	fb02 f303 	mul.w	r3, r2, r3
 8006372:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006374:	69fb      	ldr	r3, [r7, #28]
 8006376:	3350      	adds	r3, #80	@ 0x50
 8006378:	4618      	mov	r0, r3
 800637a:	f002 fd55 	bl	8008e28 <pvPortMalloc>
 800637e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d011      	beq.n	80063aa <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006386:	69bb      	ldr	r3, [r7, #24]
 8006388:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	3350      	adds	r3, #80	@ 0x50
 800638e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006398:	79fa      	ldrb	r2, [r7, #7]
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	9300      	str	r3, [sp, #0]
 800639e:	4613      	mov	r3, r2
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	68b9      	ldr	r1, [r7, #8]
 80063a4:	68f8      	ldr	r0, [r7, #12]
 80063a6:	f000 f805 	bl	80063b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80063aa:	69bb      	ldr	r3, [r7, #24]
	}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3720      	adds	r7, #32
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
 80063c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d103      	bne.n	80063d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	69ba      	ldr	r2, [r7, #24]
 80063cc:	601a      	str	r2, [r3, #0]
 80063ce:	e002      	b.n	80063d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80063d6:	69bb      	ldr	r3, [r7, #24]
 80063d8:	68fa      	ldr	r2, [r7, #12]
 80063da:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	68ba      	ldr	r2, [r7, #8]
 80063e0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80063e2:	2101      	movs	r1, #1
 80063e4:	69b8      	ldr	r0, [r7, #24]
 80063e6:	f7ff feaf 	bl	8006148 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	78fa      	ldrb	r2, [r7, #3]
 80063ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80063f2:	bf00      	nop
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b082      	sub	sp, #8
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00e      	beq.n	8006426 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800641a:	2300      	movs	r3, #0
 800641c:	2200      	movs	r2, #0
 800641e:	2100      	movs	r1, #0
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 f8a7 	bl	8006574 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006426:	bf00      	nop
 8006428:	3708      	adds	r7, #8
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}

0800642e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800642e:	b580      	push	{r7, lr}
 8006430:	b086      	sub	sp, #24
 8006432:	af00      	add	r7, sp, #0
 8006434:	4603      	mov	r3, r0
 8006436:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006438:	2301      	movs	r3, #1
 800643a:	617b      	str	r3, [r7, #20]
 800643c:	2300      	movs	r3, #0
 800643e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006440:	79fb      	ldrb	r3, [r7, #7]
 8006442:	461a      	mov	r2, r3
 8006444:	6939      	ldr	r1, [r7, #16]
 8006446:	6978      	ldr	r0, [r7, #20]
 8006448:	f7ff ff71 	bl	800632e <xQueueGenericCreate>
 800644c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800644e:	68f8      	ldr	r0, [r7, #12]
 8006450:	f7ff ffd3 	bl	80063fa <prvInitialiseMutex>

		return xNewQueue;
 8006454:	68fb      	ldr	r3, [r7, #12]
	}
 8006456:	4618      	mov	r0, r3
 8006458:	3718      	adds	r7, #24
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}

0800645e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800645e:	b580      	push	{r7, lr}
 8006460:	b088      	sub	sp, #32
 8006462:	af02      	add	r7, sp, #8
 8006464:	4603      	mov	r3, r0
 8006466:	6039      	str	r1, [r7, #0]
 8006468:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800646a:	2301      	movs	r3, #1
 800646c:	617b      	str	r3, [r7, #20]
 800646e:	2300      	movs	r3, #0
 8006470:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006472:	79fb      	ldrb	r3, [r7, #7]
 8006474:	9300      	str	r3, [sp, #0]
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	2200      	movs	r2, #0
 800647a:	6939      	ldr	r1, [r7, #16]
 800647c:	6978      	ldr	r0, [r7, #20]
 800647e:	f7ff fecf 	bl	8006220 <xQueueGenericCreateStatic>
 8006482:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006484:	68f8      	ldr	r0, [r7, #12]
 8006486:	f7ff ffb8 	bl	80063fa <prvInitialiseMutex>

		return xNewQueue;
 800648a:	68fb      	ldr	r3, [r7, #12]
	}
 800648c:	4618      	mov	r0, r3
 800648e:	3718      	adds	r7, #24
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8006494:	b590      	push	{r4, r7, lr}
 8006496:	b087      	sub	sp, #28
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10d      	bne.n	80064c2 <xQueueGiveMutexRecursive+0x2e>
	__asm volatile
 80064a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064aa:	b672      	cpsid	i
 80064ac:	f383 8811 	msr	BASEPRI, r3
 80064b0:	f3bf 8f6f 	isb	sy
 80064b4:	f3bf 8f4f 	dsb	sy
 80064b8:	b662      	cpsie	i
 80064ba:	60fb      	str	r3, [r7, #12]
}
 80064bc:	bf00      	nop
 80064be:	bf00      	nop
 80064c0:	e7fd      	b.n	80064be <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	689c      	ldr	r4, [r3, #8]
 80064c6:	f001 fd0f 	bl	8007ee8 <xTaskGetCurrentTaskHandle>
 80064ca:	4603      	mov	r3, r0
 80064cc:	429c      	cmp	r4, r3
 80064ce:	d111      	bne.n	80064f4 <xQueueGiveMutexRecursive+0x60>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	1e5a      	subs	r2, r3, #1
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	68db      	ldr	r3, [r3, #12]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d105      	bne.n	80064ee <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80064e2:	2300      	movs	r3, #0
 80064e4:	2200      	movs	r2, #0
 80064e6:	2100      	movs	r1, #0
 80064e8:	6938      	ldr	r0, [r7, #16]
 80064ea:	f000 f843 	bl	8006574 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80064ee:	2301      	movs	r3, #1
 80064f0:	617b      	str	r3, [r7, #20]
 80064f2:	e001      	b.n	80064f8 <xQueueGiveMutexRecursive+0x64>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80064f4:	2300      	movs	r3, #0
 80064f6:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80064f8:	697b      	ldr	r3, [r7, #20]
	}
 80064fa:	4618      	mov	r0, r3
 80064fc:	371c      	adds	r7, #28
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd90      	pop	{r4, r7, pc}

08006502 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006502:	b590      	push	{r4, r7, lr}
 8006504:	b087      	sub	sp, #28
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
 800650a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10d      	bne.n	8006532 <xQueueTakeMutexRecursive+0x30>
	__asm volatile
 8006516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800651a:	b672      	cpsid	i
 800651c:	f383 8811 	msr	BASEPRI, r3
 8006520:	f3bf 8f6f 	isb	sy
 8006524:	f3bf 8f4f 	dsb	sy
 8006528:	b662      	cpsie	i
 800652a:	60fb      	str	r3, [r7, #12]
}
 800652c:	bf00      	nop
 800652e:	bf00      	nop
 8006530:	e7fd      	b.n	800652e <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	689c      	ldr	r4, [r3, #8]
 8006536:	f001 fcd7 	bl	8007ee8 <xTaskGetCurrentTaskHandle>
 800653a:	4603      	mov	r3, r0
 800653c:	429c      	cmp	r4, r3
 800653e:	d107      	bne.n	8006550 <xQueueTakeMutexRecursive+0x4e>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	1c5a      	adds	r2, r3, #1
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800654a:	2301      	movs	r3, #1
 800654c:	617b      	str	r3, [r7, #20]
 800654e:	e00c      	b.n	800656a <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006550:	6839      	ldr	r1, [r7, #0]
 8006552:	6938      	ldr	r0, [r7, #16]
 8006554:	f000 faa4 	bl	8006aa0 <xQueueSemaphoreTake>
 8006558:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d004      	beq.n	800656a <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	1c5a      	adds	r2, r3, #1
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800656a:	697b      	ldr	r3, [r7, #20]
	}
 800656c:	4618      	mov	r0, r3
 800656e:	371c      	adds	r7, #28
 8006570:	46bd      	mov	sp, r7
 8006572:	bd90      	pop	{r4, r7, pc}

08006574 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b08e      	sub	sp, #56	@ 0x38
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
 8006580:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006582:	2300      	movs	r3, #0
 8006584:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800658a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10d      	bne.n	80065ac <xQueueGenericSend+0x38>
	__asm volatile
 8006590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006594:	b672      	cpsid	i
 8006596:	f383 8811 	msr	BASEPRI, r3
 800659a:	f3bf 8f6f 	isb	sy
 800659e:	f3bf 8f4f 	dsb	sy
 80065a2:	b662      	cpsie	i
 80065a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80065a6:	bf00      	nop
 80065a8:	bf00      	nop
 80065aa:	e7fd      	b.n	80065a8 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d103      	bne.n	80065ba <xQueueGenericSend+0x46>
 80065b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d101      	bne.n	80065be <xQueueGenericSend+0x4a>
 80065ba:	2301      	movs	r3, #1
 80065bc:	e000      	b.n	80065c0 <xQueueGenericSend+0x4c>
 80065be:	2300      	movs	r3, #0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d10d      	bne.n	80065e0 <xQueueGenericSend+0x6c>
	__asm volatile
 80065c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c8:	b672      	cpsid	i
 80065ca:	f383 8811 	msr	BASEPRI, r3
 80065ce:	f3bf 8f6f 	isb	sy
 80065d2:	f3bf 8f4f 	dsb	sy
 80065d6:	b662      	cpsie	i
 80065d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80065da:	bf00      	nop
 80065dc:	bf00      	nop
 80065de:	e7fd      	b.n	80065dc <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	d103      	bne.n	80065ee <xQueueGenericSend+0x7a>
 80065e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d101      	bne.n	80065f2 <xQueueGenericSend+0x7e>
 80065ee:	2301      	movs	r3, #1
 80065f0:	e000      	b.n	80065f4 <xQueueGenericSend+0x80>
 80065f2:	2300      	movs	r3, #0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10d      	bne.n	8006614 <xQueueGenericSend+0xa0>
	__asm volatile
 80065f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065fc:	b672      	cpsid	i
 80065fe:	f383 8811 	msr	BASEPRI, r3
 8006602:	f3bf 8f6f 	isb	sy
 8006606:	f3bf 8f4f 	dsb	sy
 800660a:	b662      	cpsie	i
 800660c:	623b      	str	r3, [r7, #32]
}
 800660e:	bf00      	nop
 8006610:	bf00      	nop
 8006612:	e7fd      	b.n	8006610 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006614:	f001 fc78 	bl	8007f08 <xTaskGetSchedulerState>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d102      	bne.n	8006624 <xQueueGenericSend+0xb0>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <xQueueGenericSend+0xb4>
 8006624:	2301      	movs	r3, #1
 8006626:	e000      	b.n	800662a <xQueueGenericSend+0xb6>
 8006628:	2300      	movs	r3, #0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d10d      	bne.n	800664a <xQueueGenericSend+0xd6>
	__asm volatile
 800662e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006632:	b672      	cpsid	i
 8006634:	f383 8811 	msr	BASEPRI, r3
 8006638:	f3bf 8f6f 	isb	sy
 800663c:	f3bf 8f4f 	dsb	sy
 8006640:	b662      	cpsie	i
 8006642:	61fb      	str	r3, [r7, #28]
}
 8006644:	bf00      	nop
 8006646:	bf00      	nop
 8006648:	e7fd      	b.n	8006646 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800664a:	f002 fabf 	bl	8008bcc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800664e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006650:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006656:	429a      	cmp	r2, r3
 8006658:	d302      	bcc.n	8006660 <xQueueGenericSend+0xec>
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	2b02      	cmp	r3, #2
 800665e:	d129      	bne.n	80066b4 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006660:	683a      	ldr	r2, [r7, #0]
 8006662:	68b9      	ldr	r1, [r7, #8]
 8006664:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006666:	f000 fbd3 	bl	8006e10 <prvCopyDataToQueue>
 800666a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800666c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006670:	2b00      	cmp	r3, #0
 8006672:	d010      	beq.n	8006696 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006676:	3324      	adds	r3, #36	@ 0x24
 8006678:	4618      	mov	r0, r3
 800667a:	f001 fa67 	bl	8007b4c <xTaskRemoveFromEventList>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d013      	beq.n	80066ac <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006684:	4b3f      	ldr	r3, [pc, #252]	@ (8006784 <xQueueGenericSend+0x210>)
 8006686:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800668a:	601a      	str	r2, [r3, #0]
 800668c:	f3bf 8f4f 	dsb	sy
 8006690:	f3bf 8f6f 	isb	sy
 8006694:	e00a      	b.n	80066ac <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006698:	2b00      	cmp	r3, #0
 800669a:	d007      	beq.n	80066ac <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800669c:	4b39      	ldr	r3, [pc, #228]	@ (8006784 <xQueueGenericSend+0x210>)
 800669e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066a2:	601a      	str	r2, [r3, #0]
 80066a4:	f3bf 8f4f 	dsb	sy
 80066a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80066ac:	f002 fac4 	bl	8008c38 <vPortExitCritical>
				return pdPASS;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e063      	b.n	800677c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d103      	bne.n	80066c2 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80066ba:	f002 fabd 	bl	8008c38 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80066be:	2300      	movs	r3, #0
 80066c0:	e05c      	b.n	800677c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80066c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d106      	bne.n	80066d6 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80066c8:	f107 0314 	add.w	r3, r7, #20
 80066cc:	4618      	mov	r0, r3
 80066ce:	f001 faa3 	bl	8007c18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80066d2:	2301      	movs	r3, #1
 80066d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80066d6:	f002 faaf 	bl	8008c38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80066da:	f000 ffff 	bl	80076dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80066de:	f002 fa75 	bl	8008bcc <vPortEnterCritical>
 80066e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80066e8:	b25b      	sxtb	r3, r3
 80066ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ee:	d103      	bne.n	80066f8 <xQueueGenericSend+0x184>
 80066f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80066fe:	b25b      	sxtb	r3, r3
 8006700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006704:	d103      	bne.n	800670e <xQueueGenericSend+0x19a>
 8006706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800670e:	f002 fa93 	bl	8008c38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006712:	1d3a      	adds	r2, r7, #4
 8006714:	f107 0314 	add.w	r3, r7, #20
 8006718:	4611      	mov	r1, r2
 800671a:	4618      	mov	r0, r3
 800671c:	f001 fa92 	bl	8007c44 <xTaskCheckForTimeOut>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d124      	bne.n	8006770 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006726:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006728:	f000 fc6a 	bl	8007000 <prvIsQueueFull>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d018      	beq.n	8006764 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	3310      	adds	r3, #16
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	4611      	mov	r1, r2
 800673a:	4618      	mov	r0, r3
 800673c:	f001 f9b0 	bl	8007aa0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006740:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006742:	f000 fbf5 	bl	8006f30 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006746:	f000 ffd7 	bl	80076f8 <xTaskResumeAll>
 800674a:	4603      	mov	r3, r0
 800674c:	2b00      	cmp	r3, #0
 800674e:	f47f af7c 	bne.w	800664a <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8006752:	4b0c      	ldr	r3, [pc, #48]	@ (8006784 <xQueueGenericSend+0x210>)
 8006754:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006758:	601a      	str	r2, [r3, #0]
 800675a:	f3bf 8f4f 	dsb	sy
 800675e:	f3bf 8f6f 	isb	sy
 8006762:	e772      	b.n	800664a <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006764:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006766:	f000 fbe3 	bl	8006f30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800676a:	f000 ffc5 	bl	80076f8 <xTaskResumeAll>
 800676e:	e76c      	b.n	800664a <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006770:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006772:	f000 fbdd 	bl	8006f30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006776:	f000 ffbf 	bl	80076f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800677a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800677c:	4618      	mov	r0, r3
 800677e:	3738      	adds	r7, #56	@ 0x38
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}
 8006784:	e000ed04 	.word	0xe000ed04

08006788 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b08e      	sub	sp, #56	@ 0x38
 800678c:	af00      	add	r7, sp, #0
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	607a      	str	r2, [r7, #4]
 8006794:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800679a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679c:	2b00      	cmp	r3, #0
 800679e:	d10d      	bne.n	80067bc <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80067a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a4:	b672      	cpsid	i
 80067a6:	f383 8811 	msr	BASEPRI, r3
 80067aa:	f3bf 8f6f 	isb	sy
 80067ae:	f3bf 8f4f 	dsb	sy
 80067b2:	b662      	cpsie	i
 80067b4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80067b6:	bf00      	nop
 80067b8:	bf00      	nop
 80067ba:	e7fd      	b.n	80067b8 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d103      	bne.n	80067ca <xQueueGenericSendFromISR+0x42>
 80067c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d101      	bne.n	80067ce <xQueueGenericSendFromISR+0x46>
 80067ca:	2301      	movs	r3, #1
 80067cc:	e000      	b.n	80067d0 <xQueueGenericSendFromISR+0x48>
 80067ce:	2300      	movs	r3, #0
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d10d      	bne.n	80067f0 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80067d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d8:	b672      	cpsid	i
 80067da:	f383 8811 	msr	BASEPRI, r3
 80067de:	f3bf 8f6f 	isb	sy
 80067e2:	f3bf 8f4f 	dsb	sy
 80067e6:	b662      	cpsie	i
 80067e8:	623b      	str	r3, [r7, #32]
}
 80067ea:	bf00      	nop
 80067ec:	bf00      	nop
 80067ee:	e7fd      	b.n	80067ec <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	2b02      	cmp	r3, #2
 80067f4:	d103      	bne.n	80067fe <xQueueGenericSendFromISR+0x76>
 80067f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d101      	bne.n	8006802 <xQueueGenericSendFromISR+0x7a>
 80067fe:	2301      	movs	r3, #1
 8006800:	e000      	b.n	8006804 <xQueueGenericSendFromISR+0x7c>
 8006802:	2300      	movs	r3, #0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d10d      	bne.n	8006824 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8006808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800680c:	b672      	cpsid	i
 800680e:	f383 8811 	msr	BASEPRI, r3
 8006812:	f3bf 8f6f 	isb	sy
 8006816:	f3bf 8f4f 	dsb	sy
 800681a:	b662      	cpsie	i
 800681c:	61fb      	str	r3, [r7, #28]
}
 800681e:	bf00      	nop
 8006820:	bf00      	nop
 8006822:	e7fd      	b.n	8006820 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006824:	f002 faba 	bl	8008d9c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006828:	f3ef 8211 	mrs	r2, BASEPRI
 800682c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006830:	b672      	cpsid	i
 8006832:	f383 8811 	msr	BASEPRI, r3
 8006836:	f3bf 8f6f 	isb	sy
 800683a:	f3bf 8f4f 	dsb	sy
 800683e:	b662      	cpsie	i
 8006840:	61ba      	str	r2, [r7, #24]
 8006842:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006844:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006846:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800684c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006850:	429a      	cmp	r2, r3
 8006852:	d302      	bcc.n	800685a <xQueueGenericSendFromISR+0xd2>
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	2b02      	cmp	r3, #2
 8006858:	d12c      	bne.n	80068b4 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800685a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006860:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006864:	683a      	ldr	r2, [r7, #0]
 8006866:	68b9      	ldr	r1, [r7, #8]
 8006868:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800686a:	f000 fad1 	bl	8006e10 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800686e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8006872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006876:	d112      	bne.n	800689e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800687c:	2b00      	cmp	r3, #0
 800687e:	d016      	beq.n	80068ae <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006882:	3324      	adds	r3, #36	@ 0x24
 8006884:	4618      	mov	r0, r3
 8006886:	f001 f961 	bl	8007b4c <xTaskRemoveFromEventList>
 800688a:	4603      	mov	r3, r0
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00e      	beq.n	80068ae <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00b      	beq.n	80068ae <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	601a      	str	r2, [r3, #0]
 800689c:	e007      	b.n	80068ae <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800689e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80068a2:	3301      	adds	r3, #1
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	b25a      	sxtb	r2, r3
 80068a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80068ae:	2301      	movs	r3, #1
 80068b0:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80068b2:	e001      	b.n	80068b8 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80068b4:	2300      	movs	r3, #0
 80068b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80068b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ba:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80068c2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80068c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3738      	adds	r7, #56	@ 0x38
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
	...

080068d0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b08c      	sub	sp, #48	@ 0x30
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80068dc:	2300      	movs	r3, #0
 80068de:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80068e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d10d      	bne.n	8006906 <xQueueReceive+0x36>
	__asm volatile
 80068ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ee:	b672      	cpsid	i
 80068f0:	f383 8811 	msr	BASEPRI, r3
 80068f4:	f3bf 8f6f 	isb	sy
 80068f8:	f3bf 8f4f 	dsb	sy
 80068fc:	b662      	cpsie	i
 80068fe:	623b      	str	r3, [r7, #32]
}
 8006900:	bf00      	nop
 8006902:	bf00      	nop
 8006904:	e7fd      	b.n	8006902 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d103      	bne.n	8006914 <xQueueReceive+0x44>
 800690c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800690e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006910:	2b00      	cmp	r3, #0
 8006912:	d101      	bne.n	8006918 <xQueueReceive+0x48>
 8006914:	2301      	movs	r3, #1
 8006916:	e000      	b.n	800691a <xQueueReceive+0x4a>
 8006918:	2300      	movs	r3, #0
 800691a:	2b00      	cmp	r3, #0
 800691c:	d10d      	bne.n	800693a <xQueueReceive+0x6a>
	__asm volatile
 800691e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006922:	b672      	cpsid	i
 8006924:	f383 8811 	msr	BASEPRI, r3
 8006928:	f3bf 8f6f 	isb	sy
 800692c:	f3bf 8f4f 	dsb	sy
 8006930:	b662      	cpsie	i
 8006932:	61fb      	str	r3, [r7, #28]
}
 8006934:	bf00      	nop
 8006936:	bf00      	nop
 8006938:	e7fd      	b.n	8006936 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800693a:	f001 fae5 	bl	8007f08 <xTaskGetSchedulerState>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	d102      	bne.n	800694a <xQueueReceive+0x7a>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d101      	bne.n	800694e <xQueueReceive+0x7e>
 800694a:	2301      	movs	r3, #1
 800694c:	e000      	b.n	8006950 <xQueueReceive+0x80>
 800694e:	2300      	movs	r3, #0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10d      	bne.n	8006970 <xQueueReceive+0xa0>
	__asm volatile
 8006954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006958:	b672      	cpsid	i
 800695a:	f383 8811 	msr	BASEPRI, r3
 800695e:	f3bf 8f6f 	isb	sy
 8006962:	f3bf 8f4f 	dsb	sy
 8006966:	b662      	cpsie	i
 8006968:	61bb      	str	r3, [r7, #24]
}
 800696a:	bf00      	nop
 800696c:	bf00      	nop
 800696e:	e7fd      	b.n	800696c <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006970:	f002 f92c 	bl	8008bcc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006978:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800697a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697c:	2b00      	cmp	r3, #0
 800697e:	d01f      	beq.n	80069c0 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006980:	68b9      	ldr	r1, [r7, #8]
 8006982:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006984:	f000 faae 	bl	8006ee4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698a:	1e5a      	subs	r2, r3, #1
 800698c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800698e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006992:	691b      	ldr	r3, [r3, #16]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d00f      	beq.n	80069b8 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699a:	3310      	adds	r3, #16
 800699c:	4618      	mov	r0, r3
 800699e:	f001 f8d5 	bl	8007b4c <xTaskRemoveFromEventList>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d007      	beq.n	80069b8 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80069a8:	4b3c      	ldr	r3, [pc, #240]	@ (8006a9c <xQueueReceive+0x1cc>)
 80069aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069ae:	601a      	str	r2, [r3, #0]
 80069b0:	f3bf 8f4f 	dsb	sy
 80069b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80069b8:	f002 f93e 	bl	8008c38 <vPortExitCritical>
				return pdPASS;
 80069bc:	2301      	movs	r3, #1
 80069be:	e069      	b.n	8006a94 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d103      	bne.n	80069ce <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80069c6:	f002 f937 	bl	8008c38 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80069ca:	2300      	movs	r3, #0
 80069cc:	e062      	b.n	8006a94 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80069ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d106      	bne.n	80069e2 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80069d4:	f107 0310 	add.w	r3, r7, #16
 80069d8:	4618      	mov	r0, r3
 80069da:	f001 f91d 	bl	8007c18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80069de:	2301      	movs	r3, #1
 80069e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80069e2:	f002 f929 	bl	8008c38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80069e6:	f000 fe79 	bl	80076dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80069ea:	f002 f8ef 	bl	8008bcc <vPortEnterCritical>
 80069ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80069f4:	b25b      	sxtb	r3, r3
 80069f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fa:	d103      	bne.n	8006a04 <xQueueReceive+0x134>
 80069fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fe:	2200      	movs	r2, #0
 8006a00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a0a:	b25b      	sxtb	r3, r3
 8006a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a10:	d103      	bne.n	8006a1a <xQueueReceive+0x14a>
 8006a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a1a:	f002 f90d 	bl	8008c38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a1e:	1d3a      	adds	r2, r7, #4
 8006a20:	f107 0310 	add.w	r3, r7, #16
 8006a24:	4611      	mov	r1, r2
 8006a26:	4618      	mov	r0, r3
 8006a28:	f001 f90c 	bl	8007c44 <xTaskCheckForTimeOut>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d123      	bne.n	8006a7a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a34:	f000 face 	bl	8006fd4 <prvIsQueueEmpty>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d017      	beq.n	8006a6e <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a40:	3324      	adds	r3, #36	@ 0x24
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	4611      	mov	r1, r2
 8006a46:	4618      	mov	r0, r3
 8006a48:	f001 f82a 	bl	8007aa0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006a4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a4e:	f000 fa6f 	bl	8006f30 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006a52:	f000 fe51 	bl	80076f8 <xTaskResumeAll>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d189      	bne.n	8006970 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8006a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8006a9c <xQueueReceive+0x1cc>)
 8006a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a62:	601a      	str	r2, [r3, #0]
 8006a64:	f3bf 8f4f 	dsb	sy
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	e780      	b.n	8006970 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006a6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a70:	f000 fa5e 	bl	8006f30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006a74:	f000 fe40 	bl	80076f8 <xTaskResumeAll>
 8006a78:	e77a      	b.n	8006970 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006a7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a7c:	f000 fa58 	bl	8006f30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a80:	f000 fe3a 	bl	80076f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a86:	f000 faa5 	bl	8006fd4 <prvIsQueueEmpty>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f43f af6f 	beq.w	8006970 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006a92:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3730      	adds	r7, #48	@ 0x30
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	e000ed04 	.word	0xe000ed04

08006aa0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b08e      	sub	sp, #56	@ 0x38
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d10d      	bne.n	8006ad8 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8006abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac0:	b672      	cpsid	i
 8006ac2:	f383 8811 	msr	BASEPRI, r3
 8006ac6:	f3bf 8f6f 	isb	sy
 8006aca:	f3bf 8f4f 	dsb	sy
 8006ace:	b662      	cpsie	i
 8006ad0:	623b      	str	r3, [r7, #32]
}
 8006ad2:	bf00      	nop
 8006ad4:	bf00      	nop
 8006ad6:	e7fd      	b.n	8006ad4 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d00d      	beq.n	8006afc <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8006ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae4:	b672      	cpsid	i
 8006ae6:	f383 8811 	msr	BASEPRI, r3
 8006aea:	f3bf 8f6f 	isb	sy
 8006aee:	f3bf 8f4f 	dsb	sy
 8006af2:	b662      	cpsie	i
 8006af4:	61fb      	str	r3, [r7, #28]
}
 8006af6:	bf00      	nop
 8006af8:	bf00      	nop
 8006afa:	e7fd      	b.n	8006af8 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006afc:	f001 fa04 	bl	8007f08 <xTaskGetSchedulerState>
 8006b00:	4603      	mov	r3, r0
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d102      	bne.n	8006b0c <xQueueSemaphoreTake+0x6c>
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d101      	bne.n	8006b10 <xQueueSemaphoreTake+0x70>
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e000      	b.n	8006b12 <xQueueSemaphoreTake+0x72>
 8006b10:	2300      	movs	r3, #0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10d      	bne.n	8006b32 <xQueueSemaphoreTake+0x92>
	__asm volatile
 8006b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b1a:	b672      	cpsid	i
 8006b1c:	f383 8811 	msr	BASEPRI, r3
 8006b20:	f3bf 8f6f 	isb	sy
 8006b24:	f3bf 8f4f 	dsb	sy
 8006b28:	b662      	cpsie	i
 8006b2a:	61bb      	str	r3, [r7, #24]
}
 8006b2c:	bf00      	nop
 8006b2e:	bf00      	nop
 8006b30:	e7fd      	b.n	8006b2e <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b32:	f002 f84b 	bl	8008bcc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b3a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d024      	beq.n	8006b8c <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b44:	1e5a      	subs	r2, r3, #1
 8006b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b48:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d104      	bne.n	8006b5c <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006b52:	f001 fb5b 	bl	800820c <pvTaskIncrementMutexHeldCount>
 8006b56:	4602      	mov	r2, r0
 8006b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5e:	691b      	ldr	r3, [r3, #16]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d00f      	beq.n	8006b84 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b66:	3310      	adds	r3, #16
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f000 ffef 	bl	8007b4c <xTaskRemoveFromEventList>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d007      	beq.n	8006b84 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006b74:	4b55      	ldr	r3, [pc, #340]	@ (8006ccc <xQueueSemaphoreTake+0x22c>)
 8006b76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b7a:	601a      	str	r2, [r3, #0]
 8006b7c:	f3bf 8f4f 	dsb	sy
 8006b80:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006b84:	f002 f858 	bl	8008c38 <vPortExitCritical>
				return pdPASS;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e09a      	b.n	8006cc2 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d114      	bne.n	8006bbc <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d00d      	beq.n	8006bb4 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8006b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b9c:	b672      	cpsid	i
 8006b9e:	f383 8811 	msr	BASEPRI, r3
 8006ba2:	f3bf 8f6f 	isb	sy
 8006ba6:	f3bf 8f4f 	dsb	sy
 8006baa:	b662      	cpsie	i
 8006bac:	617b      	str	r3, [r7, #20]
}
 8006bae:	bf00      	nop
 8006bb0:	bf00      	nop
 8006bb2:	e7fd      	b.n	8006bb0 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006bb4:	f002 f840 	bl	8008c38 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	e082      	b.n	8006cc2 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d106      	bne.n	8006bd0 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bc2:	f107 030c 	add.w	r3, r7, #12
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f001 f826 	bl	8007c18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bd0:	f002 f832 	bl	8008c38 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bd4:	f000 fd82 	bl	80076dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bd8:	f001 fff8 	bl	8008bcc <vPortEnterCritical>
 8006bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bde:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006be2:	b25b      	sxtb	r3, r3
 8006be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006be8:	d103      	bne.n	8006bf2 <xQueueSemaphoreTake+0x152>
 8006bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bf8:	b25b      	sxtb	r3, r3
 8006bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bfe:	d103      	bne.n	8006c08 <xQueueSemaphoreTake+0x168>
 8006c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c08:	f002 f816 	bl	8008c38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c0c:	463a      	mov	r2, r7
 8006c0e:	f107 030c 	add.w	r3, r7, #12
 8006c12:	4611      	mov	r1, r2
 8006c14:	4618      	mov	r0, r3
 8006c16:	f001 f815 	bl	8007c44 <xTaskCheckForTimeOut>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d132      	bne.n	8006c86 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c20:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c22:	f000 f9d7 	bl	8006fd4 <prvIsQueueEmpty>
 8006c26:	4603      	mov	r3, r0
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d026      	beq.n	8006c7a <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d109      	bne.n	8006c48 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8006c34:	f001 ffca 	bl	8008bcc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f001 f981 	bl	8007f44 <xTaskPriorityInherit>
 8006c42:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006c44:	f001 fff8 	bl	8008c38 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c4a:	3324      	adds	r3, #36	@ 0x24
 8006c4c:	683a      	ldr	r2, [r7, #0]
 8006c4e:	4611      	mov	r1, r2
 8006c50:	4618      	mov	r0, r3
 8006c52:	f000 ff25 	bl	8007aa0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c58:	f000 f96a 	bl	8006f30 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c5c:	f000 fd4c 	bl	80076f8 <xTaskResumeAll>
 8006c60:	4603      	mov	r3, r0
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f47f af65 	bne.w	8006b32 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8006c68:	4b18      	ldr	r3, [pc, #96]	@ (8006ccc <xQueueSemaphoreTake+0x22c>)
 8006c6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c6e:	601a      	str	r2, [r3, #0]
 8006c70:	f3bf 8f4f 	dsb	sy
 8006c74:	f3bf 8f6f 	isb	sy
 8006c78:	e75b      	b.n	8006b32 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006c7a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c7c:	f000 f958 	bl	8006f30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c80:	f000 fd3a 	bl	80076f8 <xTaskResumeAll>
 8006c84:	e755      	b.n	8006b32 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006c86:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c88:	f000 f952 	bl	8006f30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c8c:	f000 fd34 	bl	80076f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c90:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c92:	f000 f99f 	bl	8006fd4 <prvIsQueueEmpty>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	f43f af4a 	beq.w	8006b32 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d00d      	beq.n	8006cc0 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8006ca4:	f001 ff92 	bl	8008bcc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006ca8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006caa:	f000 f899 	bl	8006de0 <prvGetDisinheritPriorityAfterTimeout>
 8006cae:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f001 fa20 	bl	80080fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006cbc:	f001 ffbc 	bl	8008c38 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006cc0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3738      	adds	r7, #56	@ 0x38
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	e000ed04 	.word	0xe000ed04

08006cd0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b08e      	sub	sp, #56	@ 0x38
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d10d      	bne.n	8006d02 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8006ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cea:	b672      	cpsid	i
 8006cec:	f383 8811 	msr	BASEPRI, r3
 8006cf0:	f3bf 8f6f 	isb	sy
 8006cf4:	f3bf 8f4f 	dsb	sy
 8006cf8:	b662      	cpsie	i
 8006cfa:	623b      	str	r3, [r7, #32]
}
 8006cfc:	bf00      	nop
 8006cfe:	bf00      	nop
 8006d00:	e7fd      	b.n	8006cfe <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d103      	bne.n	8006d10 <xQueueReceiveFromISR+0x40>
 8006d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d101      	bne.n	8006d14 <xQueueReceiveFromISR+0x44>
 8006d10:	2301      	movs	r3, #1
 8006d12:	e000      	b.n	8006d16 <xQueueReceiveFromISR+0x46>
 8006d14:	2300      	movs	r3, #0
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10d      	bne.n	8006d36 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8006d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d1e:	b672      	cpsid	i
 8006d20:	f383 8811 	msr	BASEPRI, r3
 8006d24:	f3bf 8f6f 	isb	sy
 8006d28:	f3bf 8f4f 	dsb	sy
 8006d2c:	b662      	cpsie	i
 8006d2e:	61fb      	str	r3, [r7, #28]
}
 8006d30:	bf00      	nop
 8006d32:	bf00      	nop
 8006d34:	e7fd      	b.n	8006d32 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d36:	f002 f831 	bl	8008d9c <vPortValidateInterruptPriority>
	__asm volatile
 8006d3a:	f3ef 8211 	mrs	r2, BASEPRI
 8006d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d42:	b672      	cpsid	i
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	b662      	cpsie	i
 8006d52:	61ba      	str	r2, [r7, #24]
 8006d54:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006d56:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d5e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d02f      	beq.n	8006dc6 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006d6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006d70:	68b9      	ldr	r1, [r7, #8]
 8006d72:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006d74:	f000 f8b6 	bl	8006ee4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d7a:	1e5a      	subs	r2, r3, #1
 8006d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d7e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006d80:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d88:	d112      	bne.n	8006db0 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d016      	beq.n	8006dc0 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d94:	3310      	adds	r3, #16
 8006d96:	4618      	mov	r0, r3
 8006d98:	f000 fed8 	bl	8007b4c <xTaskRemoveFromEventList>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d00e      	beq.n	8006dc0 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00b      	beq.n	8006dc0 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2201      	movs	r2, #1
 8006dac:	601a      	str	r2, [r3, #0]
 8006dae:	e007      	b.n	8006dc0 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006db0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006db4:	3301      	adds	r3, #1
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	b25a      	sxtb	r2, r3
 8006dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dc4:	e001      	b.n	8006dca <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dcc:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	f383 8811 	msr	BASEPRI, r3
}
 8006dd4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3738      	adds	r7, #56	@ 0x38
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006de0:	b480      	push	{r7}
 8006de2:	b085      	sub	sp, #20
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d006      	beq.n	8006dfe <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006dfa:	60fb      	str	r3, [r7, #12]
 8006dfc:	e001      	b.n	8006e02 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006e02:	68fb      	ldr	r3, [r7, #12]
	}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3714      	adds	r7, #20
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr

08006e10 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b086      	sub	sp, #24
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e24:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d10d      	bne.n	8006e4a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d14d      	bne.n	8006ed2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f001 f8ea 	bl	8008014 <xTaskPriorityDisinherit>
 8006e40:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2200      	movs	r2, #0
 8006e46:	609a      	str	r2, [r3, #8]
 8006e48:	e043      	b.n	8006ed2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d119      	bne.n	8006e84 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6858      	ldr	r0, [r3, #4]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e58:	461a      	mov	r2, r3
 8006e5a:	68b9      	ldr	r1, [r7, #8]
 8006e5c:	f002 fa52 	bl	8009304 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	685a      	ldr	r2, [r3, #4]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e68:	441a      	add	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	685a      	ldr	r2, [r3, #4]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d32b      	bcc.n	8006ed2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	605a      	str	r2, [r3, #4]
 8006e82:	e026      	b.n	8006ed2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	68d8      	ldr	r0, [r3, #12]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	68b9      	ldr	r1, [r7, #8]
 8006e90:	f002 fa38 	bl	8009304 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	68da      	ldr	r2, [r3, #12]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e9c:	425b      	negs	r3, r3
 8006e9e:	441a      	add	r2, r3
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	68da      	ldr	r2, [r3, #12]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d207      	bcs.n	8006ec0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	689a      	ldr	r2, [r3, #8]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb8:	425b      	negs	r3, r3
 8006eba:	441a      	add	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2b02      	cmp	r3, #2
 8006ec4:	d105      	bne.n	8006ed2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d002      	beq.n	8006ed2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	1c5a      	adds	r2, r3, #1
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006eda:	697b      	ldr	r3, [r7, #20]
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3718      	adds	r7, #24
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d018      	beq.n	8006f28 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	68da      	ldr	r2, [r3, #12]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efe:	441a      	add	r2, r3
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	68da      	ldr	r2, [r3, #12]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d303      	bcc.n	8006f18 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	68d9      	ldr	r1, [r3, #12]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f20:	461a      	mov	r2, r3
 8006f22:	6838      	ldr	r0, [r7, #0]
 8006f24:	f002 f9ee 	bl	8009304 <memcpy>
	}
}
 8006f28:	bf00      	nop
 8006f2a:	3708      	adds	r7, #8
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006f38:	f001 fe48 	bl	8008bcc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f42:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f44:	e011      	b.n	8006f6a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d012      	beq.n	8006f74 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	3324      	adds	r3, #36	@ 0x24
 8006f52:	4618      	mov	r0, r3
 8006f54:	f000 fdfa 	bl	8007b4c <xTaskRemoveFromEventList>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d001      	beq.n	8006f62 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006f5e:	f000 fed9 	bl	8007d14 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006f62:	7bfb      	ldrb	r3, [r7, #15]
 8006f64:	3b01      	subs	r3, #1
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	dce9      	bgt.n	8006f46 <prvUnlockQueue+0x16>
 8006f72:	e000      	b.n	8006f76 <prvUnlockQueue+0x46>
					break;
 8006f74:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	22ff      	movs	r2, #255	@ 0xff
 8006f7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006f7e:	f001 fe5b 	bl	8008c38 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006f82:	f001 fe23 	bl	8008bcc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f8c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f8e:	e011      	b.n	8006fb4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d012      	beq.n	8006fbe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	3310      	adds	r3, #16
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f000 fdd5 	bl	8007b4c <xTaskRemoveFromEventList>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d001      	beq.n	8006fac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006fa8:	f000 feb4 	bl	8007d14 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006fac:	7bbb      	ldrb	r3, [r7, #14]
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006fb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	dce9      	bgt.n	8006f90 <prvUnlockQueue+0x60>
 8006fbc:	e000      	b.n	8006fc0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006fbe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	22ff      	movs	r2, #255	@ 0xff
 8006fc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006fc8:	f001 fe36 	bl	8008c38 <vPortExitCritical>
}
 8006fcc:	bf00      	nop
 8006fce:	3710      	adds	r7, #16
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006fdc:	f001 fdf6 	bl	8008bcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d102      	bne.n	8006fee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	60fb      	str	r3, [r7, #12]
 8006fec:	e001      	b.n	8006ff2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ff2:	f001 fe21 	bl	8008c38 <vPortExitCritical>

	return xReturn;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3710      	adds	r7, #16
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}

08007000 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007008:	f001 fde0 	bl	8008bcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007014:	429a      	cmp	r2, r3
 8007016:	d102      	bne.n	800701e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007018:	2301      	movs	r3, #1
 800701a:	60fb      	str	r3, [r7, #12]
 800701c:	e001      	b.n	8007022 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800701e:	2300      	movs	r3, #0
 8007020:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007022:	f001 fe09 	bl	8008c38 <vPortExitCritical>

	return xReturn;
 8007026:	68fb      	ldr	r3, [r7, #12]
}
 8007028:	4618      	mov	r0, r3
 800702a:	3710      	adds	r7, #16
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800703a:	2300      	movs	r3, #0
 800703c:	60fb      	str	r3, [r7, #12]
 800703e:	e014      	b.n	800706a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007040:	4a0f      	ldr	r2, [pc, #60]	@ (8007080 <vQueueAddToRegistry+0x50>)
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10b      	bne.n	8007064 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800704c:	490c      	ldr	r1, [pc, #48]	@ (8007080 <vQueueAddToRegistry+0x50>)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	683a      	ldr	r2, [r7, #0]
 8007052:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007056:	4a0a      	ldr	r2, [pc, #40]	@ (8007080 <vQueueAddToRegistry+0x50>)
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	00db      	lsls	r3, r3, #3
 800705c:	4413      	add	r3, r2
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007062:	e006      	b.n	8007072 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	3301      	adds	r3, #1
 8007068:	60fb      	str	r3, [r7, #12]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2b07      	cmp	r3, #7
 800706e:	d9e7      	bls.n	8007040 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007070:	bf00      	nop
 8007072:	bf00      	nop
 8007074:	3714      	adds	r7, #20
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop
 8007080:	20000e9c 	.word	0x20000e9c

08007084 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007084:	b580      	push	{r7, lr}
 8007086:	b086      	sub	sp, #24
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007094:	f001 fd9a 	bl	8008bcc <vPortEnterCritical>
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800709e:	b25b      	sxtb	r3, r3
 80070a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070a4:	d103      	bne.n	80070ae <vQueueWaitForMessageRestricted+0x2a>
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	2200      	movs	r2, #0
 80070aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070b4:	b25b      	sxtb	r3, r3
 80070b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ba:	d103      	bne.n	80070c4 <vQueueWaitForMessageRestricted+0x40>
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	2200      	movs	r2, #0
 80070c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070c4:	f001 fdb8 	bl	8008c38 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d106      	bne.n	80070de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	3324      	adds	r3, #36	@ 0x24
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	68b9      	ldr	r1, [r7, #8]
 80070d8:	4618      	mov	r0, r3
 80070da:	f000 fd09 	bl	8007af0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80070de:	6978      	ldr	r0, [r7, #20]
 80070e0:	f7ff ff26 	bl	8006f30 <prvUnlockQueue>
	}
 80070e4:	bf00      	nop
 80070e6:	3718      	adds	r7, #24
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}

080070ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b08e      	sub	sp, #56	@ 0x38
 80070f0:	af04      	add	r7, sp, #16
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	607a      	str	r2, [r7, #4]
 80070f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80070fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d10d      	bne.n	800711c <xTaskCreateStatic+0x30>
	__asm volatile
 8007100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007104:	b672      	cpsid	i
 8007106:	f383 8811 	msr	BASEPRI, r3
 800710a:	f3bf 8f6f 	isb	sy
 800710e:	f3bf 8f4f 	dsb	sy
 8007112:	b662      	cpsie	i
 8007114:	623b      	str	r3, [r7, #32]
}
 8007116:	bf00      	nop
 8007118:	bf00      	nop
 800711a:	e7fd      	b.n	8007118 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800711c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800711e:	2b00      	cmp	r3, #0
 8007120:	d10d      	bne.n	800713e <xTaskCreateStatic+0x52>
	__asm volatile
 8007122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007126:	b672      	cpsid	i
 8007128:	f383 8811 	msr	BASEPRI, r3
 800712c:	f3bf 8f6f 	isb	sy
 8007130:	f3bf 8f4f 	dsb	sy
 8007134:	b662      	cpsie	i
 8007136:	61fb      	str	r3, [r7, #28]
}
 8007138:	bf00      	nop
 800713a:	bf00      	nop
 800713c:	e7fd      	b.n	800713a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800713e:	23a8      	movs	r3, #168	@ 0xa8
 8007140:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	2ba8      	cmp	r3, #168	@ 0xa8
 8007146:	d00d      	beq.n	8007164 <xTaskCreateStatic+0x78>
	__asm volatile
 8007148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800714c:	b672      	cpsid	i
 800714e:	f383 8811 	msr	BASEPRI, r3
 8007152:	f3bf 8f6f 	isb	sy
 8007156:	f3bf 8f4f 	dsb	sy
 800715a:	b662      	cpsie	i
 800715c:	61bb      	str	r3, [r7, #24]
}
 800715e:	bf00      	nop
 8007160:	bf00      	nop
 8007162:	e7fd      	b.n	8007160 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007164:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007168:	2b00      	cmp	r3, #0
 800716a:	d01e      	beq.n	80071aa <xTaskCreateStatic+0xbe>
 800716c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800716e:	2b00      	cmp	r3, #0
 8007170:	d01b      	beq.n	80071aa <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007174:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007178:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800717a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800717c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717e:	2202      	movs	r2, #2
 8007180:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007184:	2300      	movs	r3, #0
 8007186:	9303      	str	r3, [sp, #12]
 8007188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718a:	9302      	str	r3, [sp, #8]
 800718c:	f107 0314 	add.w	r3, r7, #20
 8007190:	9301      	str	r3, [sp, #4]
 8007192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007194:	9300      	str	r3, [sp, #0]
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	68b9      	ldr	r1, [r7, #8]
 800719c:	68f8      	ldr	r0, [r7, #12]
 800719e:	f000 f851 	bl	8007244 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80071a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80071a4:	f000 f8f8 	bl	8007398 <prvAddNewTaskToReadyList>
 80071a8:	e001      	b.n	80071ae <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80071aa:	2300      	movs	r3, #0
 80071ac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80071ae:	697b      	ldr	r3, [r7, #20]
	}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3728      	adds	r7, #40	@ 0x28
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b08c      	sub	sp, #48	@ 0x30
 80071bc:	af04      	add	r7, sp, #16
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	603b      	str	r3, [r7, #0]
 80071c4:	4613      	mov	r3, r2
 80071c6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80071c8:	88fb      	ldrh	r3, [r7, #6]
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4618      	mov	r0, r3
 80071ce:	f001 fe2b 	bl	8008e28 <pvPortMalloc>
 80071d2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00e      	beq.n	80071f8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80071da:	20a8      	movs	r0, #168	@ 0xa8
 80071dc:	f001 fe24 	bl	8008e28 <pvPortMalloc>
 80071e0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80071e2:	69fb      	ldr	r3, [r7, #28]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d003      	beq.n	80071f0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	697a      	ldr	r2, [r7, #20]
 80071ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80071ee:	e005      	b.n	80071fc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80071f0:	6978      	ldr	r0, [r7, #20]
 80071f2:	f001 fee7 	bl	8008fc4 <vPortFree>
 80071f6:	e001      	b.n	80071fc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80071f8:	2300      	movs	r3, #0
 80071fa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d017      	beq.n	8007232 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	2200      	movs	r2, #0
 8007206:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800720a:	88fa      	ldrh	r2, [r7, #6]
 800720c:	2300      	movs	r3, #0
 800720e:	9303      	str	r3, [sp, #12]
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	9302      	str	r3, [sp, #8]
 8007214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007216:	9301      	str	r3, [sp, #4]
 8007218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800721a:	9300      	str	r3, [sp, #0]
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	68b9      	ldr	r1, [r7, #8]
 8007220:	68f8      	ldr	r0, [r7, #12]
 8007222:	f000 f80f 	bl	8007244 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007226:	69f8      	ldr	r0, [r7, #28]
 8007228:	f000 f8b6 	bl	8007398 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800722c:	2301      	movs	r3, #1
 800722e:	61bb      	str	r3, [r7, #24]
 8007230:	e002      	b.n	8007238 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007232:	f04f 33ff 	mov.w	r3, #4294967295
 8007236:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007238:	69bb      	ldr	r3, [r7, #24]
	}
 800723a:	4618      	mov	r0, r3
 800723c:	3720      	adds	r7, #32
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}
	...

08007244 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b088      	sub	sp, #32
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
 8007250:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007254:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	461a      	mov	r2, r3
 800725c:	21a5      	movs	r1, #165	@ 0xa5
 800725e:	f001 ffcd 	bl	80091fc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007264:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007266:	6879      	ldr	r1, [r7, #4]
 8007268:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800726c:	440b      	add	r3, r1
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	4413      	add	r3, r2
 8007272:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007274:	69bb      	ldr	r3, [r7, #24]
 8007276:	f023 0307 	bic.w	r3, r3, #7
 800727a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	f003 0307 	and.w	r3, r3, #7
 8007282:	2b00      	cmp	r3, #0
 8007284:	d00d      	beq.n	80072a2 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8007286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800728a:	b672      	cpsid	i
 800728c:	f383 8811 	msr	BASEPRI, r3
 8007290:	f3bf 8f6f 	isb	sy
 8007294:	f3bf 8f4f 	dsb	sy
 8007298:	b662      	cpsie	i
 800729a:	617b      	str	r3, [r7, #20]
}
 800729c:	bf00      	nop
 800729e:	bf00      	nop
 80072a0:	e7fd      	b.n	800729e <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d01f      	beq.n	80072e8 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80072a8:	2300      	movs	r3, #0
 80072aa:	61fb      	str	r3, [r7, #28]
 80072ac:	e012      	b.n	80072d4 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80072ae:	68ba      	ldr	r2, [r7, #8]
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	4413      	add	r3, r2
 80072b4:	7819      	ldrb	r1, [r3, #0]
 80072b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072b8:	69fb      	ldr	r3, [r7, #28]
 80072ba:	4413      	add	r3, r2
 80072bc:	3334      	adds	r3, #52	@ 0x34
 80072be:	460a      	mov	r2, r1
 80072c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80072c2:	68ba      	ldr	r2, [r7, #8]
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	4413      	add	r3, r2
 80072c8:	781b      	ldrb	r3, [r3, #0]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d006      	beq.n	80072dc <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	3301      	adds	r3, #1
 80072d2:	61fb      	str	r3, [r7, #28]
 80072d4:	69fb      	ldr	r3, [r7, #28]
 80072d6:	2b0f      	cmp	r3, #15
 80072d8:	d9e9      	bls.n	80072ae <prvInitialiseNewTask+0x6a>
 80072da:	e000      	b.n	80072de <prvInitialiseNewTask+0x9a>
			{
				break;
 80072dc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80072de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e0:	2200      	movs	r2, #0
 80072e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80072e6:	e003      	b.n	80072f0 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80072e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ea:	2200      	movs	r2, #0
 80072ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80072f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f2:	2b37      	cmp	r3, #55	@ 0x37
 80072f4:	d901      	bls.n	80072fa <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80072f6:	2337      	movs	r3, #55	@ 0x37
 80072f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80072fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007302:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007304:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007308:	2200      	movs	r2, #0
 800730a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800730c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800730e:	3304      	adds	r3, #4
 8007310:	4618      	mov	r0, r3
 8007312:	f7fe fe85 	bl	8006020 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007318:	3318      	adds	r3, #24
 800731a:	4618      	mov	r0, r3
 800731c:	f7fe fe80 	bl	8006020 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007322:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007324:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007328:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800732c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007332:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007334:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007338:	2200      	movs	r2, #0
 800733a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800733e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007340:	2200      	movs	r2, #0
 8007342:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007348:	3354      	adds	r3, #84	@ 0x54
 800734a:	224c      	movs	r2, #76	@ 0x4c
 800734c:	2100      	movs	r1, #0
 800734e:	4618      	mov	r0, r3
 8007350:	f001 ff54 	bl	80091fc <memset>
 8007354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007356:	4a0d      	ldr	r2, [pc, #52]	@ (800738c <prvInitialiseNewTask+0x148>)
 8007358:	659a      	str	r2, [r3, #88]	@ 0x58
 800735a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735c:	4a0c      	ldr	r2, [pc, #48]	@ (8007390 <prvInitialiseNewTask+0x14c>)
 800735e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007362:	4a0c      	ldr	r2, [pc, #48]	@ (8007394 <prvInitialiseNewTask+0x150>)
 8007364:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007366:	683a      	ldr	r2, [r7, #0]
 8007368:	68f9      	ldr	r1, [r7, #12]
 800736a:	69b8      	ldr	r0, [r7, #24]
 800736c:	f001 fb1e 	bl	80089ac <pxPortInitialiseStack>
 8007370:	4602      	mov	r2, r0
 8007372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007374:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007378:	2b00      	cmp	r3, #0
 800737a:	d002      	beq.n	8007382 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800737c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800737e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007380:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007382:	bf00      	nop
 8007384:	3720      	adds	r7, #32
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	20005128 	.word	0x20005128
 8007390:	20005190 	.word	0x20005190
 8007394:	200051f8 	.word	0x200051f8

08007398 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b082      	sub	sp, #8
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80073a0:	f001 fc14 	bl	8008bcc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80073a4:	4b2d      	ldr	r3, [pc, #180]	@ (800745c <prvAddNewTaskToReadyList+0xc4>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	3301      	adds	r3, #1
 80073aa:	4a2c      	ldr	r2, [pc, #176]	@ (800745c <prvAddNewTaskToReadyList+0xc4>)
 80073ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80073ae:	4b2c      	ldr	r3, [pc, #176]	@ (8007460 <prvAddNewTaskToReadyList+0xc8>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d109      	bne.n	80073ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80073b6:	4a2a      	ldr	r2, [pc, #168]	@ (8007460 <prvAddNewTaskToReadyList+0xc8>)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80073bc:	4b27      	ldr	r3, [pc, #156]	@ (800745c <prvAddNewTaskToReadyList+0xc4>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d110      	bne.n	80073e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80073c4:	f000 fcca 	bl	8007d5c <prvInitialiseTaskLists>
 80073c8:	e00d      	b.n	80073e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80073ca:	4b26      	ldr	r3, [pc, #152]	@ (8007464 <prvAddNewTaskToReadyList+0xcc>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d109      	bne.n	80073e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80073d2:	4b23      	ldr	r3, [pc, #140]	@ (8007460 <prvAddNewTaskToReadyList+0xc8>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073dc:	429a      	cmp	r2, r3
 80073de:	d802      	bhi.n	80073e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80073e0:	4a1f      	ldr	r2, [pc, #124]	@ (8007460 <prvAddNewTaskToReadyList+0xc8>)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80073e6:	4b20      	ldr	r3, [pc, #128]	@ (8007468 <prvAddNewTaskToReadyList+0xd0>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	3301      	adds	r3, #1
 80073ec:	4a1e      	ldr	r2, [pc, #120]	@ (8007468 <prvAddNewTaskToReadyList+0xd0>)
 80073ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80073f0:	4b1d      	ldr	r3, [pc, #116]	@ (8007468 <prvAddNewTaskToReadyList+0xd0>)
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073fc:	4b1b      	ldr	r3, [pc, #108]	@ (800746c <prvAddNewTaskToReadyList+0xd4>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	429a      	cmp	r2, r3
 8007402:	d903      	bls.n	800740c <prvAddNewTaskToReadyList+0x74>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007408:	4a18      	ldr	r2, [pc, #96]	@ (800746c <prvAddNewTaskToReadyList+0xd4>)
 800740a:	6013      	str	r3, [r2, #0]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007410:	4613      	mov	r3, r2
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	009b      	lsls	r3, r3, #2
 8007418:	4a15      	ldr	r2, [pc, #84]	@ (8007470 <prvAddNewTaskToReadyList+0xd8>)
 800741a:	441a      	add	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	3304      	adds	r3, #4
 8007420:	4619      	mov	r1, r3
 8007422:	4610      	mov	r0, r2
 8007424:	f7fe fe09 	bl	800603a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007428:	f001 fc06 	bl	8008c38 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800742c:	4b0d      	ldr	r3, [pc, #52]	@ (8007464 <prvAddNewTaskToReadyList+0xcc>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d00e      	beq.n	8007452 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007434:	4b0a      	ldr	r3, [pc, #40]	@ (8007460 <prvAddNewTaskToReadyList+0xc8>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800743e:	429a      	cmp	r2, r3
 8007440:	d207      	bcs.n	8007452 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007442:	4b0c      	ldr	r3, [pc, #48]	@ (8007474 <prvAddNewTaskToReadyList+0xdc>)
 8007444:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007448:	601a      	str	r2, [r3, #0]
 800744a:	f3bf 8f4f 	dsb	sy
 800744e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007452:	bf00      	nop
 8007454:	3708      	adds	r7, #8
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	200013b0 	.word	0x200013b0
 8007460:	20000edc 	.word	0x20000edc
 8007464:	200013bc 	.word	0x200013bc
 8007468:	200013cc 	.word	0x200013cc
 800746c:	200013b8 	.word	0x200013b8
 8007470:	20000ee0 	.word	0x20000ee0
 8007474:	e000ed04 	.word	0xe000ed04

08007478 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007478:	b580      	push	{r7, lr}
 800747a:	b08a      	sub	sp, #40	@ 0x28
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007482:	2300      	movs	r3, #0
 8007484:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d10d      	bne.n	80074a8 <vTaskDelayUntil+0x30>
	__asm volatile
 800748c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007490:	b672      	cpsid	i
 8007492:	f383 8811 	msr	BASEPRI, r3
 8007496:	f3bf 8f6f 	isb	sy
 800749a:	f3bf 8f4f 	dsb	sy
 800749e:	b662      	cpsie	i
 80074a0:	617b      	str	r3, [r7, #20]
}
 80074a2:	bf00      	nop
 80074a4:	bf00      	nop
 80074a6:	e7fd      	b.n	80074a4 <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d10d      	bne.n	80074ca <vTaskDelayUntil+0x52>
	__asm volatile
 80074ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b2:	b672      	cpsid	i
 80074b4:	f383 8811 	msr	BASEPRI, r3
 80074b8:	f3bf 8f6f 	isb	sy
 80074bc:	f3bf 8f4f 	dsb	sy
 80074c0:	b662      	cpsie	i
 80074c2:	613b      	str	r3, [r7, #16]
}
 80074c4:	bf00      	nop
 80074c6:	bf00      	nop
 80074c8:	e7fd      	b.n	80074c6 <vTaskDelayUntil+0x4e>
		configASSERT( uxSchedulerSuspended == 0 );
 80074ca:	4b2b      	ldr	r3, [pc, #172]	@ (8007578 <vTaskDelayUntil+0x100>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00d      	beq.n	80074ee <vTaskDelayUntil+0x76>
	__asm volatile
 80074d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d6:	b672      	cpsid	i
 80074d8:	f383 8811 	msr	BASEPRI, r3
 80074dc:	f3bf 8f6f 	isb	sy
 80074e0:	f3bf 8f4f 	dsb	sy
 80074e4:	b662      	cpsie	i
 80074e6:	60fb      	str	r3, [r7, #12]
}
 80074e8:	bf00      	nop
 80074ea:	bf00      	nop
 80074ec:	e7fd      	b.n	80074ea <vTaskDelayUntil+0x72>

		vTaskSuspendAll();
 80074ee:	f000 f8f5 	bl	80076dc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80074f2:	4b22      	ldr	r3, [pc, #136]	@ (800757c <vTaskDelayUntil+0x104>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	683a      	ldr	r2, [r7, #0]
 80074fe:	4413      	add	r3, r2
 8007500:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	6a3a      	ldr	r2, [r7, #32]
 8007508:	429a      	cmp	r2, r3
 800750a:	d20b      	bcs.n	8007524 <vTaskDelayUntil+0xac>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	69fa      	ldr	r2, [r7, #28]
 8007512:	429a      	cmp	r2, r3
 8007514:	d211      	bcs.n	800753a <vTaskDelayUntil+0xc2>
 8007516:	69fa      	ldr	r2, [r7, #28]
 8007518:	6a3b      	ldr	r3, [r7, #32]
 800751a:	429a      	cmp	r2, r3
 800751c:	d90d      	bls.n	800753a <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
 800751e:	2301      	movs	r3, #1
 8007520:	627b      	str	r3, [r7, #36]	@ 0x24
 8007522:	e00a      	b.n	800753a <vTaskDelayUntil+0xc2>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	69fa      	ldr	r2, [r7, #28]
 800752a:	429a      	cmp	r2, r3
 800752c:	d303      	bcc.n	8007536 <vTaskDelayUntil+0xbe>
 800752e:	69fa      	ldr	r2, [r7, #28]
 8007530:	6a3b      	ldr	r3, [r7, #32]
 8007532:	429a      	cmp	r2, r3
 8007534:	d901      	bls.n	800753a <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
 8007536:	2301      	movs	r3, #1
 8007538:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	69fa      	ldr	r2, [r7, #28]
 800753e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007542:	2b00      	cmp	r3, #0
 8007544:	d006      	beq.n	8007554 <vTaskDelayUntil+0xdc>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007546:	69fa      	ldr	r2, [r7, #28]
 8007548:	6a3b      	ldr	r3, [r7, #32]
 800754a:	1ad3      	subs	r3, r2, r3
 800754c:	2100      	movs	r1, #0
 800754e:	4618      	mov	r0, r3
 8007550:	f000 fe70 	bl	8008234 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007554:	f000 f8d0 	bl	80076f8 <xTaskResumeAll>
 8007558:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800755a:	69bb      	ldr	r3, [r7, #24]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d107      	bne.n	8007570 <vTaskDelayUntil+0xf8>
		{
			portYIELD_WITHIN_API();
 8007560:	4b07      	ldr	r3, [pc, #28]	@ (8007580 <vTaskDelayUntil+0x108>)
 8007562:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007566:	601a      	str	r2, [r3, #0]
 8007568:	f3bf 8f4f 	dsb	sy
 800756c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007570:	bf00      	nop
 8007572:	3728      	adds	r7, #40	@ 0x28
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}
 8007578:	200013d8 	.word	0x200013d8
 800757c:	200013b4 	.word	0x200013b4
 8007580:	e000ed04 	.word	0xe000ed04

08007584 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800758c:	2300      	movs	r3, #0
 800758e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d01a      	beq.n	80075cc <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007596:	4b15      	ldr	r3, [pc, #84]	@ (80075ec <vTaskDelay+0x68>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00d      	beq.n	80075ba <vTaskDelay+0x36>
	__asm volatile
 800759e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a2:	b672      	cpsid	i
 80075a4:	f383 8811 	msr	BASEPRI, r3
 80075a8:	f3bf 8f6f 	isb	sy
 80075ac:	f3bf 8f4f 	dsb	sy
 80075b0:	b662      	cpsie	i
 80075b2:	60bb      	str	r3, [r7, #8]
}
 80075b4:	bf00      	nop
 80075b6:	bf00      	nop
 80075b8:	e7fd      	b.n	80075b6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80075ba:	f000 f88f 	bl	80076dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80075be:	2100      	movs	r1, #0
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f000 fe37 	bl	8008234 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80075c6:	f000 f897 	bl	80076f8 <xTaskResumeAll>
 80075ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d107      	bne.n	80075e2 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80075d2:	4b07      	ldr	r3, [pc, #28]	@ (80075f0 <vTaskDelay+0x6c>)
 80075d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075d8:	601a      	str	r2, [r3, #0]
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80075e2:	bf00      	nop
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	200013d8 	.word	0x200013d8
 80075f0:	e000ed04 	.word	0xe000ed04

080075f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b08a      	sub	sp, #40	@ 0x28
 80075f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80075fa:	2300      	movs	r3, #0
 80075fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80075fe:	2300      	movs	r3, #0
 8007600:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007602:	463a      	mov	r2, r7
 8007604:	1d39      	adds	r1, r7, #4
 8007606:	f107 0308 	add.w	r3, r7, #8
 800760a:	4618      	mov	r0, r3
 800760c:	f7fe fcb4 	bl	8005f78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007610:	6839      	ldr	r1, [r7, #0]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	68ba      	ldr	r2, [r7, #8]
 8007616:	9202      	str	r2, [sp, #8]
 8007618:	9301      	str	r3, [sp, #4]
 800761a:	2300      	movs	r3, #0
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	2300      	movs	r3, #0
 8007620:	460a      	mov	r2, r1
 8007622:	4926      	ldr	r1, [pc, #152]	@ (80076bc <vTaskStartScheduler+0xc8>)
 8007624:	4826      	ldr	r0, [pc, #152]	@ (80076c0 <vTaskStartScheduler+0xcc>)
 8007626:	f7ff fd61 	bl	80070ec <xTaskCreateStatic>
 800762a:	4603      	mov	r3, r0
 800762c:	4a25      	ldr	r2, [pc, #148]	@ (80076c4 <vTaskStartScheduler+0xd0>)
 800762e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007630:	4b24      	ldr	r3, [pc, #144]	@ (80076c4 <vTaskStartScheduler+0xd0>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d002      	beq.n	800763e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007638:	2301      	movs	r3, #1
 800763a:	617b      	str	r3, [r7, #20]
 800763c:	e001      	b.n	8007642 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800763e:	2300      	movs	r3, #0
 8007640:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	2b01      	cmp	r3, #1
 8007646:	d102      	bne.n	800764e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007648:	f000 fe48 	bl	80082dc <xTimerCreateTimerTask>
 800764c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d11d      	bne.n	8007690 <vTaskStartScheduler+0x9c>
	__asm volatile
 8007654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007658:	b672      	cpsid	i
 800765a:	f383 8811 	msr	BASEPRI, r3
 800765e:	f3bf 8f6f 	isb	sy
 8007662:	f3bf 8f4f 	dsb	sy
 8007666:	b662      	cpsie	i
 8007668:	613b      	str	r3, [r7, #16]
}
 800766a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800766c:	4b16      	ldr	r3, [pc, #88]	@ (80076c8 <vTaskStartScheduler+0xd4>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	3354      	adds	r3, #84	@ 0x54
 8007672:	4a16      	ldr	r2, [pc, #88]	@ (80076cc <vTaskStartScheduler+0xd8>)
 8007674:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007676:	4b16      	ldr	r3, [pc, #88]	@ (80076d0 <vTaskStartScheduler+0xdc>)
 8007678:	f04f 32ff 	mov.w	r2, #4294967295
 800767c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800767e:	4b15      	ldr	r3, [pc, #84]	@ (80076d4 <vTaskStartScheduler+0xe0>)
 8007680:	2201      	movs	r2, #1
 8007682:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007684:	4b14      	ldr	r3, [pc, #80]	@ (80076d8 <vTaskStartScheduler+0xe4>)
 8007686:	2200      	movs	r2, #0
 8007688:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800768a:	f001 fa21 	bl	8008ad0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800768e:	e011      	b.n	80076b4 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007696:	d10d      	bne.n	80076b4 <vTaskStartScheduler+0xc0>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769c:	b672      	cpsid	i
 800769e:	f383 8811 	msr	BASEPRI, r3
 80076a2:	f3bf 8f6f 	isb	sy
 80076a6:	f3bf 8f4f 	dsb	sy
 80076aa:	b662      	cpsie	i
 80076ac:	60fb      	str	r3, [r7, #12]
}
 80076ae:	bf00      	nop
 80076b0:	bf00      	nop
 80076b2:	e7fd      	b.n	80076b0 <vTaskStartScheduler+0xbc>
}
 80076b4:	bf00      	nop
 80076b6:	3718      	adds	r7, #24
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	08009468 	.word	0x08009468
 80076c0:	08007d2d 	.word	0x08007d2d
 80076c4:	200013d4 	.word	0x200013d4
 80076c8:	20000edc 	.word	0x20000edc
 80076cc:	2000001c 	.word	0x2000001c
 80076d0:	200013d0 	.word	0x200013d0
 80076d4:	200013bc 	.word	0x200013bc
 80076d8:	200013b4 	.word	0x200013b4

080076dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80076dc:	b480      	push	{r7}
 80076de:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80076e0:	4b04      	ldr	r3, [pc, #16]	@ (80076f4 <vTaskSuspendAll+0x18>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3301      	adds	r3, #1
 80076e6:	4a03      	ldr	r2, [pc, #12]	@ (80076f4 <vTaskSuspendAll+0x18>)
 80076e8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80076ea:	bf00      	nop
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr
 80076f4:	200013d8 	.word	0x200013d8

080076f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80076fe:	2300      	movs	r3, #0
 8007700:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007702:	2300      	movs	r3, #0
 8007704:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007706:	4b43      	ldr	r3, [pc, #268]	@ (8007814 <xTaskResumeAll+0x11c>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d10d      	bne.n	800772a <xTaskResumeAll+0x32>
	__asm volatile
 800770e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007712:	b672      	cpsid	i
 8007714:	f383 8811 	msr	BASEPRI, r3
 8007718:	f3bf 8f6f 	isb	sy
 800771c:	f3bf 8f4f 	dsb	sy
 8007720:	b662      	cpsie	i
 8007722:	603b      	str	r3, [r7, #0]
}
 8007724:	bf00      	nop
 8007726:	bf00      	nop
 8007728:	e7fd      	b.n	8007726 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800772a:	f001 fa4f 	bl	8008bcc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800772e:	4b39      	ldr	r3, [pc, #228]	@ (8007814 <xTaskResumeAll+0x11c>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	3b01      	subs	r3, #1
 8007734:	4a37      	ldr	r2, [pc, #220]	@ (8007814 <xTaskResumeAll+0x11c>)
 8007736:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007738:	4b36      	ldr	r3, [pc, #216]	@ (8007814 <xTaskResumeAll+0x11c>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d162      	bne.n	8007806 <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007740:	4b35      	ldr	r3, [pc, #212]	@ (8007818 <xTaskResumeAll+0x120>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d05e      	beq.n	8007806 <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007748:	e02f      	b.n	80077aa <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800774a:	4b34      	ldr	r3, [pc, #208]	@ (800781c <xTaskResumeAll+0x124>)
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	3318      	adds	r3, #24
 8007756:	4618      	mov	r0, r3
 8007758:	f7fe fccc 	bl	80060f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	3304      	adds	r3, #4
 8007760:	4618      	mov	r0, r3
 8007762:	f7fe fcc7 	bl	80060f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800776a:	4b2d      	ldr	r3, [pc, #180]	@ (8007820 <xTaskResumeAll+0x128>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	429a      	cmp	r2, r3
 8007770:	d903      	bls.n	800777a <xTaskResumeAll+0x82>
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007776:	4a2a      	ldr	r2, [pc, #168]	@ (8007820 <xTaskResumeAll+0x128>)
 8007778:	6013      	str	r3, [r2, #0]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800777e:	4613      	mov	r3, r2
 8007780:	009b      	lsls	r3, r3, #2
 8007782:	4413      	add	r3, r2
 8007784:	009b      	lsls	r3, r3, #2
 8007786:	4a27      	ldr	r2, [pc, #156]	@ (8007824 <xTaskResumeAll+0x12c>)
 8007788:	441a      	add	r2, r3
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	3304      	adds	r3, #4
 800778e:	4619      	mov	r1, r3
 8007790:	4610      	mov	r0, r2
 8007792:	f7fe fc52 	bl	800603a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800779a:	4b23      	ldr	r3, [pc, #140]	@ (8007828 <xTaskResumeAll+0x130>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d302      	bcc.n	80077aa <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 80077a4:	4b21      	ldr	r3, [pc, #132]	@ (800782c <xTaskResumeAll+0x134>)
 80077a6:	2201      	movs	r2, #1
 80077a8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80077aa:	4b1c      	ldr	r3, [pc, #112]	@ (800781c <xTaskResumeAll+0x124>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d1cb      	bne.n	800774a <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d001      	beq.n	80077bc <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80077b8:	f000 fb76 	bl	8007ea8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80077bc:	4b1c      	ldr	r3, [pc, #112]	@ (8007830 <xTaskResumeAll+0x138>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d010      	beq.n	80077ea <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80077c8:	f000 f846 	bl	8007858 <xTaskIncrementTick>
 80077cc:	4603      	mov	r3, r0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d002      	beq.n	80077d8 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 80077d2:	4b16      	ldr	r3, [pc, #88]	@ (800782c <xTaskResumeAll+0x134>)
 80077d4:	2201      	movs	r2, #1
 80077d6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	3b01      	subs	r3, #1
 80077dc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d1f1      	bne.n	80077c8 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 80077e4:	4b12      	ldr	r3, [pc, #72]	@ (8007830 <xTaskResumeAll+0x138>)
 80077e6:	2200      	movs	r2, #0
 80077e8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80077ea:	4b10      	ldr	r3, [pc, #64]	@ (800782c <xTaskResumeAll+0x134>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d009      	beq.n	8007806 <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80077f2:	2301      	movs	r3, #1
 80077f4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80077f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007834 <xTaskResumeAll+0x13c>)
 80077f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077fc:	601a      	str	r2, [r3, #0]
 80077fe:	f3bf 8f4f 	dsb	sy
 8007802:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007806:	f001 fa17 	bl	8008c38 <vPortExitCritical>

	return xAlreadyYielded;
 800780a:	68bb      	ldr	r3, [r7, #8]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}
 8007814:	200013d8 	.word	0x200013d8
 8007818:	200013b0 	.word	0x200013b0
 800781c:	20001370 	.word	0x20001370
 8007820:	200013b8 	.word	0x200013b8
 8007824:	20000ee0 	.word	0x20000ee0
 8007828:	20000edc 	.word	0x20000edc
 800782c:	200013c4 	.word	0x200013c4
 8007830:	200013c0 	.word	0x200013c0
 8007834:	e000ed04 	.word	0xe000ed04

08007838 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800783e:	4b05      	ldr	r3, [pc, #20]	@ (8007854 <xTaskGetTickCount+0x1c>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007844:	687b      	ldr	r3, [r7, #4]
}
 8007846:	4618      	mov	r0, r3
 8007848:	370c      	adds	r7, #12
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	200013b4 	.word	0x200013b4

08007858 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b086      	sub	sp, #24
 800785c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800785e:	2300      	movs	r3, #0
 8007860:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007862:	4b50      	ldr	r3, [pc, #320]	@ (80079a4 <xTaskIncrementTick+0x14c>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	f040 808c 	bne.w	8007984 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800786c:	4b4e      	ldr	r3, [pc, #312]	@ (80079a8 <xTaskIncrementTick+0x150>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	3301      	adds	r3, #1
 8007872:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007874:	4a4c      	ldr	r2, [pc, #304]	@ (80079a8 <xTaskIncrementTick+0x150>)
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d123      	bne.n	80078c8 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8007880:	4b4a      	ldr	r3, [pc, #296]	@ (80079ac <xTaskIncrementTick+0x154>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d00d      	beq.n	80078a6 <xTaskIncrementTick+0x4e>
	__asm volatile
 800788a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800788e:	b672      	cpsid	i
 8007890:	f383 8811 	msr	BASEPRI, r3
 8007894:	f3bf 8f6f 	isb	sy
 8007898:	f3bf 8f4f 	dsb	sy
 800789c:	b662      	cpsie	i
 800789e:	603b      	str	r3, [r7, #0]
}
 80078a0:	bf00      	nop
 80078a2:	bf00      	nop
 80078a4:	e7fd      	b.n	80078a2 <xTaskIncrementTick+0x4a>
 80078a6:	4b41      	ldr	r3, [pc, #260]	@ (80079ac <xTaskIncrementTick+0x154>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	60fb      	str	r3, [r7, #12]
 80078ac:	4b40      	ldr	r3, [pc, #256]	@ (80079b0 <xTaskIncrementTick+0x158>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a3e      	ldr	r2, [pc, #248]	@ (80079ac <xTaskIncrementTick+0x154>)
 80078b2:	6013      	str	r3, [r2, #0]
 80078b4:	4a3e      	ldr	r2, [pc, #248]	@ (80079b0 <xTaskIncrementTick+0x158>)
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	6013      	str	r3, [r2, #0]
 80078ba:	4b3e      	ldr	r3, [pc, #248]	@ (80079b4 <xTaskIncrementTick+0x15c>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	3301      	adds	r3, #1
 80078c0:	4a3c      	ldr	r2, [pc, #240]	@ (80079b4 <xTaskIncrementTick+0x15c>)
 80078c2:	6013      	str	r3, [r2, #0]
 80078c4:	f000 faf0 	bl	8007ea8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80078c8:	4b3b      	ldr	r3, [pc, #236]	@ (80079b8 <xTaskIncrementTick+0x160>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	693a      	ldr	r2, [r7, #16]
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d349      	bcc.n	8007966 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078d2:	4b36      	ldr	r3, [pc, #216]	@ (80079ac <xTaskIncrementTick+0x154>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d104      	bne.n	80078e6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078dc:	4b36      	ldr	r3, [pc, #216]	@ (80079b8 <xTaskIncrementTick+0x160>)
 80078de:	f04f 32ff 	mov.w	r2, #4294967295
 80078e2:	601a      	str	r2, [r3, #0]
					break;
 80078e4:	e03f      	b.n	8007966 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078e6:	4b31      	ldr	r3, [pc, #196]	@ (80079ac <xTaskIncrementTick+0x154>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d203      	bcs.n	8007906 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80078fe:	4a2e      	ldr	r2, [pc, #184]	@ (80079b8 <xTaskIncrementTick+0x160>)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007904:	e02f      	b.n	8007966 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	3304      	adds	r3, #4
 800790a:	4618      	mov	r0, r3
 800790c:	f7fe fbf2 	bl	80060f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007914:	2b00      	cmp	r3, #0
 8007916:	d004      	beq.n	8007922 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	3318      	adds	r3, #24
 800791c:	4618      	mov	r0, r3
 800791e:	f7fe fbe9 	bl	80060f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007926:	4b25      	ldr	r3, [pc, #148]	@ (80079bc <xTaskIncrementTick+0x164>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	429a      	cmp	r2, r3
 800792c:	d903      	bls.n	8007936 <xTaskIncrementTick+0xde>
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007932:	4a22      	ldr	r2, [pc, #136]	@ (80079bc <xTaskIncrementTick+0x164>)
 8007934:	6013      	str	r3, [r2, #0]
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800793a:	4613      	mov	r3, r2
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	4413      	add	r3, r2
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	4a1f      	ldr	r2, [pc, #124]	@ (80079c0 <xTaskIncrementTick+0x168>)
 8007944:	441a      	add	r2, r3
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	3304      	adds	r3, #4
 800794a:	4619      	mov	r1, r3
 800794c:	4610      	mov	r0, r2
 800794e:	f7fe fb74 	bl	800603a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007956:	4b1b      	ldr	r3, [pc, #108]	@ (80079c4 <xTaskIncrementTick+0x16c>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800795c:	429a      	cmp	r2, r3
 800795e:	d3b8      	bcc.n	80078d2 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8007960:	2301      	movs	r3, #1
 8007962:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007964:	e7b5      	b.n	80078d2 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007966:	4b17      	ldr	r3, [pc, #92]	@ (80079c4 <xTaskIncrementTick+0x16c>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800796c:	4914      	ldr	r1, [pc, #80]	@ (80079c0 <xTaskIncrementTick+0x168>)
 800796e:	4613      	mov	r3, r2
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4413      	add	r3, r2
 8007974:	009b      	lsls	r3, r3, #2
 8007976:	440b      	add	r3, r1
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d907      	bls.n	800798e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800797e:	2301      	movs	r3, #1
 8007980:	617b      	str	r3, [r7, #20]
 8007982:	e004      	b.n	800798e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007984:	4b10      	ldr	r3, [pc, #64]	@ (80079c8 <xTaskIncrementTick+0x170>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	3301      	adds	r3, #1
 800798a:	4a0f      	ldr	r2, [pc, #60]	@ (80079c8 <xTaskIncrementTick+0x170>)
 800798c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800798e:	4b0f      	ldr	r3, [pc, #60]	@ (80079cc <xTaskIncrementTick+0x174>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d001      	beq.n	800799a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8007996:	2301      	movs	r3, #1
 8007998:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800799a:	697b      	ldr	r3, [r7, #20]
}
 800799c:	4618      	mov	r0, r3
 800799e:	3718      	adds	r7, #24
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	200013d8 	.word	0x200013d8
 80079a8:	200013b4 	.word	0x200013b4
 80079ac:	20001368 	.word	0x20001368
 80079b0:	2000136c 	.word	0x2000136c
 80079b4:	200013c8 	.word	0x200013c8
 80079b8:	200013d0 	.word	0x200013d0
 80079bc:	200013b8 	.word	0x200013b8
 80079c0:	20000ee0 	.word	0x20000ee0
 80079c4:	20000edc 	.word	0x20000edc
 80079c8:	200013c0 	.word	0x200013c0
 80079cc:	200013c4 	.word	0x200013c4

080079d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80079d6:	4b2c      	ldr	r3, [pc, #176]	@ (8007a88 <vTaskSwitchContext+0xb8>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d003      	beq.n	80079e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80079de:	4b2b      	ldr	r3, [pc, #172]	@ (8007a8c <vTaskSwitchContext+0xbc>)
 80079e0:	2201      	movs	r2, #1
 80079e2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80079e4:	e049      	b.n	8007a7a <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 80079e6:	4b29      	ldr	r3, [pc, #164]	@ (8007a8c <vTaskSwitchContext+0xbc>)
 80079e8:	2200      	movs	r2, #0
 80079ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079ec:	4b28      	ldr	r3, [pc, #160]	@ (8007a90 <vTaskSwitchContext+0xc0>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	60fb      	str	r3, [r7, #12]
 80079f2:	e013      	b.n	8007a1c <vTaskSwitchContext+0x4c>
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10d      	bne.n	8007a16 <vTaskSwitchContext+0x46>
	__asm volatile
 80079fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fe:	b672      	cpsid	i
 8007a00:	f383 8811 	msr	BASEPRI, r3
 8007a04:	f3bf 8f6f 	isb	sy
 8007a08:	f3bf 8f4f 	dsb	sy
 8007a0c:	b662      	cpsie	i
 8007a0e:	607b      	str	r3, [r7, #4]
}
 8007a10:	bf00      	nop
 8007a12:	bf00      	nop
 8007a14:	e7fd      	b.n	8007a12 <vTaskSwitchContext+0x42>
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	3b01      	subs	r3, #1
 8007a1a:	60fb      	str	r3, [r7, #12]
 8007a1c:	491d      	ldr	r1, [pc, #116]	@ (8007a94 <vTaskSwitchContext+0xc4>)
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	4613      	mov	r3, r2
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	4413      	add	r3, r2
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	440b      	add	r3, r1
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d0e1      	beq.n	80079f4 <vTaskSwitchContext+0x24>
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	4613      	mov	r3, r2
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	4413      	add	r3, r2
 8007a38:	009b      	lsls	r3, r3, #2
 8007a3a:	4a16      	ldr	r2, [pc, #88]	@ (8007a94 <vTaskSwitchContext+0xc4>)
 8007a3c:	4413      	add	r3, r2
 8007a3e:	60bb      	str	r3, [r7, #8]
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	685a      	ldr	r2, [r3, #4]
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	605a      	str	r2, [r3, #4]
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	685a      	ldr	r2, [r3, #4]
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	3308      	adds	r3, #8
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d104      	bne.n	8007a60 <vTaskSwitchContext+0x90>
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	685a      	ldr	r2, [r3, #4]
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	605a      	str	r2, [r3, #4]
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	68db      	ldr	r3, [r3, #12]
 8007a66:	4a0c      	ldr	r2, [pc, #48]	@ (8007a98 <vTaskSwitchContext+0xc8>)
 8007a68:	6013      	str	r3, [r2, #0]
 8007a6a:	4a09      	ldr	r2, [pc, #36]	@ (8007a90 <vTaskSwitchContext+0xc0>)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007a70:	4b09      	ldr	r3, [pc, #36]	@ (8007a98 <vTaskSwitchContext+0xc8>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	3354      	adds	r3, #84	@ 0x54
 8007a76:	4a09      	ldr	r2, [pc, #36]	@ (8007a9c <vTaskSwitchContext+0xcc>)
 8007a78:	6013      	str	r3, [r2, #0]
}
 8007a7a:	bf00      	nop
 8007a7c:	3714      	adds	r7, #20
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	200013d8 	.word	0x200013d8
 8007a8c:	200013c4 	.word	0x200013c4
 8007a90:	200013b8 	.word	0x200013b8
 8007a94:	20000ee0 	.word	0x20000ee0
 8007a98:	20000edc 	.word	0x20000edc
 8007a9c:	2000001c 	.word	0x2000001c

08007aa0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d10d      	bne.n	8007acc <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8007ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ab4:	b672      	cpsid	i
 8007ab6:	f383 8811 	msr	BASEPRI, r3
 8007aba:	f3bf 8f6f 	isb	sy
 8007abe:	f3bf 8f4f 	dsb	sy
 8007ac2:	b662      	cpsie	i
 8007ac4:	60fb      	str	r3, [r7, #12]
}
 8007ac6:	bf00      	nop
 8007ac8:	bf00      	nop
 8007aca:	e7fd      	b.n	8007ac8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007acc:	4b07      	ldr	r3, [pc, #28]	@ (8007aec <vTaskPlaceOnEventList+0x4c>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	3318      	adds	r3, #24
 8007ad2:	4619      	mov	r1, r3
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f7fe fad4 	bl	8006082 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007ada:	2101      	movs	r1, #1
 8007adc:	6838      	ldr	r0, [r7, #0]
 8007ade:	f000 fba9 	bl	8008234 <prvAddCurrentTaskToDelayedList>
}
 8007ae2:	bf00      	nop
 8007ae4:	3710      	adds	r7, #16
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	20000edc 	.word	0x20000edc

08007af0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b086      	sub	sp, #24
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d10d      	bne.n	8007b1e <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 8007b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b06:	b672      	cpsid	i
 8007b08:	f383 8811 	msr	BASEPRI, r3
 8007b0c:	f3bf 8f6f 	isb	sy
 8007b10:	f3bf 8f4f 	dsb	sy
 8007b14:	b662      	cpsie	i
 8007b16:	617b      	str	r3, [r7, #20]
}
 8007b18:	bf00      	nop
 8007b1a:	bf00      	nop
 8007b1c:	e7fd      	b.n	8007b1a <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8007b48 <vTaskPlaceOnEventListRestricted+0x58>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	3318      	adds	r3, #24
 8007b24:	4619      	mov	r1, r3
 8007b26:	68f8      	ldr	r0, [r7, #12]
 8007b28:	f7fe fa87 	bl	800603a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d002      	beq.n	8007b38 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 8007b32:	f04f 33ff 	mov.w	r3, #4294967295
 8007b36:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007b38:	6879      	ldr	r1, [r7, #4]
 8007b3a:	68b8      	ldr	r0, [r7, #8]
 8007b3c:	f000 fb7a 	bl	8008234 <prvAddCurrentTaskToDelayedList>
	}
 8007b40:	bf00      	nop
 8007b42:	3718      	adds	r7, #24
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	20000edc 	.word	0x20000edc

08007b4c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b086      	sub	sp, #24
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d10d      	bne.n	8007b7e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8007b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b66:	b672      	cpsid	i
 8007b68:	f383 8811 	msr	BASEPRI, r3
 8007b6c:	f3bf 8f6f 	isb	sy
 8007b70:	f3bf 8f4f 	dsb	sy
 8007b74:	b662      	cpsie	i
 8007b76:	60fb      	str	r3, [r7, #12]
}
 8007b78:	bf00      	nop
 8007b7a:	bf00      	nop
 8007b7c:	e7fd      	b.n	8007b7a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	3318      	adds	r3, #24
 8007b82:	4618      	mov	r0, r3
 8007b84:	f7fe fab6 	bl	80060f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b88:	4b1d      	ldr	r3, [pc, #116]	@ (8007c00 <xTaskRemoveFromEventList+0xb4>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d11d      	bne.n	8007bcc <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	3304      	adds	r3, #4
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7fe faad 	bl	80060f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b9e:	4b19      	ldr	r3, [pc, #100]	@ (8007c04 <xTaskRemoveFromEventList+0xb8>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d903      	bls.n	8007bae <xTaskRemoveFromEventList+0x62>
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007baa:	4a16      	ldr	r2, [pc, #88]	@ (8007c04 <xTaskRemoveFromEventList+0xb8>)
 8007bac:	6013      	str	r3, [r2, #0]
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	009b      	lsls	r3, r3, #2
 8007bb6:	4413      	add	r3, r2
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	4a13      	ldr	r2, [pc, #76]	@ (8007c08 <xTaskRemoveFromEventList+0xbc>)
 8007bbc:	441a      	add	r2, r3
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	3304      	adds	r3, #4
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	4610      	mov	r0, r2
 8007bc6:	f7fe fa38 	bl	800603a <vListInsertEnd>
 8007bca:	e005      	b.n	8007bd8 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	3318      	adds	r3, #24
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	480e      	ldr	r0, [pc, #56]	@ (8007c0c <xTaskRemoveFromEventList+0xc0>)
 8007bd4:	f7fe fa31 	bl	800603a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8007c10 <xTaskRemoveFromEventList+0xc4>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d905      	bls.n	8007bf2 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007be6:	2301      	movs	r3, #1
 8007be8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007bea:	4b0a      	ldr	r3, [pc, #40]	@ (8007c14 <xTaskRemoveFromEventList+0xc8>)
 8007bec:	2201      	movs	r2, #1
 8007bee:	601a      	str	r2, [r3, #0]
 8007bf0:	e001      	b.n	8007bf6 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007bf6:	697b      	ldr	r3, [r7, #20]
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3718      	adds	r7, #24
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}
 8007c00:	200013d8 	.word	0x200013d8
 8007c04:	200013b8 	.word	0x200013b8
 8007c08:	20000ee0 	.word	0x20000ee0
 8007c0c:	20001370 	.word	0x20001370
 8007c10:	20000edc 	.word	0x20000edc
 8007c14:	200013c4 	.word	0x200013c4

08007c18 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007c20:	4b06      	ldr	r3, [pc, #24]	@ (8007c3c <vTaskInternalSetTimeOutState+0x24>)
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007c28:	4b05      	ldr	r3, [pc, #20]	@ (8007c40 <vTaskInternalSetTimeOutState+0x28>)
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	605a      	str	r2, [r3, #4]
}
 8007c30:	bf00      	nop
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr
 8007c3c:	200013c8 	.word	0x200013c8
 8007c40:	200013b4 	.word	0x200013b4

08007c44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b088      	sub	sp, #32
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d10d      	bne.n	8007c70 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8007c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c58:	b672      	cpsid	i
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	b662      	cpsie	i
 8007c68:	613b      	str	r3, [r7, #16]
}
 8007c6a:	bf00      	nop
 8007c6c:	bf00      	nop
 8007c6e:	e7fd      	b.n	8007c6c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d10d      	bne.n	8007c92 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8007c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7a:	b672      	cpsid	i
 8007c7c:	f383 8811 	msr	BASEPRI, r3
 8007c80:	f3bf 8f6f 	isb	sy
 8007c84:	f3bf 8f4f 	dsb	sy
 8007c88:	b662      	cpsie	i
 8007c8a:	60fb      	str	r3, [r7, #12]
}
 8007c8c:	bf00      	nop
 8007c8e:	bf00      	nop
 8007c90:	e7fd      	b.n	8007c8e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8007c92:	f000 ff9b 	bl	8008bcc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007c96:	4b1d      	ldr	r3, [pc, #116]	@ (8007d0c <xTaskCheckForTimeOut+0xc8>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	69ba      	ldr	r2, [r7, #24]
 8007ca2:	1ad3      	subs	r3, r2, r3
 8007ca4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cae:	d102      	bne.n	8007cb6 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	61fb      	str	r3, [r7, #28]
 8007cb4:	e023      	b.n	8007cfe <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	4b15      	ldr	r3, [pc, #84]	@ (8007d10 <xTaskCheckForTimeOut+0xcc>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d007      	beq.n	8007cd2 <xTaskCheckForTimeOut+0x8e>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	69ba      	ldr	r2, [r7, #24]
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d302      	bcc.n	8007cd2 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	61fb      	str	r3, [r7, #28]
 8007cd0:	e015      	b.n	8007cfe <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	697a      	ldr	r2, [r7, #20]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d20b      	bcs.n	8007cf4 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	681a      	ldr	r2, [r3, #0]
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	1ad2      	subs	r2, r2, r3
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f7ff ff95 	bl	8007c18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	61fb      	str	r3, [r7, #28]
 8007cf2:	e004      	b.n	8007cfe <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007cfe:	f000 ff9b 	bl	8008c38 <vPortExitCritical>

	return xReturn;
 8007d02:	69fb      	ldr	r3, [r7, #28]
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3720      	adds	r7, #32
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}
 8007d0c:	200013b4 	.word	0x200013b4
 8007d10:	200013c8 	.word	0x200013c8

08007d14 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007d14:	b480      	push	{r7}
 8007d16:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007d18:	4b03      	ldr	r3, [pc, #12]	@ (8007d28 <vTaskMissedYield+0x14>)
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	601a      	str	r2, [r3, #0]
}
 8007d1e:	bf00      	nop
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr
 8007d28:	200013c4 	.word	0x200013c4

08007d2c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b082      	sub	sp, #8
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007d34:	f000 f852 	bl	8007ddc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007d38:	4b06      	ldr	r3, [pc, #24]	@ (8007d54 <prvIdleTask+0x28>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d9f9      	bls.n	8007d34 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007d40:	4b05      	ldr	r3, [pc, #20]	@ (8007d58 <prvIdleTask+0x2c>)
 8007d42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d46:	601a      	str	r2, [r3, #0]
 8007d48:	f3bf 8f4f 	dsb	sy
 8007d4c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007d50:	e7f0      	b.n	8007d34 <prvIdleTask+0x8>
 8007d52:	bf00      	nop
 8007d54:	20000ee0 	.word	0x20000ee0
 8007d58:	e000ed04 	.word	0xe000ed04

08007d5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d62:	2300      	movs	r3, #0
 8007d64:	607b      	str	r3, [r7, #4]
 8007d66:	e00c      	b.n	8007d82 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d68:	687a      	ldr	r2, [r7, #4]
 8007d6a:	4613      	mov	r3, r2
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	4413      	add	r3, r2
 8007d70:	009b      	lsls	r3, r3, #2
 8007d72:	4a12      	ldr	r2, [pc, #72]	@ (8007dbc <prvInitialiseTaskLists+0x60>)
 8007d74:	4413      	add	r3, r2
 8007d76:	4618      	mov	r0, r3
 8007d78:	f7fe f932 	bl	8005fe0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	3301      	adds	r3, #1
 8007d80:	607b      	str	r3, [r7, #4]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2b37      	cmp	r3, #55	@ 0x37
 8007d86:	d9ef      	bls.n	8007d68 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007d88:	480d      	ldr	r0, [pc, #52]	@ (8007dc0 <prvInitialiseTaskLists+0x64>)
 8007d8a:	f7fe f929 	bl	8005fe0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007d8e:	480d      	ldr	r0, [pc, #52]	@ (8007dc4 <prvInitialiseTaskLists+0x68>)
 8007d90:	f7fe f926 	bl	8005fe0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007d94:	480c      	ldr	r0, [pc, #48]	@ (8007dc8 <prvInitialiseTaskLists+0x6c>)
 8007d96:	f7fe f923 	bl	8005fe0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007d9a:	480c      	ldr	r0, [pc, #48]	@ (8007dcc <prvInitialiseTaskLists+0x70>)
 8007d9c:	f7fe f920 	bl	8005fe0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007da0:	480b      	ldr	r0, [pc, #44]	@ (8007dd0 <prvInitialiseTaskLists+0x74>)
 8007da2:	f7fe f91d 	bl	8005fe0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007da6:	4b0b      	ldr	r3, [pc, #44]	@ (8007dd4 <prvInitialiseTaskLists+0x78>)
 8007da8:	4a05      	ldr	r2, [pc, #20]	@ (8007dc0 <prvInitialiseTaskLists+0x64>)
 8007daa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007dac:	4b0a      	ldr	r3, [pc, #40]	@ (8007dd8 <prvInitialiseTaskLists+0x7c>)
 8007dae:	4a05      	ldr	r2, [pc, #20]	@ (8007dc4 <prvInitialiseTaskLists+0x68>)
 8007db0:	601a      	str	r2, [r3, #0]
}
 8007db2:	bf00      	nop
 8007db4:	3708      	adds	r7, #8
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	20000ee0 	.word	0x20000ee0
 8007dc0:	20001340 	.word	0x20001340
 8007dc4:	20001354 	.word	0x20001354
 8007dc8:	20001370 	.word	0x20001370
 8007dcc:	20001384 	.word	0x20001384
 8007dd0:	2000139c 	.word	0x2000139c
 8007dd4:	20001368 	.word	0x20001368
 8007dd8:	2000136c 	.word	0x2000136c

08007ddc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007de2:	e019      	b.n	8007e18 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007de4:	f000 fef2 	bl	8008bcc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007de8:	4b10      	ldr	r3, [pc, #64]	@ (8007e2c <prvCheckTasksWaitingTermination+0x50>)
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	68db      	ldr	r3, [r3, #12]
 8007dee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	3304      	adds	r3, #4
 8007df4:	4618      	mov	r0, r3
 8007df6:	f7fe f97d 	bl	80060f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8007e30 <prvCheckTasksWaitingTermination+0x54>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	3b01      	subs	r3, #1
 8007e00:	4a0b      	ldr	r2, [pc, #44]	@ (8007e30 <prvCheckTasksWaitingTermination+0x54>)
 8007e02:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e04:	4b0b      	ldr	r3, [pc, #44]	@ (8007e34 <prvCheckTasksWaitingTermination+0x58>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8007e34 <prvCheckTasksWaitingTermination+0x58>)
 8007e0c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007e0e:	f000 ff13 	bl	8008c38 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f000 f810 	bl	8007e38 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e18:	4b06      	ldr	r3, [pc, #24]	@ (8007e34 <prvCheckTasksWaitingTermination+0x58>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d1e1      	bne.n	8007de4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007e20:	bf00      	nop
 8007e22:	bf00      	nop
 8007e24:	3708      	adds	r7, #8
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}
 8007e2a:	bf00      	nop
 8007e2c:	20001384 	.word	0x20001384
 8007e30:	200013b0 	.word	0x200013b0
 8007e34:	20001398 	.word	0x20001398

08007e38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b084      	sub	sp, #16
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	3354      	adds	r3, #84	@ 0x54
 8007e44:	4618      	mov	r0, r3
 8007e46:	f001 f9e1 	bl	800920c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d108      	bne.n	8007e66 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f001 f8b3 	bl	8008fc4 <vPortFree>
				vPortFree( pxTCB );
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f001 f8b0 	bl	8008fc4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007e64:	e01b      	b.n	8007e9e <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d103      	bne.n	8007e78 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f001 f8a7 	bl	8008fc4 <vPortFree>
	}
 8007e76:	e012      	b.n	8007e9e <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e7e:	2b02      	cmp	r3, #2
 8007e80:	d00d      	beq.n	8007e9e <prvDeleteTCB+0x66>
	__asm volatile
 8007e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e86:	b672      	cpsid	i
 8007e88:	f383 8811 	msr	BASEPRI, r3
 8007e8c:	f3bf 8f6f 	isb	sy
 8007e90:	f3bf 8f4f 	dsb	sy
 8007e94:	b662      	cpsie	i
 8007e96:	60fb      	str	r3, [r7, #12]
}
 8007e98:	bf00      	nop
 8007e9a:	bf00      	nop
 8007e9c:	e7fd      	b.n	8007e9a <prvDeleteTCB+0x62>
	}
 8007e9e:	bf00      	nop
 8007ea0:	3710      	adds	r7, #16
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
	...

08007ea8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007eae:	4b0c      	ldr	r3, [pc, #48]	@ (8007ee0 <prvResetNextTaskUnblockTime+0x38>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d104      	bne.n	8007ec2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8007ee4 <prvResetNextTaskUnblockTime+0x3c>)
 8007eba:	f04f 32ff 	mov.w	r2, #4294967295
 8007ebe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ec0:	e008      	b.n	8007ed4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ec2:	4b07      	ldr	r3, [pc, #28]	@ (8007ee0 <prvResetNextTaskUnblockTime+0x38>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	68db      	ldr	r3, [r3, #12]
 8007eca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	4a04      	ldr	r2, [pc, #16]	@ (8007ee4 <prvResetNextTaskUnblockTime+0x3c>)
 8007ed2:	6013      	str	r3, [r2, #0]
}
 8007ed4:	bf00      	nop
 8007ed6:	370c      	adds	r7, #12
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr
 8007ee0:	20001368 	.word	0x20001368
 8007ee4:	200013d0 	.word	0x200013d0

08007ee8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007eee:	4b05      	ldr	r3, [pc, #20]	@ (8007f04 <xTaskGetCurrentTaskHandle+0x1c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007ef4:	687b      	ldr	r3, [r7, #4]
	}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	370c      	adds	r7, #12
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop
 8007f04:	20000edc 	.word	0x20000edc

08007f08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f08:	b480      	push	{r7}
 8007f0a:	b083      	sub	sp, #12
 8007f0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8007f3c <xTaskGetSchedulerState+0x34>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d102      	bne.n	8007f1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f16:	2301      	movs	r3, #1
 8007f18:	607b      	str	r3, [r7, #4]
 8007f1a:	e008      	b.n	8007f2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f1c:	4b08      	ldr	r3, [pc, #32]	@ (8007f40 <xTaskGetSchedulerState+0x38>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d102      	bne.n	8007f2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007f24:	2302      	movs	r3, #2
 8007f26:	607b      	str	r3, [r7, #4]
 8007f28:	e001      	b.n	8007f2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007f2e:	687b      	ldr	r3, [r7, #4]
	}
 8007f30:	4618      	mov	r0, r3
 8007f32:	370c      	adds	r7, #12
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr
 8007f3c:	200013bc 	.word	0x200013bc
 8007f40:	200013d8 	.word	0x200013d8

08007f44 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b084      	sub	sp, #16
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007f50:	2300      	movs	r3, #0
 8007f52:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d051      	beq.n	8007ffe <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f5e:	4b2a      	ldr	r3, [pc, #168]	@ (8008008 <xTaskPriorityInherit+0xc4>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d241      	bcs.n	8007fec <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	db06      	blt.n	8007f7e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f70:	4b25      	ldr	r3, [pc, #148]	@ (8008008 <xTaskPriorityInherit+0xc4>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f76:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	6959      	ldr	r1, [r3, #20]
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f86:	4613      	mov	r3, r2
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	4413      	add	r3, r2
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	4a1f      	ldr	r2, [pc, #124]	@ (800800c <xTaskPriorityInherit+0xc8>)
 8007f90:	4413      	add	r3, r2
 8007f92:	4299      	cmp	r1, r3
 8007f94:	d122      	bne.n	8007fdc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	3304      	adds	r3, #4
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f7fe f8aa 	bl	80060f4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007fa0:	4b19      	ldr	r3, [pc, #100]	@ (8008008 <xTaskPriorityInherit+0xc4>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fae:	4b18      	ldr	r3, [pc, #96]	@ (8008010 <xTaskPriorityInherit+0xcc>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	d903      	bls.n	8007fbe <xTaskPriorityInherit+0x7a>
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fba:	4a15      	ldr	r2, [pc, #84]	@ (8008010 <xTaskPriorityInherit+0xcc>)
 8007fbc:	6013      	str	r3, [r2, #0]
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fc2:	4613      	mov	r3, r2
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	4413      	add	r3, r2
 8007fc8:	009b      	lsls	r3, r3, #2
 8007fca:	4a10      	ldr	r2, [pc, #64]	@ (800800c <xTaskPriorityInherit+0xc8>)
 8007fcc:	441a      	add	r2, r3
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	3304      	adds	r3, #4
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	4610      	mov	r0, r2
 8007fd6:	f7fe f830 	bl	800603a <vListInsertEnd>
 8007fda:	e004      	b.n	8007fe6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8008008 <xTaskPriorityInherit+0xc4>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	60fb      	str	r3, [r7, #12]
 8007fea:	e008      	b.n	8007ffe <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ff0:	4b05      	ldr	r3, [pc, #20]	@ (8008008 <xTaskPriorityInherit+0xc4>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d201      	bcs.n	8007ffe <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
	}
 8008000:	4618      	mov	r0, r3
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}
 8008008:	20000edc 	.word	0x20000edc
 800800c:	20000ee0 	.word	0x20000ee0
 8008010:	200013b8 	.word	0x200013b8

08008014 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008014:	b580      	push	{r7, lr}
 8008016:	b086      	sub	sp, #24
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008020:	2300      	movs	r3, #0
 8008022:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d05c      	beq.n	80080e4 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800802a:	4b31      	ldr	r3, [pc, #196]	@ (80080f0 <xTaskPriorityDisinherit+0xdc>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	693a      	ldr	r2, [r7, #16]
 8008030:	429a      	cmp	r2, r3
 8008032:	d00d      	beq.n	8008050 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8008034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008038:	b672      	cpsid	i
 800803a:	f383 8811 	msr	BASEPRI, r3
 800803e:	f3bf 8f6f 	isb	sy
 8008042:	f3bf 8f4f 	dsb	sy
 8008046:	b662      	cpsie	i
 8008048:	60fb      	str	r3, [r7, #12]
}
 800804a:	bf00      	nop
 800804c:	bf00      	nop
 800804e:	e7fd      	b.n	800804c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008054:	2b00      	cmp	r3, #0
 8008056:	d10d      	bne.n	8008074 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8008058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800805c:	b672      	cpsid	i
 800805e:	f383 8811 	msr	BASEPRI, r3
 8008062:	f3bf 8f6f 	isb	sy
 8008066:	f3bf 8f4f 	dsb	sy
 800806a:	b662      	cpsie	i
 800806c:	60bb      	str	r3, [r7, #8]
}
 800806e:	bf00      	nop
 8008070:	bf00      	nop
 8008072:	e7fd      	b.n	8008070 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008078:	1e5a      	subs	r2, r3, #1
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008086:	429a      	cmp	r2, r3
 8008088:	d02c      	beq.n	80080e4 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800808e:	2b00      	cmp	r3, #0
 8008090:	d128      	bne.n	80080e4 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	3304      	adds	r3, #4
 8008096:	4618      	mov	r0, r3
 8008098:	f7fe f82c 	bl	80060f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080b4:	4b0f      	ldr	r3, [pc, #60]	@ (80080f4 <xTaskPriorityDisinherit+0xe0>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d903      	bls.n	80080c4 <xTaskPriorityDisinherit+0xb0>
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c0:	4a0c      	ldr	r2, [pc, #48]	@ (80080f4 <xTaskPriorityDisinherit+0xe0>)
 80080c2:	6013      	str	r3, [r2, #0]
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080c8:	4613      	mov	r3, r2
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	4413      	add	r3, r2
 80080ce:	009b      	lsls	r3, r3, #2
 80080d0:	4a09      	ldr	r2, [pc, #36]	@ (80080f8 <xTaskPriorityDisinherit+0xe4>)
 80080d2:	441a      	add	r2, r3
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	3304      	adds	r3, #4
 80080d8:	4619      	mov	r1, r3
 80080da:	4610      	mov	r0, r2
 80080dc:	f7fd ffad 	bl	800603a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80080e0:	2301      	movs	r3, #1
 80080e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80080e4:	697b      	ldr	r3, [r7, #20]
	}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3718      	adds	r7, #24
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop
 80080f0:	20000edc 	.word	0x20000edc
 80080f4:	200013b8 	.word	0x200013b8
 80080f8:	20000ee0 	.word	0x20000ee0

080080fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b088      	sub	sp, #32
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800810a:	2301      	movs	r3, #1
 800810c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d070      	beq.n	80081f6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008118:	2b00      	cmp	r3, #0
 800811a:	d10d      	bne.n	8008138 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800811c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008120:	b672      	cpsid	i
 8008122:	f383 8811 	msr	BASEPRI, r3
 8008126:	f3bf 8f6f 	isb	sy
 800812a:	f3bf 8f4f 	dsb	sy
 800812e:	b662      	cpsie	i
 8008130:	60fb      	str	r3, [r7, #12]
}
 8008132:	bf00      	nop
 8008134:	bf00      	nop
 8008136:	e7fd      	b.n	8008134 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800813c:	683a      	ldr	r2, [r7, #0]
 800813e:	429a      	cmp	r2, r3
 8008140:	d902      	bls.n	8008148 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	61fb      	str	r3, [r7, #28]
 8008146:	e002      	b.n	800814e <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800814c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008152:	69fa      	ldr	r2, [r7, #28]
 8008154:	429a      	cmp	r2, r3
 8008156:	d04e      	beq.n	80081f6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008158:	69bb      	ldr	r3, [r7, #24]
 800815a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800815c:	697a      	ldr	r2, [r7, #20]
 800815e:	429a      	cmp	r2, r3
 8008160:	d149      	bne.n	80081f6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008162:	4b27      	ldr	r3, [pc, #156]	@ (8008200 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	69ba      	ldr	r2, [r7, #24]
 8008168:	429a      	cmp	r2, r3
 800816a:	d10d      	bne.n	8008188 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 800816c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008170:	b672      	cpsid	i
 8008172:	f383 8811 	msr	BASEPRI, r3
 8008176:	f3bf 8f6f 	isb	sy
 800817a:	f3bf 8f4f 	dsb	sy
 800817e:	b662      	cpsie	i
 8008180:	60bb      	str	r3, [r7, #8]
}
 8008182:	bf00      	nop
 8008184:	bf00      	nop
 8008186:	e7fd      	b.n	8008184 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800818c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800818e:	69bb      	ldr	r3, [r7, #24]
 8008190:	69fa      	ldr	r2, [r7, #28]
 8008192:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008194:	69bb      	ldr	r3, [r7, #24]
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	2b00      	cmp	r3, #0
 800819a:	db04      	blt.n	80081a6 <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800819c:	69fb      	ldr	r3, [r7, #28]
 800819e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80081a2:	69bb      	ldr	r3, [r7, #24]
 80081a4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	6959      	ldr	r1, [r3, #20]
 80081aa:	693a      	ldr	r2, [r7, #16]
 80081ac:	4613      	mov	r3, r2
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	4413      	add	r3, r2
 80081b2:	009b      	lsls	r3, r3, #2
 80081b4:	4a13      	ldr	r2, [pc, #76]	@ (8008204 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80081b6:	4413      	add	r3, r2
 80081b8:	4299      	cmp	r1, r3
 80081ba:	d11c      	bne.n	80081f6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081bc:	69bb      	ldr	r3, [r7, #24]
 80081be:	3304      	adds	r3, #4
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7fd ff97 	bl	80060f4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80081c6:	69bb      	ldr	r3, [r7, #24]
 80081c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ca:	4b0f      	ldr	r3, [pc, #60]	@ (8008208 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d903      	bls.n	80081da <vTaskPriorityDisinheritAfterTimeout+0xde>
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008208 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 80081d8:	6013      	str	r3, [r2, #0]
 80081da:	69bb      	ldr	r3, [r7, #24]
 80081dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081de:	4613      	mov	r3, r2
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	4413      	add	r3, r2
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	4a07      	ldr	r2, [pc, #28]	@ (8008204 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80081e8:	441a      	add	r2, r3
 80081ea:	69bb      	ldr	r3, [r7, #24]
 80081ec:	3304      	adds	r3, #4
 80081ee:	4619      	mov	r1, r3
 80081f0:	4610      	mov	r0, r2
 80081f2:	f7fd ff22 	bl	800603a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80081f6:	bf00      	nop
 80081f8:	3720      	adds	r7, #32
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	20000edc 	.word	0x20000edc
 8008204:	20000ee0 	.word	0x20000ee0
 8008208:	200013b8 	.word	0x200013b8

0800820c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800820c:	b480      	push	{r7}
 800820e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008210:	4b07      	ldr	r3, [pc, #28]	@ (8008230 <pvTaskIncrementMutexHeldCount+0x24>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d004      	beq.n	8008222 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008218:	4b05      	ldr	r3, [pc, #20]	@ (8008230 <pvTaskIncrementMutexHeldCount+0x24>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800821e:	3201      	adds	r2, #1
 8008220:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008222:	4b03      	ldr	r3, [pc, #12]	@ (8008230 <pvTaskIncrementMutexHeldCount+0x24>)
 8008224:	681b      	ldr	r3, [r3, #0]
	}
 8008226:	4618      	mov	r0, r3
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr
 8008230:	20000edc 	.word	0x20000edc

08008234 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b084      	sub	sp, #16
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800823e:	4b21      	ldr	r3, [pc, #132]	@ (80082c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008244:	4b20      	ldr	r3, [pc, #128]	@ (80082c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	3304      	adds	r3, #4
 800824a:	4618      	mov	r0, r3
 800824c:	f7fd ff52 	bl	80060f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008256:	d10a      	bne.n	800826e <prvAddCurrentTaskToDelayedList+0x3a>
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d007      	beq.n	800826e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800825e:	4b1a      	ldr	r3, [pc, #104]	@ (80082c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	3304      	adds	r3, #4
 8008264:	4619      	mov	r1, r3
 8008266:	4819      	ldr	r0, [pc, #100]	@ (80082cc <prvAddCurrentTaskToDelayedList+0x98>)
 8008268:	f7fd fee7 	bl	800603a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800826c:	e026      	b.n	80082bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800826e:	68fa      	ldr	r2, [r7, #12]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4413      	add	r3, r2
 8008274:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008276:	4b14      	ldr	r3, [pc, #80]	@ (80082c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68ba      	ldr	r2, [r7, #8]
 800827c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800827e:	68ba      	ldr	r2, [r7, #8]
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	429a      	cmp	r2, r3
 8008284:	d209      	bcs.n	800829a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008286:	4b12      	ldr	r3, [pc, #72]	@ (80082d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	4b0f      	ldr	r3, [pc, #60]	@ (80082c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	3304      	adds	r3, #4
 8008290:	4619      	mov	r1, r3
 8008292:	4610      	mov	r0, r2
 8008294:	f7fd fef5 	bl	8006082 <vListInsert>
}
 8008298:	e010      	b.n	80082bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800829a:	4b0e      	ldr	r3, [pc, #56]	@ (80082d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800829c:	681a      	ldr	r2, [r3, #0]
 800829e:	4b0a      	ldr	r3, [pc, #40]	@ (80082c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	3304      	adds	r3, #4
 80082a4:	4619      	mov	r1, r3
 80082a6:	4610      	mov	r0, r2
 80082a8:	f7fd feeb 	bl	8006082 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80082ac:	4b0a      	ldr	r3, [pc, #40]	@ (80082d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	68ba      	ldr	r2, [r7, #8]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d202      	bcs.n	80082bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80082b6:	4a08      	ldr	r2, [pc, #32]	@ (80082d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	6013      	str	r3, [r2, #0]
}
 80082bc:	bf00      	nop
 80082be:	3710      	adds	r7, #16
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	200013b4 	.word	0x200013b4
 80082c8:	20000edc 	.word	0x20000edc
 80082cc:	2000139c 	.word	0x2000139c
 80082d0:	2000136c 	.word	0x2000136c
 80082d4:	20001368 	.word	0x20001368
 80082d8:	200013d0 	.word	0x200013d0

080082dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b08a      	sub	sp, #40	@ 0x28
 80082e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80082e2:	2300      	movs	r3, #0
 80082e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80082e6:	f000 fb21 	bl	800892c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80082ea:	4b1e      	ldr	r3, [pc, #120]	@ (8008364 <xTimerCreateTimerTask+0x88>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d021      	beq.n	8008336 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80082f2:	2300      	movs	r3, #0
 80082f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80082f6:	2300      	movs	r3, #0
 80082f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80082fa:	1d3a      	adds	r2, r7, #4
 80082fc:	f107 0108 	add.w	r1, r7, #8
 8008300:	f107 030c 	add.w	r3, r7, #12
 8008304:	4618      	mov	r0, r3
 8008306:	f7fd fe51 	bl	8005fac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800830a:	6879      	ldr	r1, [r7, #4]
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	68fa      	ldr	r2, [r7, #12]
 8008310:	9202      	str	r2, [sp, #8]
 8008312:	9301      	str	r3, [sp, #4]
 8008314:	2302      	movs	r3, #2
 8008316:	9300      	str	r3, [sp, #0]
 8008318:	2300      	movs	r3, #0
 800831a:	460a      	mov	r2, r1
 800831c:	4912      	ldr	r1, [pc, #72]	@ (8008368 <xTimerCreateTimerTask+0x8c>)
 800831e:	4813      	ldr	r0, [pc, #76]	@ (800836c <xTimerCreateTimerTask+0x90>)
 8008320:	f7fe fee4 	bl	80070ec <xTaskCreateStatic>
 8008324:	4603      	mov	r3, r0
 8008326:	4a12      	ldr	r2, [pc, #72]	@ (8008370 <xTimerCreateTimerTask+0x94>)
 8008328:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800832a:	4b11      	ldr	r3, [pc, #68]	@ (8008370 <xTimerCreateTimerTask+0x94>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d001      	beq.n	8008336 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008332:	2301      	movs	r3, #1
 8008334:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d10d      	bne.n	8008358 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 800833c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008340:	b672      	cpsid	i
 8008342:	f383 8811 	msr	BASEPRI, r3
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	f3bf 8f4f 	dsb	sy
 800834e:	b662      	cpsie	i
 8008350:	613b      	str	r3, [r7, #16]
}
 8008352:	bf00      	nop
 8008354:	bf00      	nop
 8008356:	e7fd      	b.n	8008354 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8008358:	697b      	ldr	r3, [r7, #20]
}
 800835a:	4618      	mov	r0, r3
 800835c:	3718      	adds	r7, #24
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	2000140c 	.word	0x2000140c
 8008368:	08009470 	.word	0x08009470
 800836c:	080084b5 	.word	0x080084b5
 8008370:	20001410 	.word	0x20001410

08008374 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b08a      	sub	sp, #40	@ 0x28
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
 8008380:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008382:	2300      	movs	r3, #0
 8008384:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d10d      	bne.n	80083a8 <xTimerGenericCommand+0x34>
	__asm volatile
 800838c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008390:	b672      	cpsid	i
 8008392:	f383 8811 	msr	BASEPRI, r3
 8008396:	f3bf 8f6f 	isb	sy
 800839a:	f3bf 8f4f 	dsb	sy
 800839e:	b662      	cpsie	i
 80083a0:	623b      	str	r3, [r7, #32]
}
 80083a2:	bf00      	nop
 80083a4:	bf00      	nop
 80083a6:	e7fd      	b.n	80083a4 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80083a8:	4b19      	ldr	r3, [pc, #100]	@ (8008410 <xTimerGenericCommand+0x9c>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d02a      	beq.n	8008406 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	2b05      	cmp	r3, #5
 80083c0:	dc18      	bgt.n	80083f4 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80083c2:	f7ff fda1 	bl	8007f08 <xTaskGetSchedulerState>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b02      	cmp	r3, #2
 80083ca:	d109      	bne.n	80083e0 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80083cc:	4b10      	ldr	r3, [pc, #64]	@ (8008410 <xTimerGenericCommand+0x9c>)
 80083ce:	6818      	ldr	r0, [r3, #0]
 80083d0:	f107 0110 	add.w	r1, r7, #16
 80083d4:	2300      	movs	r3, #0
 80083d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083d8:	f7fe f8cc 	bl	8006574 <xQueueGenericSend>
 80083dc:	6278      	str	r0, [r7, #36]	@ 0x24
 80083de:	e012      	b.n	8008406 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80083e0:	4b0b      	ldr	r3, [pc, #44]	@ (8008410 <xTimerGenericCommand+0x9c>)
 80083e2:	6818      	ldr	r0, [r3, #0]
 80083e4:	f107 0110 	add.w	r1, r7, #16
 80083e8:	2300      	movs	r3, #0
 80083ea:	2200      	movs	r2, #0
 80083ec:	f7fe f8c2 	bl	8006574 <xQueueGenericSend>
 80083f0:	6278      	str	r0, [r7, #36]	@ 0x24
 80083f2:	e008      	b.n	8008406 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80083f4:	4b06      	ldr	r3, [pc, #24]	@ (8008410 <xTimerGenericCommand+0x9c>)
 80083f6:	6818      	ldr	r0, [r3, #0]
 80083f8:	f107 0110 	add.w	r1, r7, #16
 80083fc:	2300      	movs	r3, #0
 80083fe:	683a      	ldr	r2, [r7, #0]
 8008400:	f7fe f9c2 	bl	8006788 <xQueueGenericSendFromISR>
 8008404:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008408:	4618      	mov	r0, r3
 800840a:	3728      	adds	r7, #40	@ 0x28
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}
 8008410:	2000140c 	.word	0x2000140c

08008414 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b088      	sub	sp, #32
 8008418:	af02      	add	r7, sp, #8
 800841a:	6078      	str	r0, [r7, #4]
 800841c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800841e:	4b24      	ldr	r3, [pc, #144]	@ (80084b0 <prvProcessExpiredTimer+0x9c>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	68db      	ldr	r3, [r3, #12]
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	3304      	adds	r3, #4
 800842c:	4618      	mov	r0, r3
 800842e:	f7fd fe61 	bl	80060f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008438:	f003 0304 	and.w	r3, r3, #4
 800843c:	2b00      	cmp	r3, #0
 800843e:	d025      	beq.n	800848c <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	699a      	ldr	r2, [r3, #24]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	18d1      	adds	r1, r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	683a      	ldr	r2, [r7, #0]
 800844c:	6978      	ldr	r0, [r7, #20]
 800844e:	f000 f8d7 	bl	8008600 <prvInsertTimerInActiveList>
 8008452:	4603      	mov	r3, r0
 8008454:	2b00      	cmp	r3, #0
 8008456:	d022      	beq.n	800849e <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008458:	2300      	movs	r3, #0
 800845a:	9300      	str	r3, [sp, #0]
 800845c:	2300      	movs	r3, #0
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	2100      	movs	r1, #0
 8008462:	6978      	ldr	r0, [r7, #20]
 8008464:	f7ff ff86 	bl	8008374 <xTimerGenericCommand>
 8008468:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d116      	bne.n	800849e <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8008470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008474:	b672      	cpsid	i
 8008476:	f383 8811 	msr	BASEPRI, r3
 800847a:	f3bf 8f6f 	isb	sy
 800847e:	f3bf 8f4f 	dsb	sy
 8008482:	b662      	cpsie	i
 8008484:	60fb      	str	r3, [r7, #12]
}
 8008486:	bf00      	nop
 8008488:	bf00      	nop
 800848a:	e7fd      	b.n	8008488 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008492:	f023 0301 	bic.w	r3, r3, #1
 8008496:	b2da      	uxtb	r2, r3
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	6a1b      	ldr	r3, [r3, #32]
 80084a2:	6978      	ldr	r0, [r7, #20]
 80084a4:	4798      	blx	r3
}
 80084a6:	bf00      	nop
 80084a8:	3718      	adds	r7, #24
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}
 80084ae:	bf00      	nop
 80084b0:	20001404 	.word	0x20001404

080084b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80084bc:	f107 0308 	add.w	r3, r7, #8
 80084c0:	4618      	mov	r0, r3
 80084c2:	f000 f859 	bl	8008578 <prvGetNextExpireTime>
 80084c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	4619      	mov	r1, r3
 80084cc:	68f8      	ldr	r0, [r7, #12]
 80084ce:	f000 f805 	bl	80084dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80084d2:	f000 f8d7 	bl	8008684 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80084d6:	bf00      	nop
 80084d8:	e7f0      	b.n	80084bc <prvTimerTask+0x8>
	...

080084dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80084e6:	f7ff f8f9 	bl	80076dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80084ea:	f107 0308 	add.w	r3, r7, #8
 80084ee:	4618      	mov	r0, r3
 80084f0:	f000 f866 	bl	80085c0 <prvSampleTimeNow>
 80084f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d130      	bne.n	800855e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d10a      	bne.n	8008518 <prvProcessTimerOrBlockTask+0x3c>
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	429a      	cmp	r2, r3
 8008508:	d806      	bhi.n	8008518 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800850a:	f7ff f8f5 	bl	80076f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800850e:	68f9      	ldr	r1, [r7, #12]
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f7ff ff7f 	bl	8008414 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008516:	e024      	b.n	8008562 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d008      	beq.n	8008530 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800851e:	4b13      	ldr	r3, [pc, #76]	@ (800856c <prvProcessTimerOrBlockTask+0x90>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d101      	bne.n	800852c <prvProcessTimerOrBlockTask+0x50>
 8008528:	2301      	movs	r3, #1
 800852a:	e000      	b.n	800852e <prvProcessTimerOrBlockTask+0x52>
 800852c:	2300      	movs	r3, #0
 800852e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008530:	4b0f      	ldr	r3, [pc, #60]	@ (8008570 <prvProcessTimerOrBlockTask+0x94>)
 8008532:	6818      	ldr	r0, [r3, #0]
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	1ad3      	subs	r3, r2, r3
 800853a:	683a      	ldr	r2, [r7, #0]
 800853c:	4619      	mov	r1, r3
 800853e:	f7fe fda1 	bl	8007084 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008542:	f7ff f8d9 	bl	80076f8 <xTaskResumeAll>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d10a      	bne.n	8008562 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800854c:	4b09      	ldr	r3, [pc, #36]	@ (8008574 <prvProcessTimerOrBlockTask+0x98>)
 800854e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008552:	601a      	str	r2, [r3, #0]
 8008554:	f3bf 8f4f 	dsb	sy
 8008558:	f3bf 8f6f 	isb	sy
}
 800855c:	e001      	b.n	8008562 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800855e:	f7ff f8cb 	bl	80076f8 <xTaskResumeAll>
}
 8008562:	bf00      	nop
 8008564:	3710      	adds	r7, #16
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop
 800856c:	20001408 	.word	0x20001408
 8008570:	2000140c 	.word	0x2000140c
 8008574:	e000ed04 	.word	0xe000ed04

08008578 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008580:	4b0e      	ldr	r3, [pc, #56]	@ (80085bc <prvGetNextExpireTime+0x44>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d101      	bne.n	800858e <prvGetNextExpireTime+0x16>
 800858a:	2201      	movs	r2, #1
 800858c:	e000      	b.n	8008590 <prvGetNextExpireTime+0x18>
 800858e:	2200      	movs	r2, #0
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d105      	bne.n	80085a8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800859c:	4b07      	ldr	r3, [pc, #28]	@ (80085bc <prvGetNextExpireTime+0x44>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	68db      	ldr	r3, [r3, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	60fb      	str	r3, [r7, #12]
 80085a6:	e001      	b.n	80085ac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80085a8:	2300      	movs	r3, #0
 80085aa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80085ac:	68fb      	ldr	r3, [r7, #12]
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3714      	adds	r7, #20
 80085b2:	46bd      	mov	sp, r7
 80085b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b8:	4770      	bx	lr
 80085ba:	bf00      	nop
 80085bc:	20001404 	.word	0x20001404

080085c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b084      	sub	sp, #16
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80085c8:	f7ff f936 	bl	8007838 <xTaskGetTickCount>
 80085cc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80085ce:	4b0b      	ldr	r3, [pc, #44]	@ (80085fc <prvSampleTimeNow+0x3c>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	68fa      	ldr	r2, [r7, #12]
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d205      	bcs.n	80085e4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80085d8:	f000 f940 	bl	800885c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2201      	movs	r2, #1
 80085e0:	601a      	str	r2, [r3, #0]
 80085e2:	e002      	b.n	80085ea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2200      	movs	r2, #0
 80085e8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80085ea:	4a04      	ldr	r2, [pc, #16]	@ (80085fc <prvSampleTimeNow+0x3c>)
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80085f0:	68fb      	ldr	r3, [r7, #12]
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3710      	adds	r7, #16
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
 80085fa:	bf00      	nop
 80085fc:	20001414 	.word	0x20001414

08008600 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b086      	sub	sp, #24
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]
 800860c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800860e:	2300      	movs	r3, #0
 8008610:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	68ba      	ldr	r2, [r7, #8]
 8008616:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800861e:	68ba      	ldr	r2, [r7, #8]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	429a      	cmp	r2, r3
 8008624:	d812      	bhi.n	800864c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	1ad2      	subs	r2, r2, r3
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	699b      	ldr	r3, [r3, #24]
 8008630:	429a      	cmp	r2, r3
 8008632:	d302      	bcc.n	800863a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008634:	2301      	movs	r3, #1
 8008636:	617b      	str	r3, [r7, #20]
 8008638:	e01b      	b.n	8008672 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800863a:	4b10      	ldr	r3, [pc, #64]	@ (800867c <prvInsertTimerInActiveList+0x7c>)
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	3304      	adds	r3, #4
 8008642:	4619      	mov	r1, r3
 8008644:	4610      	mov	r0, r2
 8008646:	f7fd fd1c 	bl	8006082 <vListInsert>
 800864a:	e012      	b.n	8008672 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	429a      	cmp	r2, r3
 8008652:	d206      	bcs.n	8008662 <prvInsertTimerInActiveList+0x62>
 8008654:	68ba      	ldr	r2, [r7, #8]
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	429a      	cmp	r2, r3
 800865a:	d302      	bcc.n	8008662 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800865c:	2301      	movs	r3, #1
 800865e:	617b      	str	r3, [r7, #20]
 8008660:	e007      	b.n	8008672 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008662:	4b07      	ldr	r3, [pc, #28]	@ (8008680 <prvInsertTimerInActiveList+0x80>)
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	3304      	adds	r3, #4
 800866a:	4619      	mov	r1, r3
 800866c:	4610      	mov	r0, r2
 800866e:	f7fd fd08 	bl	8006082 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008672:	697b      	ldr	r3, [r7, #20]
}
 8008674:	4618      	mov	r0, r3
 8008676:	3718      	adds	r7, #24
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}
 800867c:	20001408 	.word	0x20001408
 8008680:	20001404 	.word	0x20001404

08008684 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b08e      	sub	sp, #56	@ 0x38
 8008688:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800868a:	e0d4      	b.n	8008836 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2b00      	cmp	r3, #0
 8008690:	da1b      	bge.n	80086ca <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008692:	1d3b      	adds	r3, r7, #4
 8008694:	3304      	adds	r3, #4
 8008696:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800869a:	2b00      	cmp	r3, #0
 800869c:	d10d      	bne.n	80086ba <prvProcessReceivedCommands+0x36>
	__asm volatile
 800869e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a2:	b672      	cpsid	i
 80086a4:	f383 8811 	msr	BASEPRI, r3
 80086a8:	f3bf 8f6f 	isb	sy
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	b662      	cpsie	i
 80086b2:	61fb      	str	r3, [r7, #28]
}
 80086b4:	bf00      	nop
 80086b6:	bf00      	nop
 80086b8:	e7fd      	b.n	80086b6 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80086ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086c0:	6850      	ldr	r0, [r2, #4]
 80086c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086c4:	6892      	ldr	r2, [r2, #8]
 80086c6:	4611      	mov	r1, r2
 80086c8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	f2c0 80b2 	blt.w	8008836 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80086d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d8:	695b      	ldr	r3, [r3, #20]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d004      	beq.n	80086e8 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80086de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e0:	3304      	adds	r3, #4
 80086e2:	4618      	mov	r0, r3
 80086e4:	f7fd fd06 	bl	80060f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80086e8:	463b      	mov	r3, r7
 80086ea:	4618      	mov	r0, r3
 80086ec:	f7ff ff68 	bl	80085c0 <prvSampleTimeNow>
 80086f0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2b09      	cmp	r3, #9
 80086f6:	f200 809b 	bhi.w	8008830 <prvProcessReceivedCommands+0x1ac>
 80086fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008700 <prvProcessReceivedCommands+0x7c>)
 80086fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008700:	08008729 	.word	0x08008729
 8008704:	08008729 	.word	0x08008729
 8008708:	08008729 	.word	0x08008729
 800870c:	080087a3 	.word	0x080087a3
 8008710:	080087b7 	.word	0x080087b7
 8008714:	08008807 	.word	0x08008807
 8008718:	08008729 	.word	0x08008729
 800871c:	08008729 	.word	0x08008729
 8008720:	080087a3 	.word	0x080087a3
 8008724:	080087b7 	.word	0x080087b7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800872e:	f043 0301 	orr.w	r3, r3, #1
 8008732:	b2da      	uxtb	r2, r3
 8008734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008736:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800873e:	699b      	ldr	r3, [r3, #24]
 8008740:	18d1      	adds	r1, r2, r3
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008746:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008748:	f7ff ff5a 	bl	8008600 <prvInsertTimerInActiveList>
 800874c:	4603      	mov	r3, r0
 800874e:	2b00      	cmp	r3, #0
 8008750:	d070      	beq.n	8008834 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008754:	6a1b      	ldr	r3, [r3, #32]
 8008756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008758:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800875a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008760:	f003 0304 	and.w	r3, r3, #4
 8008764:	2b00      	cmp	r3, #0
 8008766:	d065      	beq.n	8008834 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008768:	68ba      	ldr	r2, [r7, #8]
 800876a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876c:	699b      	ldr	r3, [r3, #24]
 800876e:	441a      	add	r2, r3
 8008770:	2300      	movs	r3, #0
 8008772:	9300      	str	r3, [sp, #0]
 8008774:	2300      	movs	r3, #0
 8008776:	2100      	movs	r1, #0
 8008778:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800877a:	f7ff fdfb 	bl	8008374 <xTimerGenericCommand>
 800877e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008780:	6a3b      	ldr	r3, [r7, #32]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d156      	bne.n	8008834 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8008786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800878a:	b672      	cpsid	i
 800878c:	f383 8811 	msr	BASEPRI, r3
 8008790:	f3bf 8f6f 	isb	sy
 8008794:	f3bf 8f4f 	dsb	sy
 8008798:	b662      	cpsie	i
 800879a:	61bb      	str	r3, [r7, #24]
}
 800879c:	bf00      	nop
 800879e:	bf00      	nop
 80087a0:	e7fd      	b.n	800879e <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087a8:	f023 0301 	bic.w	r3, r3, #1
 80087ac:	b2da      	uxtb	r2, r3
 80087ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80087b4:	e03f      	b.n	8008836 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087bc:	f043 0301 	orr.w	r3, r3, #1
 80087c0:	b2da      	uxtb	r2, r3
 80087c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80087c8:	68ba      	ldr	r2, [r7, #8]
 80087ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087cc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80087ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d0:	699b      	ldr	r3, [r3, #24]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d10d      	bne.n	80087f2 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 80087d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087da:	b672      	cpsid	i
 80087dc:	f383 8811 	msr	BASEPRI, r3
 80087e0:	f3bf 8f6f 	isb	sy
 80087e4:	f3bf 8f4f 	dsb	sy
 80087e8:	b662      	cpsie	i
 80087ea:	617b      	str	r3, [r7, #20]
}
 80087ec:	bf00      	nop
 80087ee:	bf00      	nop
 80087f0:	e7fd      	b.n	80087ee <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80087f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f4:	699a      	ldr	r2, [r3, #24]
 80087f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f8:	18d1      	adds	r1, r2, r3
 80087fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008800:	f7ff fefe 	bl	8008600 <prvInsertTimerInActiveList>
					break;
 8008804:	e017      	b.n	8008836 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008808:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800880c:	f003 0302 	and.w	r3, r3, #2
 8008810:	2b00      	cmp	r3, #0
 8008812:	d103      	bne.n	800881c <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8008814:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008816:	f000 fbd5 	bl	8008fc4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800881a:	e00c      	b.n	8008836 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800881c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800881e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008822:	f023 0301 	bic.w	r3, r3, #1
 8008826:	b2da      	uxtb	r2, r3
 8008828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800882e:	e002      	b.n	8008836 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8008830:	bf00      	nop
 8008832:	e000      	b.n	8008836 <prvProcessReceivedCommands+0x1b2>
					break;
 8008834:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008836:	4b08      	ldr	r3, [pc, #32]	@ (8008858 <prvProcessReceivedCommands+0x1d4>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	1d39      	adds	r1, r7, #4
 800883c:	2200      	movs	r2, #0
 800883e:	4618      	mov	r0, r3
 8008840:	f7fe f846 	bl	80068d0 <xQueueReceive>
 8008844:	4603      	mov	r3, r0
 8008846:	2b00      	cmp	r3, #0
 8008848:	f47f af20 	bne.w	800868c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800884c:	bf00      	nop
 800884e:	bf00      	nop
 8008850:	3730      	adds	r7, #48	@ 0x30
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
 8008856:	bf00      	nop
 8008858:	2000140c 	.word	0x2000140c

0800885c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b088      	sub	sp, #32
 8008860:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008862:	e04b      	b.n	80088fc <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008864:	4b2f      	ldr	r3, [pc, #188]	@ (8008924 <prvSwitchTimerLists+0xc8>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800886e:	4b2d      	ldr	r3, [pc, #180]	@ (8008924 <prvSwitchTimerLists+0xc8>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	68db      	ldr	r3, [r3, #12]
 8008874:	68db      	ldr	r3, [r3, #12]
 8008876:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	3304      	adds	r3, #4
 800887c:	4618      	mov	r0, r3
 800887e:	f7fd fc39 	bl	80060f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6a1b      	ldr	r3, [r3, #32]
 8008886:	68f8      	ldr	r0, [r7, #12]
 8008888:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008890:	f003 0304 	and.w	r3, r3, #4
 8008894:	2b00      	cmp	r3, #0
 8008896:	d031      	beq.n	80088fc <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	699b      	ldr	r3, [r3, #24]
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	4413      	add	r3, r2
 80088a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d90e      	bls.n	80088c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	68ba      	ldr	r2, [r7, #8]
 80088ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	68fa      	ldr	r2, [r7, #12]
 80088b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80088b6:	4b1b      	ldr	r3, [pc, #108]	@ (8008924 <prvSwitchTimerLists+0xc8>)
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	3304      	adds	r3, #4
 80088be:	4619      	mov	r1, r3
 80088c0:	4610      	mov	r0, r2
 80088c2:	f7fd fbde 	bl	8006082 <vListInsert>
 80088c6:	e019      	b.n	80088fc <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80088c8:	2300      	movs	r3, #0
 80088ca:	9300      	str	r3, [sp, #0]
 80088cc:	2300      	movs	r3, #0
 80088ce:	693a      	ldr	r2, [r7, #16]
 80088d0:	2100      	movs	r1, #0
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f7ff fd4e 	bl	8008374 <xTimerGenericCommand>
 80088d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d10d      	bne.n	80088fc <prvSwitchTimerLists+0xa0>
	__asm volatile
 80088e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e4:	b672      	cpsid	i
 80088e6:	f383 8811 	msr	BASEPRI, r3
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	b662      	cpsie	i
 80088f4:	603b      	str	r3, [r7, #0]
}
 80088f6:	bf00      	nop
 80088f8:	bf00      	nop
 80088fa:	e7fd      	b.n	80088f8 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80088fc:	4b09      	ldr	r3, [pc, #36]	@ (8008924 <prvSwitchTimerLists+0xc8>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d1ae      	bne.n	8008864 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008906:	4b07      	ldr	r3, [pc, #28]	@ (8008924 <prvSwitchTimerLists+0xc8>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800890c:	4b06      	ldr	r3, [pc, #24]	@ (8008928 <prvSwitchTimerLists+0xcc>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4a04      	ldr	r2, [pc, #16]	@ (8008924 <prvSwitchTimerLists+0xc8>)
 8008912:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008914:	4a04      	ldr	r2, [pc, #16]	@ (8008928 <prvSwitchTimerLists+0xcc>)
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	6013      	str	r3, [r2, #0]
}
 800891a:	bf00      	nop
 800891c:	3718      	adds	r7, #24
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	20001404 	.word	0x20001404
 8008928:	20001408 	.word	0x20001408

0800892c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b082      	sub	sp, #8
 8008930:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008932:	f000 f94b 	bl	8008bcc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008936:	4b15      	ldr	r3, [pc, #84]	@ (800898c <prvCheckForValidListAndQueue+0x60>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d120      	bne.n	8008980 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800893e:	4814      	ldr	r0, [pc, #80]	@ (8008990 <prvCheckForValidListAndQueue+0x64>)
 8008940:	f7fd fb4e 	bl	8005fe0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008944:	4813      	ldr	r0, [pc, #76]	@ (8008994 <prvCheckForValidListAndQueue+0x68>)
 8008946:	f7fd fb4b 	bl	8005fe0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800894a:	4b13      	ldr	r3, [pc, #76]	@ (8008998 <prvCheckForValidListAndQueue+0x6c>)
 800894c:	4a10      	ldr	r2, [pc, #64]	@ (8008990 <prvCheckForValidListAndQueue+0x64>)
 800894e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008950:	4b12      	ldr	r3, [pc, #72]	@ (800899c <prvCheckForValidListAndQueue+0x70>)
 8008952:	4a10      	ldr	r2, [pc, #64]	@ (8008994 <prvCheckForValidListAndQueue+0x68>)
 8008954:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008956:	2300      	movs	r3, #0
 8008958:	9300      	str	r3, [sp, #0]
 800895a:	4b11      	ldr	r3, [pc, #68]	@ (80089a0 <prvCheckForValidListAndQueue+0x74>)
 800895c:	4a11      	ldr	r2, [pc, #68]	@ (80089a4 <prvCheckForValidListAndQueue+0x78>)
 800895e:	2110      	movs	r1, #16
 8008960:	200a      	movs	r0, #10
 8008962:	f7fd fc5d 	bl	8006220 <xQueueGenericCreateStatic>
 8008966:	4603      	mov	r3, r0
 8008968:	4a08      	ldr	r2, [pc, #32]	@ (800898c <prvCheckForValidListAndQueue+0x60>)
 800896a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800896c:	4b07      	ldr	r3, [pc, #28]	@ (800898c <prvCheckForValidListAndQueue+0x60>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d005      	beq.n	8008980 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008974:	4b05      	ldr	r3, [pc, #20]	@ (800898c <prvCheckForValidListAndQueue+0x60>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	490b      	ldr	r1, [pc, #44]	@ (80089a8 <prvCheckForValidListAndQueue+0x7c>)
 800897a:	4618      	mov	r0, r3
 800897c:	f7fe fb58 	bl	8007030 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008980:	f000 f95a 	bl	8008c38 <vPortExitCritical>
}
 8008984:	bf00      	nop
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
 800898a:	bf00      	nop
 800898c:	2000140c 	.word	0x2000140c
 8008990:	200013dc 	.word	0x200013dc
 8008994:	200013f0 	.word	0x200013f0
 8008998:	20001404 	.word	0x20001404
 800899c:	20001408 	.word	0x20001408
 80089a0:	200014b8 	.word	0x200014b8
 80089a4:	20001418 	.word	0x20001418
 80089a8:	08009478 	.word	0x08009478

080089ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80089ac:	b480      	push	{r7}
 80089ae:	b085      	sub	sp, #20
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	60f8      	str	r0, [r7, #12]
 80089b4:	60b9      	str	r1, [r7, #8]
 80089b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	3b04      	subs	r3, #4
 80089bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80089c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	3b04      	subs	r3, #4
 80089ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	f023 0201 	bic.w	r2, r3, #1
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	3b04      	subs	r3, #4
 80089da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80089dc:	4a0c      	ldr	r2, [pc, #48]	@ (8008a10 <pxPortInitialiseStack+0x64>)
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	3b14      	subs	r3, #20
 80089e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	3b04      	subs	r3, #4
 80089f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f06f 0202 	mvn.w	r2, #2
 80089fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	3b20      	subs	r3, #32
 8008a00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008a02:	68fb      	ldr	r3, [r7, #12]
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3714      	adds	r7, #20
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr
 8008a10:	08008a15 	.word	0x08008a15

08008a14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008a1e:	4b15      	ldr	r3, [pc, #84]	@ (8008a74 <prvTaskExitError+0x60>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a26:	d00d      	beq.n	8008a44 <prvTaskExitError+0x30>
	__asm volatile
 8008a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a2c:	b672      	cpsid	i
 8008a2e:	f383 8811 	msr	BASEPRI, r3
 8008a32:	f3bf 8f6f 	isb	sy
 8008a36:	f3bf 8f4f 	dsb	sy
 8008a3a:	b662      	cpsie	i
 8008a3c:	60fb      	str	r3, [r7, #12]
}
 8008a3e:	bf00      	nop
 8008a40:	bf00      	nop
 8008a42:	e7fd      	b.n	8008a40 <prvTaskExitError+0x2c>
	__asm volatile
 8008a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a48:	b672      	cpsid	i
 8008a4a:	f383 8811 	msr	BASEPRI, r3
 8008a4e:	f3bf 8f6f 	isb	sy
 8008a52:	f3bf 8f4f 	dsb	sy
 8008a56:	b662      	cpsie	i
 8008a58:	60bb      	str	r3, [r7, #8]
}
 8008a5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008a5c:	bf00      	nop
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d0fc      	beq.n	8008a5e <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008a64:	bf00      	nop
 8008a66:	bf00      	nop
 8008a68:	3714      	adds	r7, #20
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr
 8008a72:	bf00      	nop
 8008a74:	20000018 	.word	0x20000018
	...

08008a80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008a80:	4b07      	ldr	r3, [pc, #28]	@ (8008aa0 <pxCurrentTCBConst2>)
 8008a82:	6819      	ldr	r1, [r3, #0]
 8008a84:	6808      	ldr	r0, [r1, #0]
 8008a86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a8a:	f380 8809 	msr	PSP, r0
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f04f 0000 	mov.w	r0, #0
 8008a96:	f380 8811 	msr	BASEPRI, r0
 8008a9a:	4770      	bx	lr
 8008a9c:	f3af 8000 	nop.w

08008aa0 <pxCurrentTCBConst2>:
 8008aa0:	20000edc 	.word	0x20000edc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008aa4:	bf00      	nop
 8008aa6:	bf00      	nop

08008aa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008aa8:	4808      	ldr	r0, [pc, #32]	@ (8008acc <prvPortStartFirstTask+0x24>)
 8008aaa:	6800      	ldr	r0, [r0, #0]
 8008aac:	6800      	ldr	r0, [r0, #0]
 8008aae:	f380 8808 	msr	MSP, r0
 8008ab2:	f04f 0000 	mov.w	r0, #0
 8008ab6:	f380 8814 	msr	CONTROL, r0
 8008aba:	b662      	cpsie	i
 8008abc:	b661      	cpsie	f
 8008abe:	f3bf 8f4f 	dsb	sy
 8008ac2:	f3bf 8f6f 	isb	sy
 8008ac6:	df00      	svc	0
 8008ac8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008aca:	bf00      	nop
 8008acc:	e000ed08 	.word	0xe000ed08

08008ad0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b084      	sub	sp, #16
 8008ad4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008ad6:	4b37      	ldr	r3, [pc, #220]	@ (8008bb4 <xPortStartScheduler+0xe4>)
 8008ad8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	781b      	ldrb	r3, [r3, #0]
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	22ff      	movs	r2, #255	@ 0xff
 8008ae6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	b2db      	uxtb	r3, r3
 8008aee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008af0:	78fb      	ldrb	r3, [r7, #3]
 8008af2:	b2db      	uxtb	r3, r3
 8008af4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008af8:	b2da      	uxtb	r2, r3
 8008afa:	4b2f      	ldr	r3, [pc, #188]	@ (8008bb8 <xPortStartScheduler+0xe8>)
 8008afc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008afe:	4b2f      	ldr	r3, [pc, #188]	@ (8008bbc <xPortStartScheduler+0xec>)
 8008b00:	2207      	movs	r2, #7
 8008b02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b04:	e009      	b.n	8008b1a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008b06:	4b2d      	ldr	r3, [pc, #180]	@ (8008bbc <xPortStartScheduler+0xec>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	4a2b      	ldr	r2, [pc, #172]	@ (8008bbc <xPortStartScheduler+0xec>)
 8008b0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008b10:	78fb      	ldrb	r3, [r7, #3]
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	005b      	lsls	r3, r3, #1
 8008b16:	b2db      	uxtb	r3, r3
 8008b18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b1a:	78fb      	ldrb	r3, [r7, #3]
 8008b1c:	b2db      	uxtb	r3, r3
 8008b1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b22:	2b80      	cmp	r3, #128	@ 0x80
 8008b24:	d0ef      	beq.n	8008b06 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008b26:	4b25      	ldr	r3, [pc, #148]	@ (8008bbc <xPortStartScheduler+0xec>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f1c3 0307 	rsb	r3, r3, #7
 8008b2e:	2b04      	cmp	r3, #4
 8008b30:	d00d      	beq.n	8008b4e <xPortStartScheduler+0x7e>
	__asm volatile
 8008b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b36:	b672      	cpsid	i
 8008b38:	f383 8811 	msr	BASEPRI, r3
 8008b3c:	f3bf 8f6f 	isb	sy
 8008b40:	f3bf 8f4f 	dsb	sy
 8008b44:	b662      	cpsie	i
 8008b46:	60bb      	str	r3, [r7, #8]
}
 8008b48:	bf00      	nop
 8008b4a:	bf00      	nop
 8008b4c:	e7fd      	b.n	8008b4a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008b4e:	4b1b      	ldr	r3, [pc, #108]	@ (8008bbc <xPortStartScheduler+0xec>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	021b      	lsls	r3, r3, #8
 8008b54:	4a19      	ldr	r2, [pc, #100]	@ (8008bbc <xPortStartScheduler+0xec>)
 8008b56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008b58:	4b18      	ldr	r3, [pc, #96]	@ (8008bbc <xPortStartScheduler+0xec>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008b60:	4a16      	ldr	r2, [pc, #88]	@ (8008bbc <xPortStartScheduler+0xec>)
 8008b62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	b2da      	uxtb	r2, r3
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008b6c:	4b14      	ldr	r3, [pc, #80]	@ (8008bc0 <xPortStartScheduler+0xf0>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a13      	ldr	r2, [pc, #76]	@ (8008bc0 <xPortStartScheduler+0xf0>)
 8008b72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008b76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008b78:	4b11      	ldr	r3, [pc, #68]	@ (8008bc0 <xPortStartScheduler+0xf0>)
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a10      	ldr	r2, [pc, #64]	@ (8008bc0 <xPortStartScheduler+0xf0>)
 8008b7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008b82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008b84:	f000 f8dc 	bl	8008d40 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008b88:	4b0e      	ldr	r3, [pc, #56]	@ (8008bc4 <xPortStartScheduler+0xf4>)
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008b8e:	f000 f8fb 	bl	8008d88 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008b92:	4b0d      	ldr	r3, [pc, #52]	@ (8008bc8 <xPortStartScheduler+0xf8>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	4a0c      	ldr	r2, [pc, #48]	@ (8008bc8 <xPortStartScheduler+0xf8>)
 8008b98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008b9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008b9e:	f7ff ff83 	bl	8008aa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ba2:	f7fe ff15 	bl	80079d0 <vTaskSwitchContext>
	prvTaskExitError();
 8008ba6:	f7ff ff35 	bl	8008a14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008baa:	2300      	movs	r3, #0
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3710      	adds	r7, #16
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}
 8008bb4:	e000e400 	.word	0xe000e400
 8008bb8:	20001508 	.word	0x20001508
 8008bbc:	2000150c 	.word	0x2000150c
 8008bc0:	e000ed20 	.word	0xe000ed20
 8008bc4:	20000018 	.word	0x20000018
 8008bc8:	e000ef34 	.word	0xe000ef34

08008bcc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008bcc:	b480      	push	{r7}
 8008bce:	b083      	sub	sp, #12
 8008bd0:	af00      	add	r7, sp, #0
	__asm volatile
 8008bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd6:	b672      	cpsid	i
 8008bd8:	f383 8811 	msr	BASEPRI, r3
 8008bdc:	f3bf 8f6f 	isb	sy
 8008be0:	f3bf 8f4f 	dsb	sy
 8008be4:	b662      	cpsie	i
 8008be6:	607b      	str	r3, [r7, #4]
}
 8008be8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008bea:	4b11      	ldr	r3, [pc, #68]	@ (8008c30 <vPortEnterCritical+0x64>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	3301      	adds	r3, #1
 8008bf0:	4a0f      	ldr	r2, [pc, #60]	@ (8008c30 <vPortEnterCritical+0x64>)
 8008bf2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8008c30 <vPortEnterCritical+0x64>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d112      	bne.n	8008c22 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008bfc:	4b0d      	ldr	r3, [pc, #52]	@ (8008c34 <vPortEnterCritical+0x68>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	b2db      	uxtb	r3, r3
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d00d      	beq.n	8008c22 <vPortEnterCritical+0x56>
	__asm volatile
 8008c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c0a:	b672      	cpsid	i
 8008c0c:	f383 8811 	msr	BASEPRI, r3
 8008c10:	f3bf 8f6f 	isb	sy
 8008c14:	f3bf 8f4f 	dsb	sy
 8008c18:	b662      	cpsie	i
 8008c1a:	603b      	str	r3, [r7, #0]
}
 8008c1c:	bf00      	nop
 8008c1e:	bf00      	nop
 8008c20:	e7fd      	b.n	8008c1e <vPortEnterCritical+0x52>
	}
}
 8008c22:	bf00      	nop
 8008c24:	370c      	adds	r7, #12
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr
 8008c2e:	bf00      	nop
 8008c30:	20000018 	.word	0x20000018
 8008c34:	e000ed04 	.word	0xe000ed04

08008c38 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b083      	sub	sp, #12
 8008c3c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008c3e:	4b13      	ldr	r3, [pc, #76]	@ (8008c8c <vPortExitCritical+0x54>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d10d      	bne.n	8008c62 <vPortExitCritical+0x2a>
	__asm volatile
 8008c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4a:	b672      	cpsid	i
 8008c4c:	f383 8811 	msr	BASEPRI, r3
 8008c50:	f3bf 8f6f 	isb	sy
 8008c54:	f3bf 8f4f 	dsb	sy
 8008c58:	b662      	cpsie	i
 8008c5a:	607b      	str	r3, [r7, #4]
}
 8008c5c:	bf00      	nop
 8008c5e:	bf00      	nop
 8008c60:	e7fd      	b.n	8008c5e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8008c62:	4b0a      	ldr	r3, [pc, #40]	@ (8008c8c <vPortExitCritical+0x54>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	3b01      	subs	r3, #1
 8008c68:	4a08      	ldr	r2, [pc, #32]	@ (8008c8c <vPortExitCritical+0x54>)
 8008c6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008c6c:	4b07      	ldr	r3, [pc, #28]	@ (8008c8c <vPortExitCritical+0x54>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d105      	bne.n	8008c80 <vPortExitCritical+0x48>
 8008c74:	2300      	movs	r3, #0
 8008c76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	f383 8811 	msr	BASEPRI, r3
}
 8008c7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008c80:	bf00      	nop
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr
 8008c8c:	20000018 	.word	0x20000018

08008c90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c90:	f3ef 8009 	mrs	r0, PSP
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	4b15      	ldr	r3, [pc, #84]	@ (8008cf0 <pxCurrentTCBConst>)
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	f01e 0f10 	tst.w	lr, #16
 8008ca0:	bf08      	it	eq
 8008ca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008caa:	6010      	str	r0, [r2, #0]
 8008cac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008cb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008cb4:	b672      	cpsid	i
 8008cb6:	f380 8811 	msr	BASEPRI, r0
 8008cba:	f3bf 8f4f 	dsb	sy
 8008cbe:	f3bf 8f6f 	isb	sy
 8008cc2:	b662      	cpsie	i
 8008cc4:	f7fe fe84 	bl	80079d0 <vTaskSwitchContext>
 8008cc8:	f04f 0000 	mov.w	r0, #0
 8008ccc:	f380 8811 	msr	BASEPRI, r0
 8008cd0:	bc09      	pop	{r0, r3}
 8008cd2:	6819      	ldr	r1, [r3, #0]
 8008cd4:	6808      	ldr	r0, [r1, #0]
 8008cd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cda:	f01e 0f10 	tst.w	lr, #16
 8008cde:	bf08      	it	eq
 8008ce0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008ce4:	f380 8809 	msr	PSP, r0
 8008ce8:	f3bf 8f6f 	isb	sy
 8008cec:	4770      	bx	lr
 8008cee:	bf00      	nop

08008cf0 <pxCurrentTCBConst>:
 8008cf0:	20000edc 	.word	0x20000edc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008cf4:	bf00      	nop
 8008cf6:	bf00      	nop

08008cf8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b082      	sub	sp, #8
 8008cfc:	af00      	add	r7, sp, #0
	__asm volatile
 8008cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d02:	b672      	cpsid	i
 8008d04:	f383 8811 	msr	BASEPRI, r3
 8008d08:	f3bf 8f6f 	isb	sy
 8008d0c:	f3bf 8f4f 	dsb	sy
 8008d10:	b662      	cpsie	i
 8008d12:	607b      	str	r3, [r7, #4]
}
 8008d14:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008d16:	f7fe fd9f 	bl	8007858 <xTaskIncrementTick>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d003      	beq.n	8008d28 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008d20:	4b06      	ldr	r3, [pc, #24]	@ (8008d3c <SysTick_Handler+0x44>)
 8008d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d26:	601a      	str	r2, [r3, #0]
 8008d28:	2300      	movs	r3, #0
 8008d2a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	f383 8811 	msr	BASEPRI, r3
}
 8008d32:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008d34:	bf00      	nop
 8008d36:	3708      	adds	r7, #8
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}
 8008d3c:	e000ed04 	.word	0xe000ed04

08008d40 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008d40:	b480      	push	{r7}
 8008d42:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008d44:	4b0b      	ldr	r3, [pc, #44]	@ (8008d74 <vPortSetupTimerInterrupt+0x34>)
 8008d46:	2200      	movs	r2, #0
 8008d48:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8008d78 <vPortSetupTimerInterrupt+0x38>)
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008d50:	4b0a      	ldr	r3, [pc, #40]	@ (8008d7c <vPortSetupTimerInterrupt+0x3c>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a0a      	ldr	r2, [pc, #40]	@ (8008d80 <vPortSetupTimerInterrupt+0x40>)
 8008d56:	fba2 2303 	umull	r2, r3, r2, r3
 8008d5a:	099b      	lsrs	r3, r3, #6
 8008d5c:	4a09      	ldr	r2, [pc, #36]	@ (8008d84 <vPortSetupTimerInterrupt+0x44>)
 8008d5e:	3b01      	subs	r3, #1
 8008d60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008d62:	4b04      	ldr	r3, [pc, #16]	@ (8008d74 <vPortSetupTimerInterrupt+0x34>)
 8008d64:	2207      	movs	r2, #7
 8008d66:	601a      	str	r2, [r3, #0]
}
 8008d68:	bf00      	nop
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop
 8008d74:	e000e010 	.word	0xe000e010
 8008d78:	e000e018 	.word	0xe000e018
 8008d7c:	2000000c 	.word	0x2000000c
 8008d80:	10624dd3 	.word	0x10624dd3
 8008d84:	e000e014 	.word	0xe000e014

08008d88 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008d88:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008d98 <vPortEnableVFP+0x10>
 8008d8c:	6801      	ldr	r1, [r0, #0]
 8008d8e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008d92:	6001      	str	r1, [r0, #0]
 8008d94:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008d96:	bf00      	nop
 8008d98:	e000ed88 	.word	0xe000ed88

08008d9c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b085      	sub	sp, #20
 8008da0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008da2:	f3ef 8305 	mrs	r3, IPSR
 8008da6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2b0f      	cmp	r3, #15
 8008dac:	d917      	bls.n	8008dde <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008dae:	4a1a      	ldr	r2, [pc, #104]	@ (8008e18 <vPortValidateInterruptPriority+0x7c>)
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	4413      	add	r3, r2
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008db8:	4b18      	ldr	r3, [pc, #96]	@ (8008e1c <vPortValidateInterruptPriority+0x80>)
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	7afa      	ldrb	r2, [r7, #11]
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	d20d      	bcs.n	8008dde <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8008dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc6:	b672      	cpsid	i
 8008dc8:	f383 8811 	msr	BASEPRI, r3
 8008dcc:	f3bf 8f6f 	isb	sy
 8008dd0:	f3bf 8f4f 	dsb	sy
 8008dd4:	b662      	cpsie	i
 8008dd6:	607b      	str	r3, [r7, #4]
}
 8008dd8:	bf00      	nop
 8008dda:	bf00      	nop
 8008ddc:	e7fd      	b.n	8008dda <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008dde:	4b10      	ldr	r3, [pc, #64]	@ (8008e20 <vPortValidateInterruptPriority+0x84>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008de6:	4b0f      	ldr	r3, [pc, #60]	@ (8008e24 <vPortValidateInterruptPriority+0x88>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d90d      	bls.n	8008e0a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8008dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008df2:	b672      	cpsid	i
 8008df4:	f383 8811 	msr	BASEPRI, r3
 8008df8:	f3bf 8f6f 	isb	sy
 8008dfc:	f3bf 8f4f 	dsb	sy
 8008e00:	b662      	cpsie	i
 8008e02:	603b      	str	r3, [r7, #0]
}
 8008e04:	bf00      	nop
 8008e06:	bf00      	nop
 8008e08:	e7fd      	b.n	8008e06 <vPortValidateInterruptPriority+0x6a>
	}
 8008e0a:	bf00      	nop
 8008e0c:	3714      	adds	r7, #20
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr
 8008e16:	bf00      	nop
 8008e18:	e000e3f0 	.word	0xe000e3f0
 8008e1c:	20001508 	.word	0x20001508
 8008e20:	e000ed0c 	.word	0xe000ed0c
 8008e24:	2000150c 	.word	0x2000150c

08008e28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b08a      	sub	sp, #40	@ 0x28
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008e30:	2300      	movs	r3, #0
 8008e32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008e34:	f7fe fc52 	bl	80076dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008e38:	4b5d      	ldr	r3, [pc, #372]	@ (8008fb0 <pvPortMalloc+0x188>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d101      	bne.n	8008e44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008e40:	f000 f920 	bl	8009084 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008e44:	4b5b      	ldr	r3, [pc, #364]	@ (8008fb4 <pvPortMalloc+0x18c>)
 8008e46:	681a      	ldr	r2, [r3, #0]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	4013      	ands	r3, r2
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	f040 8094 	bne.w	8008f7a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d020      	beq.n	8008e9a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8008e58:	2208      	movs	r2, #8
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4413      	add	r3, r2
 8008e5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f003 0307 	and.w	r3, r3, #7
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d017      	beq.n	8008e9a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f023 0307 	bic.w	r3, r3, #7
 8008e70:	3308      	adds	r3, #8
 8008e72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f003 0307 	and.w	r3, r3, #7
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d00d      	beq.n	8008e9a <pvPortMalloc+0x72>
	__asm volatile
 8008e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e82:	b672      	cpsid	i
 8008e84:	f383 8811 	msr	BASEPRI, r3
 8008e88:	f3bf 8f6f 	isb	sy
 8008e8c:	f3bf 8f4f 	dsb	sy
 8008e90:	b662      	cpsie	i
 8008e92:	617b      	str	r3, [r7, #20]
}
 8008e94:	bf00      	nop
 8008e96:	bf00      	nop
 8008e98:	e7fd      	b.n	8008e96 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d06c      	beq.n	8008f7a <pvPortMalloc+0x152>
 8008ea0:	4b45      	ldr	r3, [pc, #276]	@ (8008fb8 <pvPortMalloc+0x190>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	687a      	ldr	r2, [r7, #4]
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d867      	bhi.n	8008f7a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008eaa:	4b44      	ldr	r3, [pc, #272]	@ (8008fbc <pvPortMalloc+0x194>)
 8008eac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008eae:	4b43      	ldr	r3, [pc, #268]	@ (8008fbc <pvPortMalloc+0x194>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008eb4:	e004      	b.n	8008ec0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8008eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d903      	bls.n	8008ed2 <pvPortMalloc+0xaa>
 8008eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1f1      	bne.n	8008eb6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008ed2:	4b37      	ldr	r3, [pc, #220]	@ (8008fb0 <pvPortMalloc+0x188>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d04e      	beq.n	8008f7a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008edc:	6a3b      	ldr	r3, [r7, #32]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	2208      	movs	r2, #8
 8008ee2:	4413      	add	r3, r2
 8008ee4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	6a3b      	ldr	r3, [r7, #32]
 8008eec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef0:	685a      	ldr	r2, [r3, #4]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	1ad2      	subs	r2, r2, r3
 8008ef6:	2308      	movs	r3, #8
 8008ef8:	005b      	lsls	r3, r3, #1
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d922      	bls.n	8008f44 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	4413      	add	r3, r2
 8008f04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f06:	69bb      	ldr	r3, [r7, #24]
 8008f08:	f003 0307 	and.w	r3, r3, #7
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00d      	beq.n	8008f2c <pvPortMalloc+0x104>
	__asm volatile
 8008f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f14:	b672      	cpsid	i
 8008f16:	f383 8811 	msr	BASEPRI, r3
 8008f1a:	f3bf 8f6f 	isb	sy
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	b662      	cpsie	i
 8008f24:	613b      	str	r3, [r7, #16]
}
 8008f26:	bf00      	nop
 8008f28:	bf00      	nop
 8008f2a:	e7fd      	b.n	8008f28 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f2e:	685a      	ldr	r2, [r3, #4]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	1ad2      	subs	r2, r2, r3
 8008f34:	69bb      	ldr	r3, [r7, #24]
 8008f36:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3a:	687a      	ldr	r2, [r7, #4]
 8008f3c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008f3e:	69b8      	ldr	r0, [r7, #24]
 8008f40:	f000 f902 	bl	8009148 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008f44:	4b1c      	ldr	r3, [pc, #112]	@ (8008fb8 <pvPortMalloc+0x190>)
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	1ad3      	subs	r3, r2, r3
 8008f4e:	4a1a      	ldr	r2, [pc, #104]	@ (8008fb8 <pvPortMalloc+0x190>)
 8008f50:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008f52:	4b19      	ldr	r3, [pc, #100]	@ (8008fb8 <pvPortMalloc+0x190>)
 8008f54:	681a      	ldr	r2, [r3, #0]
 8008f56:	4b1a      	ldr	r3, [pc, #104]	@ (8008fc0 <pvPortMalloc+0x198>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d203      	bcs.n	8008f66 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008f5e:	4b16      	ldr	r3, [pc, #88]	@ (8008fb8 <pvPortMalloc+0x190>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	4a17      	ldr	r2, [pc, #92]	@ (8008fc0 <pvPortMalloc+0x198>)
 8008f64:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f68:	685a      	ldr	r2, [r3, #4]
 8008f6a:	4b12      	ldr	r3, [pc, #72]	@ (8008fb4 <pvPortMalloc+0x18c>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	431a      	orrs	r2, r3
 8008f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f72:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f76:	2200      	movs	r2, #0
 8008f78:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008f7a:	f7fe fbbd 	bl	80076f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f7e:	69fb      	ldr	r3, [r7, #28]
 8008f80:	f003 0307 	and.w	r3, r3, #7
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d00d      	beq.n	8008fa4 <pvPortMalloc+0x17c>
	__asm volatile
 8008f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f8c:	b672      	cpsid	i
 8008f8e:	f383 8811 	msr	BASEPRI, r3
 8008f92:	f3bf 8f6f 	isb	sy
 8008f96:	f3bf 8f4f 	dsb	sy
 8008f9a:	b662      	cpsie	i
 8008f9c:	60fb      	str	r3, [r7, #12]
}
 8008f9e:	bf00      	nop
 8008fa0:	bf00      	nop
 8008fa2:	e7fd      	b.n	8008fa0 <pvPortMalloc+0x178>
	return pvReturn;
 8008fa4:	69fb      	ldr	r3, [r7, #28]
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3728      	adds	r7, #40	@ 0x28
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
 8008fae:	bf00      	nop
 8008fb0:	20005118 	.word	0x20005118
 8008fb4:	20005124 	.word	0x20005124
 8008fb8:	2000511c 	.word	0x2000511c
 8008fbc:	20005110 	.word	0x20005110
 8008fc0:	20005120 	.word	0x20005120

08008fc4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b086      	sub	sp, #24
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d04e      	beq.n	8009074 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008fd6:	2308      	movs	r3, #8
 8008fd8:	425b      	negs	r3, r3
 8008fda:	697a      	ldr	r2, [r7, #20]
 8008fdc:	4413      	add	r3, r2
 8008fde:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	685a      	ldr	r2, [r3, #4]
 8008fe8:	4b24      	ldr	r3, [pc, #144]	@ (800907c <vPortFree+0xb8>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4013      	ands	r3, r2
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d10d      	bne.n	800900e <vPortFree+0x4a>
	__asm volatile
 8008ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff6:	b672      	cpsid	i
 8008ff8:	f383 8811 	msr	BASEPRI, r3
 8008ffc:	f3bf 8f6f 	isb	sy
 8009000:	f3bf 8f4f 	dsb	sy
 8009004:	b662      	cpsie	i
 8009006:	60fb      	str	r3, [r7, #12]
}
 8009008:	bf00      	nop
 800900a:	bf00      	nop
 800900c:	e7fd      	b.n	800900a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d00d      	beq.n	8009032 <vPortFree+0x6e>
	__asm volatile
 8009016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800901a:	b672      	cpsid	i
 800901c:	f383 8811 	msr	BASEPRI, r3
 8009020:	f3bf 8f6f 	isb	sy
 8009024:	f3bf 8f4f 	dsb	sy
 8009028:	b662      	cpsie	i
 800902a:	60bb      	str	r3, [r7, #8]
}
 800902c:	bf00      	nop
 800902e:	bf00      	nop
 8009030:	e7fd      	b.n	800902e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	685a      	ldr	r2, [r3, #4]
 8009036:	4b11      	ldr	r3, [pc, #68]	@ (800907c <vPortFree+0xb8>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4013      	ands	r3, r2
 800903c:	2b00      	cmp	r3, #0
 800903e:	d019      	beq.n	8009074 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d115      	bne.n	8009074 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	685a      	ldr	r2, [r3, #4]
 800904c:	4b0b      	ldr	r3, [pc, #44]	@ (800907c <vPortFree+0xb8>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	43db      	mvns	r3, r3
 8009052:	401a      	ands	r2, r3
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009058:	f7fe fb40 	bl	80076dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	685a      	ldr	r2, [r3, #4]
 8009060:	4b07      	ldr	r3, [pc, #28]	@ (8009080 <vPortFree+0xbc>)
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4413      	add	r3, r2
 8009066:	4a06      	ldr	r2, [pc, #24]	@ (8009080 <vPortFree+0xbc>)
 8009068:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800906a:	6938      	ldr	r0, [r7, #16]
 800906c:	f000 f86c 	bl	8009148 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009070:	f7fe fb42 	bl	80076f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009074:	bf00      	nop
 8009076:	3718      	adds	r7, #24
 8009078:	46bd      	mov	sp, r7
 800907a:	bd80      	pop	{r7, pc}
 800907c:	20005124 	.word	0x20005124
 8009080:	2000511c 	.word	0x2000511c

08009084 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009084:	b480      	push	{r7}
 8009086:	b085      	sub	sp, #20
 8009088:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800908a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800908e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009090:	4b27      	ldr	r3, [pc, #156]	@ (8009130 <prvHeapInit+0xac>)
 8009092:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f003 0307 	and.w	r3, r3, #7
 800909a:	2b00      	cmp	r3, #0
 800909c:	d00c      	beq.n	80090b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	3307      	adds	r3, #7
 80090a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	f023 0307 	bic.w	r3, r3, #7
 80090aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80090ac:	68ba      	ldr	r2, [r7, #8]
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	1ad3      	subs	r3, r2, r3
 80090b2:	4a1f      	ldr	r2, [pc, #124]	@ (8009130 <prvHeapInit+0xac>)
 80090b4:	4413      	add	r3, r2
 80090b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80090bc:	4a1d      	ldr	r2, [pc, #116]	@ (8009134 <prvHeapInit+0xb0>)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80090c2:	4b1c      	ldr	r3, [pc, #112]	@ (8009134 <prvHeapInit+0xb0>)
 80090c4:	2200      	movs	r2, #0
 80090c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	68ba      	ldr	r2, [r7, #8]
 80090cc:	4413      	add	r3, r2
 80090ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80090d0:	2208      	movs	r2, #8
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	1a9b      	subs	r3, r3, r2
 80090d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f023 0307 	bic.w	r3, r3, #7
 80090de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	4a15      	ldr	r2, [pc, #84]	@ (8009138 <prvHeapInit+0xb4>)
 80090e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80090e6:	4b14      	ldr	r3, [pc, #80]	@ (8009138 <prvHeapInit+0xb4>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2200      	movs	r2, #0
 80090ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80090ee:	4b12      	ldr	r3, [pc, #72]	@ (8009138 <prvHeapInit+0xb4>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	2200      	movs	r2, #0
 80090f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	68fa      	ldr	r2, [r7, #12]
 80090fe:	1ad2      	subs	r2, r2, r3
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009104:	4b0c      	ldr	r3, [pc, #48]	@ (8009138 <prvHeapInit+0xb4>)
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	4a0a      	ldr	r2, [pc, #40]	@ (800913c <prvHeapInit+0xb8>)
 8009112:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	4a09      	ldr	r2, [pc, #36]	@ (8009140 <prvHeapInit+0xbc>)
 800911a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800911c:	4b09      	ldr	r3, [pc, #36]	@ (8009144 <prvHeapInit+0xc0>)
 800911e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009122:	601a      	str	r2, [r3, #0]
}
 8009124:	bf00      	nop
 8009126:	3714      	adds	r7, #20
 8009128:	46bd      	mov	sp, r7
 800912a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912e:	4770      	bx	lr
 8009130:	20001510 	.word	0x20001510
 8009134:	20005110 	.word	0x20005110
 8009138:	20005118 	.word	0x20005118
 800913c:	20005120 	.word	0x20005120
 8009140:	2000511c 	.word	0x2000511c
 8009144:	20005124 	.word	0x20005124

08009148 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009148:	b480      	push	{r7}
 800914a:	b085      	sub	sp, #20
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009150:	4b28      	ldr	r3, [pc, #160]	@ (80091f4 <prvInsertBlockIntoFreeList+0xac>)
 8009152:	60fb      	str	r3, [r7, #12]
 8009154:	e002      	b.n	800915c <prvInsertBlockIntoFreeList+0x14>
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	60fb      	str	r3, [r7, #12]
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	687a      	ldr	r2, [r7, #4]
 8009162:	429a      	cmp	r2, r3
 8009164:	d8f7      	bhi.n	8009156 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	68ba      	ldr	r2, [r7, #8]
 8009170:	4413      	add	r3, r2
 8009172:	687a      	ldr	r2, [r7, #4]
 8009174:	429a      	cmp	r2, r3
 8009176:	d108      	bne.n	800918a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	685a      	ldr	r2, [r3, #4]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	441a      	add	r2, r3
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	68ba      	ldr	r2, [r7, #8]
 8009194:	441a      	add	r2, r3
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	429a      	cmp	r2, r3
 800919c:	d118      	bne.n	80091d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	4b15      	ldr	r3, [pc, #84]	@ (80091f8 <prvInsertBlockIntoFreeList+0xb0>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d00d      	beq.n	80091c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	685a      	ldr	r2, [r3, #4]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	441a      	add	r2, r3
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	601a      	str	r2, [r3, #0]
 80091c4:	e008      	b.n	80091d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80091c6:	4b0c      	ldr	r3, [pc, #48]	@ (80091f8 <prvInsertBlockIntoFreeList+0xb0>)
 80091c8:	681a      	ldr	r2, [r3, #0]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	601a      	str	r2, [r3, #0]
 80091ce:	e003      	b.n	80091d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d002      	beq.n	80091e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091e6:	bf00      	nop
 80091e8:	3714      	adds	r7, #20
 80091ea:	46bd      	mov	sp, r7
 80091ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop
 80091f4:	20005110 	.word	0x20005110
 80091f8:	20005118 	.word	0x20005118

080091fc <memset>:
 80091fc:	4402      	add	r2, r0
 80091fe:	4603      	mov	r3, r0
 8009200:	4293      	cmp	r3, r2
 8009202:	d100      	bne.n	8009206 <memset+0xa>
 8009204:	4770      	bx	lr
 8009206:	f803 1b01 	strb.w	r1, [r3], #1
 800920a:	e7f9      	b.n	8009200 <memset+0x4>

0800920c <_reclaim_reent>:
 800920c:	4b29      	ldr	r3, [pc, #164]	@ (80092b4 <_reclaim_reent+0xa8>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4283      	cmp	r3, r0
 8009212:	b570      	push	{r4, r5, r6, lr}
 8009214:	4604      	mov	r4, r0
 8009216:	d04b      	beq.n	80092b0 <_reclaim_reent+0xa4>
 8009218:	69c3      	ldr	r3, [r0, #28]
 800921a:	b1ab      	cbz	r3, 8009248 <_reclaim_reent+0x3c>
 800921c:	68db      	ldr	r3, [r3, #12]
 800921e:	b16b      	cbz	r3, 800923c <_reclaim_reent+0x30>
 8009220:	2500      	movs	r5, #0
 8009222:	69e3      	ldr	r3, [r4, #28]
 8009224:	68db      	ldr	r3, [r3, #12]
 8009226:	5959      	ldr	r1, [r3, r5]
 8009228:	2900      	cmp	r1, #0
 800922a:	d13b      	bne.n	80092a4 <_reclaim_reent+0x98>
 800922c:	3504      	adds	r5, #4
 800922e:	2d80      	cmp	r5, #128	@ 0x80
 8009230:	d1f7      	bne.n	8009222 <_reclaim_reent+0x16>
 8009232:	69e3      	ldr	r3, [r4, #28]
 8009234:	4620      	mov	r0, r4
 8009236:	68d9      	ldr	r1, [r3, #12]
 8009238:	f000 f872 	bl	8009320 <_free_r>
 800923c:	69e3      	ldr	r3, [r4, #28]
 800923e:	6819      	ldr	r1, [r3, #0]
 8009240:	b111      	cbz	r1, 8009248 <_reclaim_reent+0x3c>
 8009242:	4620      	mov	r0, r4
 8009244:	f000 f86c 	bl	8009320 <_free_r>
 8009248:	6961      	ldr	r1, [r4, #20]
 800924a:	b111      	cbz	r1, 8009252 <_reclaim_reent+0x46>
 800924c:	4620      	mov	r0, r4
 800924e:	f000 f867 	bl	8009320 <_free_r>
 8009252:	69e1      	ldr	r1, [r4, #28]
 8009254:	b111      	cbz	r1, 800925c <_reclaim_reent+0x50>
 8009256:	4620      	mov	r0, r4
 8009258:	f000 f862 	bl	8009320 <_free_r>
 800925c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800925e:	b111      	cbz	r1, 8009266 <_reclaim_reent+0x5a>
 8009260:	4620      	mov	r0, r4
 8009262:	f000 f85d 	bl	8009320 <_free_r>
 8009266:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009268:	b111      	cbz	r1, 8009270 <_reclaim_reent+0x64>
 800926a:	4620      	mov	r0, r4
 800926c:	f000 f858 	bl	8009320 <_free_r>
 8009270:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009272:	b111      	cbz	r1, 800927a <_reclaim_reent+0x6e>
 8009274:	4620      	mov	r0, r4
 8009276:	f000 f853 	bl	8009320 <_free_r>
 800927a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800927c:	b111      	cbz	r1, 8009284 <_reclaim_reent+0x78>
 800927e:	4620      	mov	r0, r4
 8009280:	f000 f84e 	bl	8009320 <_free_r>
 8009284:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009286:	b111      	cbz	r1, 800928e <_reclaim_reent+0x82>
 8009288:	4620      	mov	r0, r4
 800928a:	f000 f849 	bl	8009320 <_free_r>
 800928e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009290:	b111      	cbz	r1, 8009298 <_reclaim_reent+0x8c>
 8009292:	4620      	mov	r0, r4
 8009294:	f000 f844 	bl	8009320 <_free_r>
 8009298:	6a23      	ldr	r3, [r4, #32]
 800929a:	b14b      	cbz	r3, 80092b0 <_reclaim_reent+0xa4>
 800929c:	4620      	mov	r0, r4
 800929e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092a2:	4718      	bx	r3
 80092a4:	680e      	ldr	r6, [r1, #0]
 80092a6:	4620      	mov	r0, r4
 80092a8:	f000 f83a 	bl	8009320 <_free_r>
 80092ac:	4631      	mov	r1, r6
 80092ae:	e7bb      	b.n	8009228 <_reclaim_reent+0x1c>
 80092b0:	bd70      	pop	{r4, r5, r6, pc}
 80092b2:	bf00      	nop
 80092b4:	2000001c 	.word	0x2000001c

080092b8 <__libc_init_array>:
 80092b8:	b570      	push	{r4, r5, r6, lr}
 80092ba:	4d0d      	ldr	r5, [pc, #52]	@ (80092f0 <__libc_init_array+0x38>)
 80092bc:	4c0d      	ldr	r4, [pc, #52]	@ (80092f4 <__libc_init_array+0x3c>)
 80092be:	1b64      	subs	r4, r4, r5
 80092c0:	10a4      	asrs	r4, r4, #2
 80092c2:	2600      	movs	r6, #0
 80092c4:	42a6      	cmp	r6, r4
 80092c6:	d109      	bne.n	80092dc <__libc_init_array+0x24>
 80092c8:	4d0b      	ldr	r5, [pc, #44]	@ (80092f8 <__libc_init_array+0x40>)
 80092ca:	4c0c      	ldr	r4, [pc, #48]	@ (80092fc <__libc_init_array+0x44>)
 80092cc:	f000 f87e 	bl	80093cc <_init>
 80092d0:	1b64      	subs	r4, r4, r5
 80092d2:	10a4      	asrs	r4, r4, #2
 80092d4:	2600      	movs	r6, #0
 80092d6:	42a6      	cmp	r6, r4
 80092d8:	d105      	bne.n	80092e6 <__libc_init_array+0x2e>
 80092da:	bd70      	pop	{r4, r5, r6, pc}
 80092dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80092e0:	4798      	blx	r3
 80092e2:	3601      	adds	r6, #1
 80092e4:	e7ee      	b.n	80092c4 <__libc_init_array+0xc>
 80092e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80092ea:	4798      	blx	r3
 80092ec:	3601      	adds	r6, #1
 80092ee:	e7f2      	b.n	80092d6 <__libc_init_array+0x1e>
 80092f0:	0800951c 	.word	0x0800951c
 80092f4:	0800951c 	.word	0x0800951c
 80092f8:	0800951c 	.word	0x0800951c
 80092fc:	08009520 	.word	0x08009520

08009300 <__retarget_lock_acquire_recursive>:
 8009300:	4770      	bx	lr

08009302 <__retarget_lock_release_recursive>:
 8009302:	4770      	bx	lr

08009304 <memcpy>:
 8009304:	440a      	add	r2, r1
 8009306:	4291      	cmp	r1, r2
 8009308:	f100 33ff 	add.w	r3, r0, #4294967295
 800930c:	d100      	bne.n	8009310 <memcpy+0xc>
 800930e:	4770      	bx	lr
 8009310:	b510      	push	{r4, lr}
 8009312:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009316:	f803 4f01 	strb.w	r4, [r3, #1]!
 800931a:	4291      	cmp	r1, r2
 800931c:	d1f9      	bne.n	8009312 <memcpy+0xe>
 800931e:	bd10      	pop	{r4, pc}

08009320 <_free_r>:
 8009320:	b538      	push	{r3, r4, r5, lr}
 8009322:	4605      	mov	r5, r0
 8009324:	2900      	cmp	r1, #0
 8009326:	d041      	beq.n	80093ac <_free_r+0x8c>
 8009328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800932c:	1f0c      	subs	r4, r1, #4
 800932e:	2b00      	cmp	r3, #0
 8009330:	bfb8      	it	lt
 8009332:	18e4      	addlt	r4, r4, r3
 8009334:	f000 f83e 	bl	80093b4 <__malloc_lock>
 8009338:	4a1d      	ldr	r2, [pc, #116]	@ (80093b0 <_free_r+0x90>)
 800933a:	6813      	ldr	r3, [r2, #0]
 800933c:	b933      	cbnz	r3, 800934c <_free_r+0x2c>
 800933e:	6063      	str	r3, [r4, #4]
 8009340:	6014      	str	r4, [r2, #0]
 8009342:	4628      	mov	r0, r5
 8009344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009348:	f000 b83a 	b.w	80093c0 <__malloc_unlock>
 800934c:	42a3      	cmp	r3, r4
 800934e:	d908      	bls.n	8009362 <_free_r+0x42>
 8009350:	6820      	ldr	r0, [r4, #0]
 8009352:	1821      	adds	r1, r4, r0
 8009354:	428b      	cmp	r3, r1
 8009356:	bf01      	itttt	eq
 8009358:	6819      	ldreq	r1, [r3, #0]
 800935a:	685b      	ldreq	r3, [r3, #4]
 800935c:	1809      	addeq	r1, r1, r0
 800935e:	6021      	streq	r1, [r4, #0]
 8009360:	e7ed      	b.n	800933e <_free_r+0x1e>
 8009362:	461a      	mov	r2, r3
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	b10b      	cbz	r3, 800936c <_free_r+0x4c>
 8009368:	42a3      	cmp	r3, r4
 800936a:	d9fa      	bls.n	8009362 <_free_r+0x42>
 800936c:	6811      	ldr	r1, [r2, #0]
 800936e:	1850      	adds	r0, r2, r1
 8009370:	42a0      	cmp	r0, r4
 8009372:	d10b      	bne.n	800938c <_free_r+0x6c>
 8009374:	6820      	ldr	r0, [r4, #0]
 8009376:	4401      	add	r1, r0
 8009378:	1850      	adds	r0, r2, r1
 800937a:	4283      	cmp	r3, r0
 800937c:	6011      	str	r1, [r2, #0]
 800937e:	d1e0      	bne.n	8009342 <_free_r+0x22>
 8009380:	6818      	ldr	r0, [r3, #0]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	6053      	str	r3, [r2, #4]
 8009386:	4408      	add	r0, r1
 8009388:	6010      	str	r0, [r2, #0]
 800938a:	e7da      	b.n	8009342 <_free_r+0x22>
 800938c:	d902      	bls.n	8009394 <_free_r+0x74>
 800938e:	230c      	movs	r3, #12
 8009390:	602b      	str	r3, [r5, #0]
 8009392:	e7d6      	b.n	8009342 <_free_r+0x22>
 8009394:	6820      	ldr	r0, [r4, #0]
 8009396:	1821      	adds	r1, r4, r0
 8009398:	428b      	cmp	r3, r1
 800939a:	bf04      	itt	eq
 800939c:	6819      	ldreq	r1, [r3, #0]
 800939e:	685b      	ldreq	r3, [r3, #4]
 80093a0:	6063      	str	r3, [r4, #4]
 80093a2:	bf04      	itt	eq
 80093a4:	1809      	addeq	r1, r1, r0
 80093a6:	6021      	streq	r1, [r4, #0]
 80093a8:	6054      	str	r4, [r2, #4]
 80093aa:	e7ca      	b.n	8009342 <_free_r+0x22>
 80093ac:	bd38      	pop	{r3, r4, r5, pc}
 80093ae:	bf00      	nop
 80093b0:	20005264 	.word	0x20005264

080093b4 <__malloc_lock>:
 80093b4:	4801      	ldr	r0, [pc, #4]	@ (80093bc <__malloc_lock+0x8>)
 80093b6:	f7ff bfa3 	b.w	8009300 <__retarget_lock_acquire_recursive>
 80093ba:	bf00      	nop
 80093bc:	20005260 	.word	0x20005260

080093c0 <__malloc_unlock>:
 80093c0:	4801      	ldr	r0, [pc, #4]	@ (80093c8 <__malloc_unlock+0x8>)
 80093c2:	f7ff bf9e 	b.w	8009302 <__retarget_lock_release_recursive>
 80093c6:	bf00      	nop
 80093c8:	20005260 	.word	0x20005260

080093cc <_init>:
 80093cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ce:	bf00      	nop
 80093d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093d2:	bc08      	pop	{r3}
 80093d4:	469e      	mov	lr, r3
 80093d6:	4770      	bx	lr

080093d8 <_fini>:
 80093d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093da:	bf00      	nop
 80093dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093de:	bc08      	pop	{r3}
 80093e0:	469e      	mov	lr, r3
 80093e2:	4770      	bx	lr
