#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024f1d4137f0 .scope module, "ftdi_engine_tb" "ftdi_engine_tb" 2 13;
 .timescale -9 -12;
P_0000024f1d3dfd90 .param/l "FIFO_DEPTH" 0 2 14, +C4<00000000000000000000000000010000>;
P_0000024f1d3dfdc8 .param/l "FIFO_WIDTH" 0 2 14, +C4<00000000000000000000000000001000>;
L_0000024f1d554208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000024f1d407ad0 .functor XNOR 1, v0000024f1d551b80_0, L_0000024f1d554208, C4<0>, C4<0>;
RS_0000024f1d41c3f8 .resolv tri, L_0000024f1d551c20, L_0000024f1d550320;
L_0000024f1d408320 .functor BUFZ 8, RS_0000024f1d41c3f8, C4<00000000>, C4<00000000>, C4<00000000>;
v0000024f1d5508c0_0 .net/2u *"_ivl_0", 0 0, L_0000024f1d554208;  1 drivers
v0000024f1d551f40_0 .net *"_ivl_2", 0 0, L_0000024f1d407ad0;  1 drivers
o0000024f1d41c788 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000024f1d551720_0 name=_ivl_4
v0000024f1d550960_0 .var "async_rst_n", 0 0;
v0000024f1d5512c0_0 .var "cap_data", 7 0;
v0000024f1d550dc0_0 .var "clk_ext", 0 0;
v0000024f1d551900_0 .var "clk_ftdi", 0 0;
v0000024f1d551680_0 .net8 "data", 7 0, RS_0000024f1d41c3f8;  2 drivers
v0000024f1d550140_0 .net "data_in", 7 0, L_0000024f1d408320;  1 drivers
v0000024f1d551b80_0 .var "data_oe", 0 0;
v0000024f1d5500a0_0 .var "data_out", 7 0;
v0000024f1d550fa0_0 .var "data_valid", 0 0;
v0000024f1d5506e0_0 .var "dev_rd_data", 7 0;
v0000024f1d551540_0 .net "ext_dev_rd_data", 7 0, v0000024f1d45a070_0;  1 drivers
v0000024f1d551ae0_0 .net "ext_dev_rd_empty", 0 0, v0000024f1d45a2f0_0;  1 drivers
v0000024f1d551400_0 .var "ext_dev_rd_en", 0 0;
v0000024f1d550a00_0 .var "ext_dev_wr_data", 7 0;
v0000024f1d550640_0 .var "ext_dev_wr_en", 0 0;
v0000024f1d5501e0_0 .net "ext_dev_wr_full", 0 0, v0000024f1d54aed0_0;  1 drivers
v0000024f1d551cc0_0 .var "ext_rd_en_delayed", 0 0;
v0000024f1d551360_0 .var/i "k", 31 0;
v0000024f1d550280_0 .net "rd_n", 0 0, v0000024f1d45b3d0_0;  1 drivers
v0000024f1d5517c0_0 .var "rxf_n", 0 0;
v0000024f1d551860_0 .var "txe_n", 0 0;
v0000024f1d550460_0 .net "wr_n", 0 0, v0000024f1d45a7f0_0;  1 drivers
E_0000024f1d4170b0/0 .event negedge, v0000024f1d405ac0_0;
E_0000024f1d4170b0/1 .event posedge, v0000024f1d45ae30_0;
E_0000024f1d4170b0 .event/or E_0000024f1d4170b0/0, E_0000024f1d4170b0/1;
L_0000024f1d551c20 .functor MUXZ 8, o0000024f1d41c788, v0000024f1d5500a0_0, L_0000024f1d407ad0, C4<>;
S_0000024f1d415ca0 .scope module, "FTDI_ENG_TOP_U1" "ftdi_engine_top" 2 122, 3 13 0, S_0000024f1d4137f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "async_rst_n";
    .port_info 1 /INPUT 1 "clk_ftdi";
    .port_info 2 /INPUT 1 "rxf_n";
    .port_info 3 /OUTPUT 1 "rd_n";
    .port_info 4 /INPUT 1 "txe_n";
    .port_info 5 /OUTPUT 1 "wr_n";
    .port_info 6 /INOUT 8 "data";
    .port_info 7 /INPUT 1 "clk_ext";
    .port_info 8 /INPUT 1 "ext_dev_rd_en";
    .port_info 9 /OUTPUT 8 "ext_dev_rd_data";
    .port_info 10 /OUTPUT 1 "ext_dev_rd_empty";
    .port_info 11 /INPUT 1 "ext_dev_wr_en";
    .port_info 12 /INPUT 8 "ext_dev_wr_data";
    .port_info 13 /OUTPUT 1 "ext_dev_wr_full";
P_0000024f1d3e0a90 .param/l "FIFO_DEPTH" 0 3 13, +C4<00000000000000000000000000010000>;
P_0000024f1d3e0ac8 .param/l "FIFO_WIDTH" 0 3 13, +C4<00000000000000000000000000001000>;
L_0000024f1d4085c0 .functor BUFZ 8, RS_0000024f1d41c3f8, C4<00000000>, C4<00000000>, C4<00000000>;
o0000024f1d41c3c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000024f1d54f670_0 name=_ivl_0
v0000024f1d54e950_0 .net "async_rst_n", 0 0, v0000024f1d550960_0;  1 drivers
v0000024f1d54f490_0 .net "clk_ext", 0 0, v0000024f1d550dc0_0;  1 drivers
v0000024f1d54f710_0 .net "clk_ftdi", 0 0, v0000024f1d551900_0;  1 drivers
v0000024f1d54f530_0 .net8 "data", 7 0, RS_0000024f1d41c3f8;  alias, 2 drivers
v0000024f1d54ed10_0 .net "data_in", 7 0, L_0000024f1d4085c0;  1 drivers
v0000024f1d54f350_0 .net "data_oe", 0 0, v0000024f1d406ba0_0;  1 drivers
v0000024f1d54f210_0 .net "data_out", 7 0, L_0000024f1d408470;  1 drivers
v0000024f1d54e9f0_0 .net "ext_dev_rd_data", 7 0, v0000024f1d45a070_0;  alias, 1 drivers
v0000024f1d54ea90_0 .net "ext_dev_rd_empty", 0 0, v0000024f1d45a2f0_0;  alias, 1 drivers
v0000024f1d54eb30_0 .net "ext_dev_rd_en", 0 0, v0000024f1d551400_0;  1 drivers
v0000024f1d54ec70_0 .net "ext_dev_wr_data", 7 0, v0000024f1d550a00_0;  1 drivers
v0000024f1d54edb0_0 .net "ext_dev_wr_en", 0 0, v0000024f1d550640_0;  1 drivers
v0000024f1d54f0d0_0 .net "ext_dev_wr_full", 0 0, v0000024f1d54aed0_0;  alias, 1 drivers
v0000024f1d54f2b0_0 .net "ftdi_rd_fifo_data", 7 0, v0000024f1d4071e0_0;  1 drivers
v0000024f1d54ee50_0 .net "ftdi_rd_fifo_en", 0 0, v0000024f1d3e9a10_0;  1 drivers
v0000024f1d54eef0_0 .net "ftdi_rd_fifo_full", 0 0, v0000024f1d459d50_0;  1 drivers
v0000024f1d54fc10_0 .net "ftdi_wr_data", 7 0, v0000024f1d54ba10_0;  1 drivers
v0000024f1d54f7b0_0 .net "ftdi_wr_fifo_empty", 0 0, v0000024f1d54a9d0_0;  1 drivers
v0000024f1d54ef90_0 .net "ftdi_wr_fifo_en", 0 0, v0000024f1d45ad90_0;  1 drivers
v0000024f1d54fb70_0 .net "rd_n", 0 0, v0000024f1d45b3d0_0;  alias, 1 drivers
v0000024f1d54fcb0_0 .net "rxf_n", 0 0, v0000024f1d5517c0_0;  1 drivers
v0000024f1d54fdf0_0 .net "txe_n", 0 0, v0000024f1d551860_0;  1 drivers
v0000024f1d5510e0_0 .net "wr_n", 0 0, v0000024f1d45a7f0_0;  alias, 1 drivers
L_0000024f1d550320 .functor MUXZ 8, o0000024f1d41c3c8, L_0000024f1d408470, v0000024f1d406ba0_0, C4<>;
S_0000024f1d415f20 .scope module, "FTDI_ENGINE_U1" "ftdi_engine" 3 63, 4 14 0, S_0000024f1d415ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "async_rst_n";
    .port_info 2 /INPUT 1 "rxf_n";
    .port_info 3 /OUTPUT 1 "rd_n";
    .port_info 4 /INPUT 1 "txe_n";
    .port_info 5 /OUTPUT 1 "wr_n";
    .port_info 6 /INPUT 8 "data_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 1 "data_oe";
    .port_info 9 /INPUT 1 "ftdi_rd_fifo_full";
    .port_info 10 /OUTPUT 8 "ftdi_rd_fifo_data";
    .port_info 11 /OUTPUT 1 "ftdi_rd_fifo_en";
    .port_info 12 /INPUT 1 "ftdi_wr_fifo_empty";
    .port_info 13 /INPUT 8 "ftdi_wr_data";
    .port_info 14 /OUTPUT 1 "ftdi_wr_fifo_en";
P_0000024f1d3b6f50 .param/l "FTDI_BACK_OFF" 1 4 49, C4<101>;
P_0000024f1d3b6f88 .param/l "IDLE" 1 4 44, C4<000>;
P_0000024f1d3b6fc0 .param/l "RD_POST_WAIT" 1 4 46, C4<010>;
P_0000024f1d3b6ff8 .param/l "RD_PRE_WAIT" 1 4 45, C4<001>;
P_0000024f1d3b7030 .param/l "WR_DONE" 1 4 48, C4<100>;
P_0000024f1d3b7068 .param/l "WR_PRE_DATA_LOAD" 1 4 47, C4<011>;
L_0000024f1d408470 .functor BUFZ 8, v0000024f1d54ba10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024f1d408400 .functor NOT 1, v0000024f1d45acf0_0, C4<0>, C4<0>, C4<0>;
L_0000024f1d408630 .functor NOT 1, v0000024f1d45a750_0, C4<0>, C4<0>, C4<0>;
v0000024f1d405ac0_0 .net "async_rst_n", 0 0, v0000024f1d550960_0;  alias, 1 drivers
v0000024f1d405d40_0 .net "clk_i", 0 0, v0000024f1d551900_0;  alias, 1 drivers
v0000024f1d405e80_0 .var "counter_nxt", 1 0;
v0000024f1d406560_0 .var "counter_reg", 1 0;
v0000024f1d4066a0_0 .net "data_in", 7 0, L_0000024f1d4085c0;  alias, 1 drivers
v0000024f1d406740_0 .var "data_in_nxt", 7 0;
v0000024f1d406b00_0 .var "data_in_reg", 7 0;
v0000024f1d406ba0_0 .var "data_oe", 0 0;
v0000024f1d406e20_0 .var "data_oe_nxt", 0 0;
v0000024f1d406ec0_0 .net "data_out", 7 0, L_0000024f1d408470;  alias, 1 drivers
v0000024f1d4070a0_0 .var "ftdi_eng_state", 2 0;
v0000024f1d407140_0 .var "ftdi_eng_state_nxt", 2 0;
v0000024f1d4071e0_0 .var "ftdi_rd_fifo_data", 7 0;
v0000024f1d3e9a10_0 .var "ftdi_rd_fifo_en", 0 0;
v0000024f1d3e9e70_0 .net "ftdi_rd_fifo_full", 0 0, v0000024f1d459d50_0;  alias, 1 drivers
v0000024f1d3e9650_0 .net "ftdi_wr_data", 7 0, v0000024f1d54ba10_0;  alias, 1 drivers
v0000024f1d459fd0_0 .net "ftdi_wr_fifo_empty", 0 0, v0000024f1d54a9d0_0;  alias, 1 drivers
v0000024f1d45ad90_0 .var "ftdi_wr_fifo_en", 0 0;
v0000024f1d45b3d0_0 .var "rd_n", 0 0;
v0000024f1d459b70_0 .net "rxf", 0 0, L_0000024f1d408400;  1 drivers
v0000024f1d45a6b0_0 .net "rxf_n", 0 0, v0000024f1d5517c0_0;  alias, 1 drivers
v0000024f1d459f30_0 .var "rxf_n_meta", 0 0;
v0000024f1d45acf0_0 .var "rxf_n_synq", 0 0;
v0000024f1d4598f0_0 .net "txe", 0 0, L_0000024f1d408630;  1 drivers
v0000024f1d459cb0_0 .net "txe_n", 0 0, v0000024f1d551860_0;  alias, 1 drivers
v0000024f1d459df0_0 .var "txe_n_meta", 0 0;
v0000024f1d45a750_0 .var "txe_n_synq", 0 0;
v0000024f1d45a7f0_0 .var "wr_n", 0 0;
v0000024f1d459710_0 .var "wr_n_nxt", 0 0;
E_0000024f1d4172b0/0 .event anyedge, v0000024f1d4070a0_0, v0000024f1d406560_0, v0000024f1d406b00_0, v0000024f1d459b70_0;
E_0000024f1d4172b0/1 .event anyedge, v0000024f1d3e9e70_0, v0000024f1d4598f0_0, v0000024f1d459fd0_0, v0000024f1d4066a0_0;
E_0000024f1d4172b0 .event/or E_0000024f1d4172b0/0, E_0000024f1d4172b0/1;
E_0000024f1d4171f0/0 .event negedge, v0000024f1d405ac0_0;
E_0000024f1d4171f0/1 .event posedge, v0000024f1d405d40_0;
E_0000024f1d4171f0 .event/or E_0000024f1d4171f0/0, E_0000024f1d4171f0/1;
E_0000024f1d4173f0 .event posedge, v0000024f1d405d40_0;
S_0000024f1d3be7f0 .scope module, "FTDI_RD_FIFO_U2" "async_fifo" 3 86, 5 11 0, S_0000024f1d415ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "async_rst_n";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "fifo_wr_en";
    .port_info 3 /INPUT 8 "fifo_wr_data";
    .port_info 4 /OUTPUT 1 "fifo_full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "fifo_rd_en";
    .port_info 7 /OUTPUT 8 "fifo_rd_data";
    .port_info 8 /OUTPUT 1 "fifo_empty";
P_0000024f1d45c280 .param/l "FIFO_DEPTH" 0 5 11, +C4<00000000000000000000000000010000>;
P_0000024f1d45c2b8 .param/l "FIFO_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
L_0000024f1d408710 .functor BUFZ 1, v0000024f1d459a30_0, C4<0>, C4<0>, C4<0>;
L_0000024f1d408010 .functor AND 1, L_0000024f1d550aa0, v0000024f1d3e9a10_0, C4<1>, C4<1>;
L_0000024f1d408940 .functor XOR 5, L_0000024f1d5503c0, L_0000024f1d551d60, C4<00000>, C4<00000>;
L_0000024f1d407bb0 .functor BUFZ 1, v0000024f1d45b290_0, C4<0>, C4<0>, C4<0>;
L_0000024f1d407d00 .functor AND 1, L_0000024f1d551e00, v0000024f1d551400_0, C4<1>, C4<1>;
L_0000024f1d408160 .functor XOR 5, L_0000024f1d551ea0, L_0000024f1d5514a0, C4<00000>, C4<00000>;
v0000024f1d45a9d0_0 .net *"_ivl_10", 4 0, L_0000024f1d5503c0;  1 drivers
v0000024f1d45aa70_0 .net *"_ivl_12", 3 0, L_0000024f1d5515e0;  1 drivers
L_0000024f1d554298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024f1d459ad0_0 .net *"_ivl_14", 0 0, L_0000024f1d554298;  1 drivers
v0000024f1d45b0b0_0 .net *"_ivl_23", 0 0, L_0000024f1d551e00;  1 drivers
v0000024f1d45abb0_0 .net *"_ivl_26", 4 0, L_0000024f1d551ea0;  1 drivers
v0000024f1d459990_0 .net *"_ivl_28", 3 0, L_0000024f1d5519a0;  1 drivers
v0000024f1d45ac50_0 .net *"_ivl_3", 0 0, L_0000024f1d550aa0;  1 drivers
L_0000024f1d5542e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024f1d459850_0 .net *"_ivl_30", 0 0, L_0000024f1d5542e0;  1 drivers
L_0000024f1d554328 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000024f1d45a1b0_0 .net/2u *"_ivl_34", 4 0, L_0000024f1d554328;  1 drivers
L_0000024f1d554250 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000024f1d45b470_0 .net/2u *"_ivl_6", 4 0, L_0000024f1d554250;  1 drivers
v0000024f1d45af70_0 .net "async_rst_n", 0 0, v0000024f1d550960_0;  alias, 1 drivers
v0000024f1d45b010_0 .var "async_rst_n1_rd", 0 0;
v0000024f1d45a430_0 .var "async_rst_n1_wr", 0 0;
v0000024f1d45b290_0 .var "async_rst_n2_rd", 0 0;
v0000024f1d459a30_0 .var "async_rst_n2_wr", 0 0;
v0000024f1d45a610_0 .net "async_rst_n_rd", 0 0, L_0000024f1d407bb0;  1 drivers
v0000024f1d45b150_0 .net "async_rst_n_wr", 0 0, L_0000024f1d408710;  1 drivers
v0000024f1d45a2f0_0 .var "fifo_empty", 0 0;
v0000024f1d45b510_0 .var "fifo_empty_nxt", 0 0;
v0000024f1d459d50_0 .var "fifo_full", 0 0;
v0000024f1d45b1f0_0 .var "fifo_full_nxt", 0 0;
v0000024f1d45a250_0 .net "fifo_rd_data", 7 0, v0000024f1d45a070_0;  alias, 1 drivers
v0000024f1d459670_0 .net "fifo_rd_en", 0 0, v0000024f1d551400_0;  alias, 1 drivers
v0000024f1d45a110_0 .net "fifo_wr_data", 7 0, v0000024f1d4071e0_0;  alias, 1 drivers
v0000024f1d45a390_0 .net "fifo_wr_en", 0 0, v0000024f1d3e9a10_0;  alias, 1 drivers
v0000024f1d45a4d0_0 .var/i "i", 31 0;
v0000024f1d45a570_0 .var/i "j", 31 0;
v0000024f1d54b470_0 .net "rd_addr", 3 0, L_0000024f1d550500;  1 drivers
v0000024f1d54a610_0 .net "rd_clk", 0 0, v0000024f1d550dc0_0;  alias, 1 drivers
v0000024f1d54b330_0 .net "rd_en", 0 0, L_0000024f1d407d00;  1 drivers
v0000024f1d54be70_0 .var "rd_ptr", 4 0;
v0000024f1d54bdd0_0 .var "rd_ptr_gray", 4 0;
v0000024f1d54b3d0_0 .var "rd_ptr_ms", 4 0;
v0000024f1d54a930_0 .net "rd_ptr_nxt", 4 0, L_0000024f1d5514a0;  1 drivers
v0000024f1d54b1f0_0 .net "rd_ptr_nxt_gray", 4 0, L_0000024f1d408160;  1 drivers
v0000024f1d54a6b0_0 .var "rd_ptr_wr", 4 0;
v0000024f1d54bf10_0 .var "rd_ptr_wr_bin", 4 0;
v0000024f1d54b0b0_0 .net "wr_addr", 3 0, L_0000024f1d550b40;  1 drivers
v0000024f1d54bc90_0 .net "wr_clk", 0 0, v0000024f1d551900_0;  alias, 1 drivers
v0000024f1d54a1b0_0 .net "wr_en", 0 0, L_0000024f1d408010;  1 drivers
v0000024f1d54a070_0 .var "wr_ptr", 4 0;
v0000024f1d54b510_0 .var "wr_ptr_gray", 4 0;
v0000024f1d54b8d0_0 .var "wr_ptr_ms", 4 0;
v0000024f1d54ab10_0 .net "wr_ptr_nxt", 4 0, L_0000024f1d551d60;  1 drivers
v0000024f1d54b830_0 .net "wr_ptr_nxt_gray", 4 0, L_0000024f1d408940;  1 drivers
v0000024f1d54af70_0 .var "wr_ptr_rd", 4 0;
v0000024f1d54b5b0_0 .var "wr_ptr_rd_bin", 4 0;
E_0000024f1d417230 .event anyedge, v0000024f1d54a930_0, v0000024f1d54b5b0_0, v0000024f1d45a890_0, v0000024f1d54be70_0;
E_0000024f1d417430 .event anyedge, v0000024f1d54af70_0;
E_0000024f1d417330/0 .event negedge, v0000024f1d45a610_0;
E_0000024f1d417330/1 .event posedge, v0000024f1d45ae30_0;
E_0000024f1d417330 .event/or E_0000024f1d417330/0, E_0000024f1d417330/1;
E_0000024f1d416a70 .event anyedge, v0000024f1d54ab10_0, v0000024f1d54bf10_0, v0000024f1d45aed0_0, v0000024f1d54a070_0;
E_0000024f1d416d30 .event anyedge, v0000024f1d54a6b0_0;
E_0000024f1d4167f0/0 .event negedge, v0000024f1d45b150_0;
E_0000024f1d4167f0/1 .event posedge, v0000024f1d405d40_0;
E_0000024f1d4167f0 .event/or E_0000024f1d4167f0/0, E_0000024f1d4167f0/1;
L_0000024f1d550aa0 .reduce/nor v0000024f1d459d50_0;
L_0000024f1d551d60 .arith/sum 5, v0000024f1d54a070_0, L_0000024f1d554250;
L_0000024f1d5515e0 .part L_0000024f1d551d60, 1, 4;
L_0000024f1d5503c0 .concat [ 4 1 0 0], L_0000024f1d5515e0, L_0000024f1d554298;
L_0000024f1d550b40 .part v0000024f1d54a070_0, 0, 4;
L_0000024f1d551e00 .reduce/nor v0000024f1d45a2f0_0;
L_0000024f1d5519a0 .part L_0000024f1d5514a0, 1, 4;
L_0000024f1d551ea0 .concat [ 4 1 0 0], L_0000024f1d5519a0, L_0000024f1d5542e0;
L_0000024f1d5514a0 .arith/sum 5, v0000024f1d54be70_0, L_0000024f1d554328;
L_0000024f1d550500 .part v0000024f1d54be70_0, 0, 4;
S_0000024f1d3be980 .scope module, "DC_DPRAM_U1" "dc_dpram" 5 186, 6 17 0, S_0000024f1d3be7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 4 "wr_addr";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 1 "rd_clk";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 4 "rd_addr";
    .port_info 7 /OUTPUT 8 "rd_data";
P_0000024f1d45c500 .param/l "DEPTH" 0 6 17, +C4<00000000000000000000000000010000>;
P_0000024f1d45c538 .param/l "WIDTH" 0 6 17, +C4<00000000000000000000000000001000>;
v0000024f1d45ab10 .array "mem", 0 15, 7 0;
v0000024f1d459e90_0 .net "rd_addr", 3 0, L_0000024f1d550500;  alias, 1 drivers
v0000024f1d45ae30_0 .net "rd_clk", 0 0, v0000024f1d550dc0_0;  alias, 1 drivers
v0000024f1d45a070_0 .var "rd_data", 7 0;
v0000024f1d45a890_0 .net "rd_en", 0 0, L_0000024f1d407d00;  alias, 1 drivers
v0000024f1d45a930_0 .net "wr_addr", 3 0, L_0000024f1d550b40;  alias, 1 drivers
v0000024f1d45b330_0 .net "wr_clk", 0 0, v0000024f1d551900_0;  alias, 1 drivers
v0000024f1d4597b0_0 .net "wr_data", 7 0, v0000024f1d4071e0_0;  alias, 1 drivers
v0000024f1d45aed0_0 .net "wr_en", 0 0, L_0000024f1d408010;  alias, 1 drivers
E_0000024f1d417370 .event posedge, v0000024f1d45ae30_0;
S_0000024f1d3beb10 .scope module, "FTDI_WR_FIFO_U3" "async_fifo" 3 99, 5 11 0, S_0000024f1d415ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "async_rst_n";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "fifo_wr_en";
    .port_info 3 /INPUT 8 "fifo_wr_data";
    .port_info 4 /OUTPUT 1 "fifo_full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "fifo_rd_en";
    .port_info 7 /OUTPUT 8 "fifo_rd_data";
    .port_info 8 /OUTPUT 1 "fifo_empty";
P_0000024f1d45ba00 .param/l "FIFO_DEPTH" 0 5 11, +C4<00000000000000000000000000010000>;
P_0000024f1d45ba38 .param/l "FIFO_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
L_0000024f1d407d70 .functor BUFZ 1, v0000024f1d54a2f0_0, C4<0>, C4<0>, C4<0>;
L_0000024f1d407f30 .functor AND 1, L_0000024f1d5505a0, v0000024f1d550640_0, C4<1>, C4<1>;
L_0000024f1d3df5c0 .functor XOR 5, L_0000024f1d551a40, L_0000024f1d550780, C4<00000>, C4<00000>;
L_0000024f1d3ded00 .functor BUFZ 1, v0000024f1d54aa70_0, C4<0>, C4<0>, C4<0>;
L_0000024f1d45dd90 .functor AND 1, L_0000024f1d550d20, v0000024f1d45ad90_0, C4<1>, C4<1>;
L_0000024f1d45d930 .functor XOR 5, L_0000024f1d551040, L_0000024f1d551180, C4<00000>, C4<00000>;
v0000024f1d54bb50_0 .net *"_ivl_10", 4 0, L_0000024f1d551a40;  1 drivers
v0000024f1d54b970_0 .net *"_ivl_12", 3 0, L_0000024f1d550be0;  1 drivers
L_0000024f1d5543b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024f1d54b6f0_0 .net *"_ivl_14", 0 0, L_0000024f1d5543b8;  1 drivers
v0000024f1d54b150_0 .net *"_ivl_23", 0 0, L_0000024f1d550d20;  1 drivers
v0000024f1d54b290_0 .net *"_ivl_26", 4 0, L_0000024f1d551040;  1 drivers
v0000024f1d54a110_0 .net *"_ivl_28", 3 0, L_0000024f1d550e60;  1 drivers
v0000024f1d54a250_0 .net *"_ivl_3", 0 0, L_0000024f1d5505a0;  1 drivers
L_0000024f1d554400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024f1d54a4d0_0 .net *"_ivl_30", 0 0, L_0000024f1d554400;  1 drivers
L_0000024f1d554448 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000024f1d54a7f0_0 .net/2u *"_ivl_34", 4 0, L_0000024f1d554448;  1 drivers
L_0000024f1d554370 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000024f1d54bd30_0 .net/2u *"_ivl_6", 4 0, L_0000024f1d554370;  1 drivers
v0000024f1d54ac50_0 .net "async_rst_n", 0 0, v0000024f1d550960_0;  alias, 1 drivers
v0000024f1d54acf0_0 .var "async_rst_n1_rd", 0 0;
v0000024f1d54b790_0 .var "async_rst_n1_wr", 0 0;
v0000024f1d54aa70_0 .var "async_rst_n2_rd", 0 0;
v0000024f1d54a2f0_0 .var "async_rst_n2_wr", 0 0;
v0000024f1d54a430_0 .net "async_rst_n_rd", 0 0, L_0000024f1d3ded00;  1 drivers
v0000024f1d54a890_0 .net "async_rst_n_wr", 0 0, L_0000024f1d407d70;  1 drivers
v0000024f1d54a9d0_0 .var "fifo_empty", 0 0;
v0000024f1d54ae30_0 .var "fifo_empty_nxt", 0 0;
v0000024f1d54aed0_0 .var "fifo_full", 0 0;
v0000024f1d54e450_0 .var "fifo_full_nxt", 0 0;
v0000024f1d54fe90_0 .net "fifo_rd_data", 7 0, v0000024f1d54ba10_0;  alias, 1 drivers
v0000024f1d54fa30_0 .net "fifo_rd_en", 0 0, v0000024f1d45ad90_0;  alias, 1 drivers
v0000024f1d54ff30_0 .net "fifo_wr_data", 7 0, v0000024f1d550a00_0;  alias, 1 drivers
v0000024f1d54e310_0 .net "fifo_wr_en", 0 0, v0000024f1d550640_0;  alias, 1 drivers
v0000024f1d54e6d0_0 .var/i "i", 31 0;
v0000024f1d54e090_0 .var/i "j", 31 0;
v0000024f1d54f170_0 .net "rd_addr", 3 0, L_0000024f1d551220;  1 drivers
v0000024f1d54fd50_0 .net "rd_clk", 0 0, v0000024f1d551900_0;  alias, 1 drivers
v0000024f1d54e270_0 .net "rd_en", 0 0, L_0000024f1d45dd90;  1 drivers
v0000024f1d54e130_0 .var "rd_ptr", 4 0;
v0000024f1d54f3f0_0 .var "rd_ptr_gray", 4 0;
v0000024f1d54f990_0 .var "rd_ptr_ms", 4 0;
v0000024f1d54ebd0_0 .net "rd_ptr_nxt", 4 0, L_0000024f1d551180;  1 drivers
v0000024f1d54f8f0_0 .net "rd_ptr_nxt_gray", 4 0, L_0000024f1d45d930;  1 drivers
v0000024f1d54f030_0 .var "rd_ptr_wr", 4 0;
v0000024f1d54f5d0_0 .var "rd_ptr_wr_bin", 4 0;
v0000024f1d54e770_0 .net "wr_addr", 3 0, L_0000024f1d550c80;  1 drivers
v0000024f1d54e630_0 .net "wr_clk", 0 0, v0000024f1d550dc0_0;  alias, 1 drivers
v0000024f1d54fad0_0 .net "wr_en", 0 0, L_0000024f1d407f30;  1 drivers
v0000024f1d54e3b0_0 .var "wr_ptr", 4 0;
v0000024f1d54e810_0 .var "wr_ptr_gray", 4 0;
v0000024f1d54e590_0 .var "wr_ptr_ms", 4 0;
v0000024f1d54e1d0_0 .net "wr_ptr_nxt", 4 0, L_0000024f1d550780;  1 drivers
v0000024f1d54f850_0 .net "wr_ptr_nxt_gray", 4 0, L_0000024f1d3df5c0;  1 drivers
v0000024f1d54e4f0_0 .var "wr_ptr_rd", 4 0;
v0000024f1d54e8b0_0 .var "wr_ptr_rd_bin", 4 0;
E_0000024f1d417530 .event anyedge, v0000024f1d54ebd0_0, v0000024f1d54e8b0_0, v0000024f1d54b010_0, v0000024f1d54e130_0;
E_0000024f1d417270 .event anyedge, v0000024f1d54e4f0_0;
E_0000024f1d416b70/0 .event negedge, v0000024f1d54a430_0;
E_0000024f1d416b70/1 .event posedge, v0000024f1d405d40_0;
E_0000024f1d416b70 .event/or E_0000024f1d416b70/0, E_0000024f1d416b70/1;
E_0000024f1d416930 .event anyedge, v0000024f1d54e1d0_0, v0000024f1d54f5d0_0, v0000024f1d54a750_0, v0000024f1d54e3b0_0;
E_0000024f1d416970 .event anyedge, v0000024f1d54f030_0;
E_0000024f1d416c70/0 .event negedge, v0000024f1d54a890_0;
E_0000024f1d416c70/1 .event posedge, v0000024f1d45ae30_0;
E_0000024f1d416c70 .event/or E_0000024f1d416c70/0, E_0000024f1d416c70/1;
L_0000024f1d5505a0 .reduce/nor v0000024f1d54aed0_0;
L_0000024f1d550780 .arith/sum 5, v0000024f1d54e3b0_0, L_0000024f1d554370;
L_0000024f1d550be0 .part L_0000024f1d550780, 1, 4;
L_0000024f1d551a40 .concat [ 4 1 0 0], L_0000024f1d550be0, L_0000024f1d5543b8;
L_0000024f1d550c80 .part v0000024f1d54e3b0_0, 0, 4;
L_0000024f1d550d20 .reduce/nor v0000024f1d54a9d0_0;
L_0000024f1d550e60 .part L_0000024f1d551180, 1, 4;
L_0000024f1d551040 .concat [ 4 1 0 0], L_0000024f1d550e60, L_0000024f1d554400;
L_0000024f1d551180 .arith/sum 5, v0000024f1d54e130_0, L_0000024f1d554448;
L_0000024f1d551220 .part v0000024f1d54e130_0, 0, 4;
S_0000024f1d3d0f90 .scope module, "DC_DPRAM_U1" "dc_dpram" 5 186, 6 17 0, S_0000024f1d3beb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 4 "wr_addr";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 1 "rd_clk";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 4 "rd_addr";
    .port_info 7 /OUTPUT 8 "rd_data";
P_0000024f1d45bf00 .param/l "DEPTH" 0 6 17, +C4<00000000000000000000000000010000>;
P_0000024f1d45bf38 .param/l "WIDTH" 0 6 17, +C4<00000000000000000000000000001000>;
v0000024f1d54a390 .array "mem", 0 15, 7 0;
v0000024f1d54abb0_0 .net "rd_addr", 3 0, L_0000024f1d551220;  alias, 1 drivers
v0000024f1d54b650_0 .net "rd_clk", 0 0, v0000024f1d551900_0;  alias, 1 drivers
v0000024f1d54ba10_0 .var "rd_data", 7 0;
v0000024f1d54b010_0 .net "rd_en", 0 0, L_0000024f1d45dd90;  alias, 1 drivers
v0000024f1d54a570_0 .net "wr_addr", 3 0, L_0000024f1d550c80;  alias, 1 drivers
v0000024f1d54bab0_0 .net "wr_clk", 0 0, v0000024f1d550dc0_0;  alias, 1 drivers
v0000024f1d54ad90_0 .net "wr_data", 7 0, v0000024f1d550a00_0;  alias, 1 drivers
v0000024f1d54a750_0 .net "wr_en", 0 0, L_0000024f1d407f30;  alias, 1 drivers
S_0000024f1d5266d0 .scope task, "async_reset_generator" "async_reset_generator" 2 58, 2 58 0, S_0000024f1d4137f0;
 .timescale -9 -12;
TD_ftdi_engine_tb.async_reset_generator ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d550960_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d550960_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d550960_0, 0, 1;
    %end;
S_0000024f1d526860 .scope task, "ftdi_read" "ftdi_read" 2 83, 2 83 0, S_0000024f1d4137f0;
 .timescale -9 -12;
v0000024f1d550f00_0 .var "rx_data", 7 0;
E_0000024f1d416cb0 .event anyedge, v0000024f1d45a7f0_0;
TD_ftdi_engine_tb.ftdi_read ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d551860_0, 0, 1;
T_1.0 ;
    %load/vec4 v0000024f1d550460_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.1, 6;
    %wait E_0000024f1d416cb0;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0000024f1d551680_0;
    %store/vec4 v0000024f1d550f00_0, 0, 8;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d551860_0, 0, 1;
    %end;
S_0000024f1d552060 .scope task, "ftdi_write" "ftdi_write" 2 68, 2 68 0, S_0000024f1d4137f0;
 .timescale -9 -12;
v0000024f1d550820_0 .var "tx_data", 7 0;
E_0000024f1d4170f0 .event anyedge, v0000024f1d45b3d0_0;
TD_ftdi_engine_tb.ftdi_write ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d5517c0_0, 0, 1;
T_2.2 ;
    %load/vec4 v0000024f1d550280_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.3, 6;
    %wait E_0000024f1d4170f0;
    %jmp T_2.2;
T_2.3 ;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d551b80_0, 0, 1;
    %load/vec4 v0000024f1d550820_0;
    %store/vec4 v0000024f1d5500a0_0, 0, 8;
T_2.4 ;
    %load/vec4 v0000024f1d550280_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.5, 6;
    %wait E_0000024f1d4170f0;
    %jmp T_2.4;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d551b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d5517c0_0, 0, 1;
    %delay 65000, 0;
    %end;
    .scope S_0000024f1d415f20;
T_3 ;
    %wait E_0000024f1d4173f0;
    %load/vec4 v0000024f1d45a6b0_0;
    %assign/vec4 v0000024f1d459f30_0, 0;
    %load/vec4 v0000024f1d459f30_0;
    %assign/vec4 v0000024f1d45acf0_0, 0;
    %load/vec4 v0000024f1d459cb0_0;
    %assign/vec4 v0000024f1d459df0_0, 0;
    %load/vec4 v0000024f1d459df0_0;
    %assign/vec4 v0000024f1d45a750_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024f1d415f20;
T_4 ;
    %wait E_0000024f1d4171f0;
    %load/vec4 v0000024f1d405ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024f1d4070a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024f1d406560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f1d45a7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024f1d406b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d406ba0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024f1d407140_0;
    %assign/vec4 v0000024f1d4070a0_0, 0;
    %load/vec4 v0000024f1d405e80_0;
    %assign/vec4 v0000024f1d406560_0, 0;
    %load/vec4 v0000024f1d459710_0;
    %assign/vec4 v0000024f1d45a7f0_0, 0;
    %load/vec4 v0000024f1d406740_0;
    %assign/vec4 v0000024f1d406b00_0, 0;
    %load/vec4 v0000024f1d406e20_0;
    %assign/vec4 v0000024f1d406ba0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024f1d415f20;
T_5 ;
    %wait E_0000024f1d4172b0;
    %load/vec4 v0000024f1d4070a0_0;
    %store/vec4 v0000024f1d407140_0, 0, 3;
    %load/vec4 v0000024f1d406560_0;
    %store/vec4 v0000024f1d405e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d406e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d459710_0, 0, 1;
    %load/vec4 v0000024f1d406b00_0;
    %store/vec4 v0000024f1d406740_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d3e9a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d45ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d45b3d0_0, 0, 1;
    %load/vec4 v0000024f1d4070a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024f1d405e80_0, 0, 2;
    %load/vec4 v0000024f1d459b70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024f1d3e9e70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024f1d407140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d45b3d0_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0000024f1d4598f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024f1d459fd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024f1d407140_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d45ad90_0, 0, 1;
T_5.9 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d45b3d0_0, 0, 1;
    %load/vec4 v0000024f1d406560_0;
    %addi 1, 0, 2;
    %store/vec4 v0000024f1d405e80_0, 0, 2;
    %load/vec4 v0000024f1d406560_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024f1d407140_0, 0, 3;
    %load/vec4 v0000024f1d4066a0_0;
    %store/vec4 v0000024f1d406740_0, 0, 8;
T_5.11 ;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d45b3d0_0, 0, 1;
    %load/vec4 v0000024f1d406b00_0;
    %store/vec4 v0000024f1d4071e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d3e9a10_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000024f1d407140_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d406e20_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024f1d407140_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024f1d405e80_0, 0, 2;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0000024f1d406560_0;
    %addi 1, 0, 2;
    %store/vec4 v0000024f1d405e80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d406e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d459710_0, 0, 1;
    %load/vec4 v0000024f1d406560_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d459710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d406e20_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000024f1d407140_0, 0, 3;
T_5.13 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024f1d407140_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024f1d3be980;
T_6 ;
    %wait E_0000024f1d4173f0;
    %load/vec4 v0000024f1d45aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000024f1d4597b0_0;
    %load/vec4 v0000024f1d45a930_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f1d45ab10, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024f1d3be980;
T_7 ;
    %wait E_0000024f1d417370;
    %load/vec4 v0000024f1d45a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024f1d459e90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000024f1d45ab10, 4;
    %assign/vec4 v0000024f1d45a070_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024f1d3be7f0;
T_8 ;
    %wait E_0000024f1d4173f0;
    %load/vec4 v0000024f1d45af70_0;
    %assign/vec4 v0000024f1d45a430_0, 0;
    %load/vec4 v0000024f1d45a430_0;
    %assign/vec4 v0000024f1d459a30_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024f1d3be7f0;
T_9 ;
    %wait E_0000024f1d4167f0;
    %load/vec4 v0000024f1d45b150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024f1d54a070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d459d50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024f1d54b510_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024f1d45b1f0_0;
    %assign/vec4 v0000024f1d459d50_0, 0;
    %load/vec4 v0000024f1d54a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000024f1d54ab10_0;
    %assign/vec4 v0000024f1d54a070_0, 0;
    %load/vec4 v0000024f1d54b830_0;
    %assign/vec4 v0000024f1d54b510_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024f1d3be7f0;
T_10 ;
    %wait E_0000024f1d4173f0;
    %load/vec4 v0000024f1d54bdd0_0;
    %assign/vec4 v0000024f1d54b3d0_0, 0;
    %load/vec4 v0000024f1d54b3d0_0;
    %assign/vec4 v0000024f1d54a6b0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024f1d3be7f0;
T_11 ;
    %wait E_0000024f1d416d30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f1d45a4d0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000024f1d45a4d0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0000024f1d54a6b0_0;
    %load/vec4 v0000024f1d45a4d0_0;
    %ix/vec4 4;
    %shiftr 4;
    %xor/r;
    %ix/getv/s 4, v0000024f1d45a4d0_0;
    %store/vec4 v0000024f1d54bf10_0, 4, 1;
    %load/vec4 v0000024f1d45a4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f1d45a4d0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000024f1d3be7f0;
T_12 ;
    %wait E_0000024f1d416a70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d45b1f0_0, 0, 1;
    %load/vec4 v0000024f1d54ab10_0;
    %parti/s 1, 4, 4;
    %inv;
    %load/vec4 v0000024f1d54ab10_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024f1d54bf10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024f1d54a1b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d45b1f0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000024f1d54a070_0;
    %parti/s 1, 4, 4;
    %inv;
    %load/vec4 v0000024f1d54a070_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024f1d54bf10_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d45b1f0_0, 0, 1;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000024f1d3be7f0;
T_13 ;
    %wait E_0000024f1d417370;
    %load/vec4 v0000024f1d45af70_0;
    %assign/vec4 v0000024f1d45b010_0, 0;
    %load/vec4 v0000024f1d45b010_0;
    %assign/vec4 v0000024f1d45b290_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000024f1d3be7f0;
T_14 ;
    %wait E_0000024f1d417330;
    %load/vec4 v0000024f1d45a610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024f1d54be70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f1d45a2f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024f1d54bdd0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000024f1d45b510_0;
    %assign/vec4 v0000024f1d45a2f0_0, 0;
    %load/vec4 v0000024f1d54b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000024f1d54a930_0;
    %assign/vec4 v0000024f1d54be70_0, 0;
    %load/vec4 v0000024f1d54b1f0_0;
    %assign/vec4 v0000024f1d54bdd0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000024f1d3be7f0;
T_15 ;
    %wait E_0000024f1d417370;
    %load/vec4 v0000024f1d54b510_0;
    %assign/vec4 v0000024f1d54b8d0_0, 0;
    %load/vec4 v0000024f1d54b8d0_0;
    %assign/vec4 v0000024f1d54af70_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000024f1d3be7f0;
T_16 ;
    %wait E_0000024f1d417430;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f1d45a570_0, 0, 32;
T_16.0 ;
    %load/vec4 v0000024f1d45a570_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_16.1, 5;
    %load/vec4 v0000024f1d54af70_0;
    %load/vec4 v0000024f1d45a570_0;
    %ix/vec4 4;
    %shiftr 4;
    %xor/r;
    %ix/getv/s 4, v0000024f1d45a570_0;
    %store/vec4 v0000024f1d54b5b0_0, 4, 1;
    %load/vec4 v0000024f1d45a570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f1d45a570_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000024f1d3be7f0;
T_17 ;
    %wait E_0000024f1d417230;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d45b510_0, 0, 1;
    %load/vec4 v0000024f1d54a930_0;
    %load/vec4 v0000024f1d54b5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024f1d54b330_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d45b510_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000024f1d54be70_0;
    %load/vec4 v0000024f1d54b5b0_0;
    %cmp/e;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d45b510_0, 0, 1;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000024f1d3d0f90;
T_18 ;
    %wait E_0000024f1d417370;
    %load/vec4 v0000024f1d54a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000024f1d54ad90_0;
    %load/vec4 v0000024f1d54a570_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024f1d54a390, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000024f1d3d0f90;
T_19 ;
    %wait E_0000024f1d4173f0;
    %load/vec4 v0000024f1d54b010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000024f1d54abb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000024f1d54a390, 4;
    %assign/vec4 v0000024f1d54ba10_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000024f1d3beb10;
T_20 ;
    %wait E_0000024f1d417370;
    %load/vec4 v0000024f1d54ac50_0;
    %assign/vec4 v0000024f1d54b790_0, 0;
    %load/vec4 v0000024f1d54b790_0;
    %assign/vec4 v0000024f1d54a2f0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0000024f1d3beb10;
T_21 ;
    %wait E_0000024f1d416c70;
    %load/vec4 v0000024f1d54a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024f1d54e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d54aed0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024f1d54e810_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000024f1d54e450_0;
    %assign/vec4 v0000024f1d54aed0_0, 0;
    %load/vec4 v0000024f1d54fad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000024f1d54e1d0_0;
    %assign/vec4 v0000024f1d54e3b0_0, 0;
    %load/vec4 v0000024f1d54f850_0;
    %assign/vec4 v0000024f1d54e810_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024f1d3beb10;
T_22 ;
    %wait E_0000024f1d417370;
    %load/vec4 v0000024f1d54f3f0_0;
    %assign/vec4 v0000024f1d54f990_0, 0;
    %load/vec4 v0000024f1d54f990_0;
    %assign/vec4 v0000024f1d54f030_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0000024f1d3beb10;
T_23 ;
    %wait E_0000024f1d416970;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f1d54e6d0_0, 0, 32;
T_23.0 ;
    %load/vec4 v0000024f1d54e6d0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0000024f1d54f030_0;
    %load/vec4 v0000024f1d54e6d0_0;
    %ix/vec4 4;
    %shiftr 4;
    %xor/r;
    %ix/getv/s 4, v0000024f1d54e6d0_0;
    %store/vec4 v0000024f1d54f5d0_0, 4, 1;
    %load/vec4 v0000024f1d54e6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f1d54e6d0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000024f1d3beb10;
T_24 ;
    %wait E_0000024f1d416930;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d54e450_0, 0, 1;
    %load/vec4 v0000024f1d54e1d0_0;
    %parti/s 1, 4, 4;
    %inv;
    %load/vec4 v0000024f1d54e1d0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024f1d54f5d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024f1d54fad0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d54e450_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000024f1d54e3b0_0;
    %parti/s 1, 4, 4;
    %inv;
    %load/vec4 v0000024f1d54e3b0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024f1d54f5d0_0;
    %cmp/e;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d54e450_0, 0, 1;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000024f1d3beb10;
T_25 ;
    %wait E_0000024f1d4173f0;
    %load/vec4 v0000024f1d54ac50_0;
    %assign/vec4 v0000024f1d54acf0_0, 0;
    %load/vec4 v0000024f1d54acf0_0;
    %assign/vec4 v0000024f1d54aa70_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0000024f1d3beb10;
T_26 ;
    %wait E_0000024f1d416b70;
    %load/vec4 v0000024f1d54a430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024f1d54e130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f1d54a9d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024f1d54f3f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000024f1d54ae30_0;
    %assign/vec4 v0000024f1d54a9d0_0, 0;
    %load/vec4 v0000024f1d54e270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000024f1d54ebd0_0;
    %assign/vec4 v0000024f1d54e130_0, 0;
    %load/vec4 v0000024f1d54f8f0_0;
    %assign/vec4 v0000024f1d54f3f0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000024f1d3beb10;
T_27 ;
    %wait E_0000024f1d4173f0;
    %load/vec4 v0000024f1d54e810_0;
    %assign/vec4 v0000024f1d54e590_0, 0;
    %load/vec4 v0000024f1d54e590_0;
    %assign/vec4 v0000024f1d54e4f0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0000024f1d3beb10;
T_28 ;
    %wait E_0000024f1d417270;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f1d54e090_0, 0, 32;
T_28.0 ;
    %load/vec4 v0000024f1d54e090_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_28.1, 5;
    %load/vec4 v0000024f1d54e4f0_0;
    %load/vec4 v0000024f1d54e090_0;
    %ix/vec4 4;
    %shiftr 4;
    %xor/r;
    %ix/getv/s 4, v0000024f1d54e090_0;
    %store/vec4 v0000024f1d54e8b0_0, 4, 1;
    %load/vec4 v0000024f1d54e090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f1d54e090_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000024f1d3beb10;
T_29 ;
    %wait E_0000024f1d417530;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d54ae30_0, 0, 1;
    %load/vec4 v0000024f1d54ebd0_0;
    %load/vec4 v0000024f1d54e8b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024f1d54e270_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d54ae30_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000024f1d54e130_0;
    %load/vec4 v0000024f1d54e8b0_0;
    %cmp/e;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d54ae30_0, 0, 1;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000024f1d4137f0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d551900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d5517c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024f1d551860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d551b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024f1d550dc0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0000024f1d4137f0;
T_31 ;
    %delay 10000, 0;
    %load/vec4 v0000024f1d551900_0;
    %inv;
    %store/vec4 v0000024f1d551900_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0000024f1d4137f0;
T_32 ;
    %delay 20000, 0;
    %load/vec4 v0000024f1d550dc0_0;
    %inv;
    %store/vec4 v0000024f1d550dc0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0000024f1d4137f0;
T_33 ;
    %vpi_call 2 98 "$dumpfile", "ftdi_engine_tb.vcd" {0 0 0};
    %vpi_call 2 99 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024f1d4137f0 {0 0 0};
    %delay 100000, 0;
    %fork TD_ftdi_engine_tb.async_reset_generator, S_0000024f1d5266d0;
    %join;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f1d551360_0, 0, 32;
T_33.0 ;
    %load/vec4 v0000024f1d551360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v0000024f1d551360_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0000024f1d550820_0, 0, 8;
    %fork TD_ftdi_engine_tb.ftdi_write, S_0000024f1d552060;
    %join;
    %delay 10000, 0;
    %load/vec4 v0000024f1d551360_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f1d551360_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f1d551360_0, 0, 32;
T_33.2 ;
    %load/vec4 v0000024f1d551360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_33.3, 5;
    %fork TD_ftdi_engine_tb.ftdi_read, S_0000024f1d526860;
    %join;
    %load/vec4 v0000024f1d550f00_0;
    %store/vec4 v0000024f1d5512c0_0, 0, 8;
    %load/vec4 v0000024f1d5512c0_0;
    %pad/u 32;
    %load/vec4 v0000024f1d551360_0;
    %addi 2, 0, 32;
    %cmp/e;
    %jmp/0xz  T_33.4, 4;
    %vpi_call 2 112 "$display", "========== TEST PASS ==============" {0 0 0};
T_33.4 ;
    %delay 50000, 0;
    %load/vec4 v0000024f1d551360_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024f1d551360_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %delay 100000, 0;
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_33;
    .scope S_0000024f1d4137f0;
T_34 ;
    %wait E_0000024f1d4170b0;
    %load/vec4 v0000024f1d550960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024f1d5506e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d550fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d551400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d551cc0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000024f1d551400_0;
    %assign/vec4 v0000024f1d551cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d550fa0_0, 0;
    %load/vec4 v0000024f1d551ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f1d551400_0, 0;
T_34.2 ;
    %load/vec4 v0000024f1d551cc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d551400_0, 0;
    %load/vec4 v0000024f1d551540_0;
    %assign/vec4 v0000024f1d5506e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f1d550fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d551cc0_0, 0;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000024f1d4137f0;
T_35 ;
    %wait E_0000024f1d4170b0;
    %load/vec4 v0000024f1d550960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024f1d550a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d550640_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024f1d550640_0, 0;
    %load/vec4 v0000024f1d5501e0_0;
    %nor/r;
    %load/vec4 v0000024f1d550fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024f1d550640_0, 0;
    %load/vec4 v0000024f1d5506e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000024f1d550a00_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ftdi_engine_tb.v";
    "ftdi_engine_top.v";
    "ftdi_engine.v";
    "async_fifo.v";
    "dc_dpram.v";
