INFO: [HLS 200-10] Running '/home/swarnava/xillinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'swarnava' on host '01HW2125156' (Linux_x86_64 version 5.14.0-1051-oem) on Tue Oct 25 14:03:39 IST 2022
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/swarnava/Projects/Work/aiml/cvpr2023/code/CIFAR_VGG_FPGA/vgg_adder'
Sourcing Tcl script '/home/swarnava/Projects/Work/aiml/cvpr2023/code/CIFAR_VGG_FPGA/vgg_adder/vgg_adder_fpga/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project vgg_adder_fpga 
INFO: [HLS 200-10] Opening project '/home/swarnava/Projects/Work/aiml/cvpr2023/code/CIFAR_VGG_FPGA/vgg_adder/vgg_adder_fpga'.
INFO: [HLS 200-1510] Running: set_top cnn_forward 
INFO: [HLS 200-1510] Running: add_files conv.cpp 
INFO: [HLS 200-10] Adding design file 'conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/swarnava/Projects/Work/aiml/cvpr2023/code/CIFAR_VGG_FPGA/vgg_adder/vgg_adder_fpga/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7vx485t-ffg1157-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_forward cnn_forward 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench.cpp in debug mode
   Compiling ../../../../conv.cpp in debug mode
   Generating csim.exe
can open the filter file
Logits: 
3.58004e+31
4.10384e+32
-1.25216e+31
-1.01158e+33
-8.89648e+31
5.77273e+31
2.62379e+32
3.27499e+32
-9.88001e+30
2.87373e+31
Output class is: 2
Functionality pass
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 12.58 seconds. CPU system time: 0.86 seconds. Elapsed time: 11.85 seconds; current allocated memory: -937.109 MB.
INFO: [HLS 200-112] Total CPU user time: 14.78 seconds. Total CPU system time: 1.33 seconds. Total elapsed time: 13.61 seconds; peak allocated memory: 126.773 MB.
