set ::env(PROJECT_NAME) hive_core
set ::env(DESIGN_TOP) hive_top
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/OpenCores_designs/processors/hive_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/OpenCores_designs/processors/hive_core/rtl/hive_top.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
