--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Vocoder.twx Vocoder.ncd -o Vocoder.twr Vocoder.pcf

Design file:              Vocoder.ncd
Physical constraint file: Vocoder.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_in
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Par_I<0>    |    8.118(R)|      SLOW  |   -3.111(R)|      FAST  |CLK               |   0.000|
Par_I<1>    |    8.711(R)|      SLOW  |   -3.243(R)|      FAST  |CLK               |   0.000|
Par_I<2>    |    6.970(R)|      SLOW  |   -2.464(R)|      FAST  |CLK               |   0.000|
Par_I<3>    |    9.189(R)|      SLOW  |   -3.058(R)|      FAST  |CLK               |   0.000|
Par_I<4>    |    7.866(R)|      SLOW  |   -2.794(R)|      FAST  |CLK               |   0.000|
Par_I<5>    |    6.360(R)|      SLOW  |   -2.364(R)|      FAST  |CLK               |   0.000|
Par_I<6>    |    7.246(R)|      SLOW  |   -2.917(R)|      FAST  |CLK               |   0.000|
Par_I<7>    |    7.306(R)|      SLOW  |   -2.742(R)|      FAST  |CLK               |   0.000|
Par_I<8>    |    7.424(R)|      SLOW  |   -2.443(R)|      FAST  |CLK               |   0.000|
Par_I<9>    |    7.641(R)|      SLOW  |   -2.526(R)|      FAST  |CLK               |   0.000|
Par_I<10>   |    7.944(R)|      SLOW  |   -2.413(R)|      FAST  |CLK               |   0.000|
Par_I<11>   |    6.373(R)|      SLOW  |   -2.735(R)|      FAST  |CLK               |   0.000|
Par_I<12>   |    6.800(R)|      SLOW  |   -2.863(R)|      FAST  |CLK               |   0.000|
Par_I<13>   |    7.036(R)|      SLOW  |   -2.665(R)|      FAST  |CLK               |   0.000|
Par_I<14>   |    6.311(R)|      SLOW  |   -2.427(R)|      FAST  |CLK               |   0.000|
Par_I<15>   |    8.060(R)|      SLOW  |   -2.046(R)|      FAST  |CLK               |   0.000|
RST_ext     |    7.000(R)|      SLOW  |   -1.458(R)|      FAST  |CLK               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Par_O<0>    |         6.446(R)|      SLOW  |         3.557(R)|      FAST  |CLK               |   0.000|
Par_O<1>    |         6.611(R)|      SLOW  |         3.668(R)|      FAST  |CLK               |   0.000|
Par_O<2>    |         7.193(R)|      SLOW  |         4.040(R)|      FAST  |CLK               |   0.000|
Par_O<3>    |         6.858(R)|      SLOW  |         3.803(R)|      FAST  |CLK               |   0.000|
Par_O<4>    |         6.184(R)|      SLOW  |         3.437(R)|      FAST  |CLK               |   0.000|
Par_O<5>    |         5.813(R)|      SLOW  |         3.188(R)|      FAST  |CLK               |   0.000|
Par_O<6>    |         5.856(R)|      SLOW  |         3.219(R)|      FAST  |CLK               |   0.000|
Par_O<7>    |         5.455(R)|      SLOW  |         2.986(R)|      FAST  |CLK               |   0.000|
Par_O<8>    |         5.536(R)|      SLOW  |         3.044(R)|      FAST  |CLK               |   0.000|
Par_O<9>    |         5.239(R)|      SLOW  |         2.849(R)|      FAST  |CLK               |   0.000|
Par_O<10>   |         4.793(R)|      SLOW  |         2.593(R)|      FAST  |CLK               |   0.000|
Par_O<11>   |         5.827(R)|      SLOW  |         3.217(R)|      FAST  |CLK               |   0.000|
Par_O<12>   |         4.794(R)|      SLOW  |         2.605(R)|      FAST  |CLK               |   0.000|
Par_O<13>   |         4.794(R)|      SLOW  |         2.605(R)|      FAST  |CLK               |   0.000|
Par_O<14>   |         4.575(R)|      SLOW  |         2.452(R)|      FAST  |CLK               |   0.000|
Par_O<15>   |         4.604(R)|      SLOW  |         2.455(R)|      FAST  |CLK               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_in         |   52.429|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLK_in         |ADDA_CLK       |    2.757|
---------------+---------------+---------+


Analysis completed Fri May 22 18:31:46 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4593 MB



