<stg><name>load_pest_all_23</name>


<trans_list>

<trans id="306" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %pos_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %pos_r)

]]></Node>
<StgValue><ssdm name="pos_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="13">
<![CDATA[
:1  %pos_cast = sext i13 %pos_read to i16

]]></Node>
<StgValue><ssdm name="pos_cast"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="16">
<![CDATA[
:4  %tmp = zext i16 %pos_cast to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %pLambda0_addr = getelementptr inbounds [2048 x i16]* @pLambda0, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="pLambda0_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="11">
<![CDATA[
:6  %pLambda0_load = load i16* %pLambda0_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda0_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %prLamB_buf_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="10">
<![CDATA[
:8  %prLamB_buf_load = load i16* %prLamB_buf_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %prLamC_buf_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="10">
<![CDATA[
:10  %prLamC_buf_load = load i16* %prLamC_buf_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %prLamC_bufa_addr = getelementptr inbounds [1024 x i16]* @prLamC_bufa, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_bufa_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="10">
<![CDATA[
:12  %prLamC_bufa_load = load i16* %prLamC_bufa_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_bufa_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %prLamC_bufb_addr = getelementptr inbounds [1024 x i16]* @prLamC_bufb, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_bufb_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="10">
<![CDATA[
:14  %prLamC_bufb_load = load i16* %prLamC_bufb_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_bufb_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %prLam2B_buf_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="10">
<![CDATA[
:16  %prLam2B_buf_load = load i16* %prLam2B_buf_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %prLam2C_buf_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="10">
<![CDATA[
:18  %prLam2C_buf_load = load i16* %prLam2C_buf_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %prLam2C_bufa_addr = getelementptr inbounds [1024 x i16]* @prLam2C_bufa, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_bufa_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="10">
<![CDATA[
:20  %prLam2C_bufa_load = load i16* %prLam2C_bufa_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_bufa_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %prLam2C_bufb_addr = getelementptr inbounds [1024 x i16]* @prLam2C_bufb, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_bufb_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="10">
<![CDATA[
:22  %prLam2C_bufb_load = load i16* %prLam2C_bufb_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_bufb_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %pLambda1_addr = getelementptr inbounds [2048 x i16]* @pLambda1, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="pLambda1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="11">
<![CDATA[
:33  %pLambda1_load = load i16* %pLambda1_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %prLamB_buf1_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf1, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="10">
<![CDATA[
:35  %prLamB_buf1_load = load i16* %prLamB_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf1_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %prLamB_buf1a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf1a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf1a_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="10">
<![CDATA[
:37  %prLamB_buf1a_load = load i16* %prLamB_buf1a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf1a_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %prLamB_buf1b_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf1b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf1b_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="10">
<![CDATA[
:39  %prLamB_buf1b_load = load i16* %prLamB_buf1b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf1b_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %prLamC_buf1_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf1, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf1_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="10">
<![CDATA[
:41  %prLamC_buf1_load = load i16* %prLamC_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %prLam2B_buf1_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf1, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="10">
<![CDATA[
:43  %prLam2B_buf1_load = load i16* %prLam2B_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %prLam2B_buf1a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf1a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf1a_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="10">
<![CDATA[
:45  %prLam2B_buf1a_load = load i16* %prLam2B_buf1a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf1a_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %prLam2B_buf1b_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf1b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf1b_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="10">
<![CDATA[
:47  %prLam2B_buf1b_load = load i16* %prLam2B_buf1b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf1b_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %prLam2C_buf1_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf1, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf1_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="10">
<![CDATA[
:49  %prLam2C_buf1_load = load i16* %prLam2C_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf1_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %pLambda2_addr = getelementptr inbounds [2048 x i16]* @pLambda2, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="pLambda2_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="11">
<![CDATA[
:60  %pLambda2_load = load i16* %pLambda2_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda2_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %prLamB_buf2_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf2, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf2_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="10">
<![CDATA[
:62  %prLamB_buf2_load = load i16* %prLamB_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf2_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %prLamC_buf2_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf2, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf2_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="10">
<![CDATA[
:64  %prLamC_buf2_load = load i16* %prLamC_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf2_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %prLamC_buf2a_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf2a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf2a_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="10">
<![CDATA[
:66  %prLamC_buf2a_load = load i16* %prLamC_buf2a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf2a_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %prLamC_buf2b_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf2b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf2b_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="10">
<![CDATA[
:68  %prLamC_buf2b_load = load i16* %prLamC_buf2b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf2b_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:69  %prLam2B_buf2_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf2, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf2_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="10">
<![CDATA[
:70  %prLam2B_buf2_load = load i16* %prLam2B_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf2_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %prLam2C_buf2_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf2, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf2_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="10">
<![CDATA[
:72  %prLam2C_buf2_load = load i16* %prLam2C_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf2_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  %prLam2C_buf2a_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf2a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf2a_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="10">
<![CDATA[
:74  %prLam2C_buf2a_load = load i16* %prLam2C_buf2a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf2a_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:75  %prLam2C_buf2b_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf2b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf2b_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="10">
<![CDATA[
:76  %prLam2C_buf2b_load = load i16* %prLam2C_buf2b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf2b_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:86  %pLambda3_addr = getelementptr inbounds [2048 x i16]* @pLambda3, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="pLambda3_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="11">
<![CDATA[
:87  %pLambda3_load = load i16* %pLambda3_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda3_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  %prLamB_buf3_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf3, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf3_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="10">
<![CDATA[
:89  %prLamB_buf3_load = load i16* %prLamB_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf3_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  %prLamB_buf3a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf3a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf3a_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="10">
<![CDATA[
:91  %prLamB_buf3a_load = load i16* %prLamB_buf3a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf3a_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  %prLamB_buf3b_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf3b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf3b_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="10">
<![CDATA[
:93  %prLamB_buf3b_load = load i16* %prLamB_buf3b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf3b_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:94  %prLamC_buf3_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf3, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf3_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="10">
<![CDATA[
:95  %prLamC_buf3_load = load i16* %prLamC_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf3_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:96  %prLam2B_buf3_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf3, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf3_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="10">
<![CDATA[
:97  %prLam2B_buf3_load = load i16* %prLam2B_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf3_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:98  %prLam2B_buf3a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf3a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf3a_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="10">
<![CDATA[
:99  %prLam2B_buf3a_load = load i16* %prLam2B_buf3a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf3a_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:100  %prLam2B_buf3b_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf3b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf3b_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="10">
<![CDATA[
:101  %prLam2B_buf3b_load = load i16* %prLam2B_buf3b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf3b_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:102  %prLam2C_buf3_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf3, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf3_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="10">
<![CDATA[
:103  %prLam2C_buf3_load = load i16* %prLam2C_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf3_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:113  %pLambda4_addr = getelementptr inbounds [2048 x i16]* @pLambda4, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="pLambda4_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="11">
<![CDATA[
:114  %pLambda4_load = load i16* %pLambda4_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda4_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:115  %prLam_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam_buf4, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam_buf4_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="10">
<![CDATA[
:116  %prLam_buf4_load = load i16* %prLam_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam_buf4_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:117  %prLamB_buf4_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf4, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf4_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="10">
<![CDATA[
:118  %prLamB_buf4_load = load i16* %prLamB_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf4_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:119  %prLamC_buf4_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf4, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf4_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="10">
<![CDATA[
:120  %prLamC_buf4_load = load i16* %prLamC_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf4_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:121  %prLamC_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf4a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf4a_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="10">
<![CDATA[
:122  %prLamC_buf4a_load = load i16* %prLamC_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf4a_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:123  %prLamC_buf4b_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf4b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf4b_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="10">
<![CDATA[
:124  %prLamC_buf4b_load = load i16* %prLamC_buf4b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf4b_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:125  %prLam2_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam2_buf4, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2_buf4_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="10">
<![CDATA[
:126  %prLam2_buf4_load = load i16* %prLam2_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2_buf4_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:127  %prLam2B_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf4, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf4_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="10">
<![CDATA[
:128  %prLam2B_buf4_load = load i16* %prLam2B_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf4_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:129  %prLam2C_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf4, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf4_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="10">
<![CDATA[
:130  %prLam2C_buf4_load = load i16* %prLam2C_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf4_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:131  %prLam2C_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf4a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf4a_addr"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="10">
<![CDATA[
:132  %prLam2C_buf4a_load = load i16* %prLam2C_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf4a_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:133  %prLam2C_buf4b_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf4b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf4b_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="10">
<![CDATA[
:134  %prLam2C_buf4b_load = load i16* %prLam2C_buf4b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf4b_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:146  %pLambda5_addr = getelementptr inbounds [1024 x i16]* @pLambda5, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="pLambda5_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="10">
<![CDATA[
:147  %pLambda5_load = load i16* %pLambda5_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda5_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:148  %prLamB_buf5_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf5, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf5_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="10">
<![CDATA[
:149  %prLamB_buf5_load = load i16* %prLamB_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf5_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:150  %prLamB_buf5a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf5a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf5a_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="10">
<![CDATA[
:151  %prLamB_buf5a_load = load i16* %prLamB_buf5a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf5a_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:152  %prLamB_buf5b_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf5b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf5b_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="10">
<![CDATA[
:153  %prLamB_buf5b_load = load i16* %prLamB_buf5b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf5b_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:154  %prLamC_buf5_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf5, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf5_addr"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="10">
<![CDATA[
:155  %prLamC_buf5_load = load i16* %prLamC_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf5_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:156  %prLam2B_buf5_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf5, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf5_addr"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="10">
<![CDATA[
:157  %prLam2B_buf5_load = load i16* %prLam2B_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf5_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:158  %prLam2B_buf5a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf5a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf5a_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="10">
<![CDATA[
:159  %prLam2B_buf5a_load = load i16* %prLam2B_buf5a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf5a_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:160  %prLam2B_buf5b_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf5b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf5b_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="10">
<![CDATA[
:161  %prLam2B_buf5b_load = load i16* %prLam2B_buf5b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf5b_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:162  %prLam2C_buf5_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf5, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf5_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="10">
<![CDATA[
:163  %prLam2C_buf5_load = load i16* %prLam2C_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf5_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:173  %pLambda6_addr = getelementptr inbounds [1024 x i16]* @pLambda6, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="pLambda6_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="10">
<![CDATA[
:174  %pLambda6_load = load i16* %pLambda6_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda6_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:175  %prLam_buf2_addr = getelementptr inbounds [1024 x i16]* @prLam_buf2, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam_buf2_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="10">
<![CDATA[
:176  %prLam_buf2_load = load i16* %prLam_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam_buf2_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:177  %prLam_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLam_buf4a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam_buf4a_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="10">
<![CDATA[
:178  %prLam_buf4a_load = load i16* %prLam_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam_buf4a_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:179  %prLamB_buf6_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf6, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf6_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
:180  %prLamB_buf6_load = load i16* %prLamB_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf6_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:181  %prLamC_buf6_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf6, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf6_addr"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="10">
<![CDATA[
:182  %prLamC_buf6_load = load i16* %prLamC_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf6_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:183  %prLamC_buf10a_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf10a_addr"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="10">
<![CDATA[
:184  %prLamC_buf10a_load = load i16* %prLamC_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf10a_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:185  %prLamC_buf10b_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf10b_addr"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="10">
<![CDATA[
:186  %prLamC_buf10b_load = load i16* %prLamC_buf10b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf10b_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:187  %prLam2_buf2_addr = getelementptr inbounds [1024 x i16]* @prLam2_buf2, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2_buf2_addr"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="10">
<![CDATA[
:188  %prLam2_buf2_load = load i16* %prLam2_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2_buf2_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:189  %prLam2_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLam2_buf4a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2_buf4a_addr"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="10">
<![CDATA[
:190  %prLam2_buf4a_load = load i16* %prLam2_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2_buf4a_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:191  %prLam2B_buf6_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf6, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf6_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="10">
<![CDATA[
:192  %prLam2B_buf6_load = load i16* %prLam2B_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf6_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:193  %prLam2C_buf6_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf6, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf6_addr"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="10">
<![CDATA[
:194  %prLam2C_buf6_load = load i16* %prLam2C_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf6_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:195  %prLam2C_buf10a_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf10a_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="10">
<![CDATA[
:196  %prLam2C_buf10a_load = load i16* %prLam2C_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf10a_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:197  %prLam2C_buf10b_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf10b_addr"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="10">
<![CDATA[
:198  %prLam2C_buf10b_load = load i16* %prLam2C_buf10b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf10b_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([1024 x i16]* @prLam_buf2, [1 x i8]* @p_str, [13 x i8]* @p_str79, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([1024 x i16]* @prLam_buf4, [1 x i8]* @p_str, [13 x i8]* @p_str79, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="11">
<![CDATA[
:6  %pLambda0_load = load i16* %pLambda0_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda0_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="10">
<![CDATA[
:8  %prLamB_buf_load = load i16* %prLamB_buf_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="10">
<![CDATA[
:10  %prLamC_buf_load = load i16* %prLamC_buf_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="10">
<![CDATA[
:12  %prLamC_bufa_load = load i16* %prLamC_bufa_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_bufa_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="10">
<![CDATA[
:14  %prLamC_bufb_load = load i16* %prLamC_bufb_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_bufb_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="10">
<![CDATA[
:16  %prLam2B_buf_load = load i16* %prLam2B_buf_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="10">
<![CDATA[
:18  %prLam2C_buf_load = load i16* %prLam2C_buf_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="10">
<![CDATA[
:20  %prLam2C_bufa_load = load i16* %prLam2C_bufa_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_bufa_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="10">
<![CDATA[
:22  %prLam2C_bufb_load = load i16* %prLam2C_bufb_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_bufb_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  %tmp8 = add i16 %prLam2C_bufa_load, %prLam2C_buf_load

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  %tmp9 = add i16 %prLamC_bufb_load, %prLam2B_buf_load

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  %tmp7 = add i16 %tmp8, %tmp9

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %tmp11 = add i16 %prLamB_buf_load, %pLambda0_load

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp13 = add i16 %prLam2C_bufb_load, %prLamC_buf_load

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %tmp12 = add i16 %prLamC_bufa_load, %tmp13

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29  %tmp10 = add i16 %tmp11, %tmp12

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %tmp_s = add i16 %tmp7, %tmp10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  store i16 %tmp_s, i16* @pest0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="11">
<![CDATA[
:33  %pLambda1_load = load i16* %pLambda1_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda1_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="10">
<![CDATA[
:35  %prLamB_buf1_load = load i16* %prLamB_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf1_load"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="10">
<![CDATA[
:37  %prLamB_buf1a_load = load i16* %prLamB_buf1a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf1a_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="10">
<![CDATA[
:39  %prLamB_buf1b_load = load i16* %prLamB_buf1b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf1b_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="10">
<![CDATA[
:41  %prLamC_buf1_load = load i16* %prLamC_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf1_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="10">
<![CDATA[
:43  %prLam2B_buf1_load = load i16* %prLam2B_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf1_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="10">
<![CDATA[
:45  %prLam2B_buf1a_load = load i16* %prLam2B_buf1a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf1a_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="10">
<![CDATA[
:47  %prLam2B_buf1b_load = load i16* %prLam2B_buf1b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf1b_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="10">
<![CDATA[
:49  %prLam2C_buf1_load = load i16* %prLam2C_buf1_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf1_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %tmp21 = add i16 %prLam2B_buf1b_load, %prLam2B_buf1a_load

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp22 = add i16 %prLamC_buf1_load, %prLam2B_buf1_load

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %tmp20 = add i16 %tmp21, %tmp22

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %tmp24 = add i16 %prLamB_buf1_load, %pLambda1_load

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %tmp26 = add i16 %prLam2C_buf1_load, %prLamB_buf1a_load

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %tmp25 = add i16 %prLamB_buf1b_load, %tmp26

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %tmp23 = add i16 %tmp24, %tmp25

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %tmp_919 = add i16 %tmp20, %tmp23

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  store i16 %tmp_919, i16* @pest1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="11">
<![CDATA[
:60  %pLambda2_load = load i16* %pLambda2_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda2_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="10">
<![CDATA[
:62  %prLamB_buf2_load = load i16* %prLamB_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf2_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="10">
<![CDATA[
:64  %prLamC_buf2_load = load i16* %prLamC_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf2_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="10">
<![CDATA[
:66  %prLamC_buf2a_load = load i16* %prLamC_buf2a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf2a_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="10">
<![CDATA[
:68  %prLamC_buf2b_load = load i16* %prLamC_buf2b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf2b_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="10">
<![CDATA[
:70  %prLam2B_buf2_load = load i16* %prLam2B_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf2_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="10">
<![CDATA[
:72  %prLam2C_buf2_load = load i16* %prLam2C_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf2_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="10">
<![CDATA[
:74  %prLam2C_buf2a_load = load i16* %prLam2C_buf2a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf2a_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="10">
<![CDATA[
:76  %prLam2C_buf2b_load = load i16* %prLam2C_buf2b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf2b_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77  %tmp34 = add i16 %prLam2C_buf2a_load, %prLam2C_buf2_load

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  %tmp35 = add i16 %prLamC_buf2b_load, %prLam2B_buf2_load

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:79  %tmp33 = add i16 %tmp34, %tmp35

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80  %tmp37 = add i16 %prLamB_buf2_load, %pLambda2_load

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %tmp39 = add i16 %prLam2C_buf2b_load, %prLamC_buf2_load

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %tmp38 = add i16 %prLamC_buf2a_load, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:83  %tmp36 = add i16 %tmp37, %tmp38

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %tmp_920 = add i16 %tmp33, %tmp36

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:85  store i16 %tmp_920, i16* @pest2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="11">
<![CDATA[
:87  %pLambda3_load = load i16* %pLambda3_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda3_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="10">
<![CDATA[
:89  %prLamB_buf3_load = load i16* %prLamB_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf3_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="10">
<![CDATA[
:91  %prLamB_buf3a_load = load i16* %prLamB_buf3a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf3a_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="10">
<![CDATA[
:93  %prLamB_buf3b_load = load i16* %prLamB_buf3b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf3b_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="10">
<![CDATA[
:95  %prLamC_buf3_load = load i16* %prLamC_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf3_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="10">
<![CDATA[
:97  %prLam2B_buf3_load = load i16* %prLam2B_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf3_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="10">
<![CDATA[
:99  %prLam2B_buf3a_load = load i16* %prLam2B_buf3a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf3a_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="10">
<![CDATA[
:101  %prLam2B_buf3b_load = load i16* %prLam2B_buf3b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf3b_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="10">
<![CDATA[
:103  %prLam2C_buf3_load = load i16* %prLam2C_buf3_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf3_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104  %tmp47 = add i16 %prLam2B_buf3b_load, %prLam2B_buf3a_load

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %tmp48 = add i16 %prLamC_buf3_load, %prLam2B_buf3_load

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %tmp46 = add i16 %tmp47, %tmp48

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:107  %tmp50 = add i16 %prLamB_buf3_load, %pLambda3_load

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:108  %tmp52 = add i16 %prLam2C_buf3_load, %prLamB_buf3a_load

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:109  %tmp51 = add i16 %prLamB_buf3b_load, %tmp52

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:110  %tmp49 = add i16 %tmp50, %tmp51

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:111  %tmp_921 = add i16 %tmp46, %tmp49

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  store i16 %tmp_921, i16* @pest3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="11">
<![CDATA[
:114  %pLambda4_load = load i16* %pLambda4_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda4_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="10">
<![CDATA[
:116  %prLam_buf4_load = load i16* %prLam_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam_buf4_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="10">
<![CDATA[
:118  %prLamB_buf4_load = load i16* %prLamB_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf4_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="10">
<![CDATA[
:120  %prLamC_buf4_load = load i16* %prLamC_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf4_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="10">
<![CDATA[
:122  %prLamC_buf4a_load = load i16* %prLamC_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf4a_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="10">
<![CDATA[
:124  %prLamC_buf4b_load = load i16* %prLamC_buf4b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf4b_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="10">
<![CDATA[
:126  %prLam2_buf4_load = load i16* %prLam2_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2_buf4_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="10">
<![CDATA[
:128  %prLam2B_buf4_load = load i16* %prLam2B_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf4_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="10">
<![CDATA[
:130  %prLam2C_buf4_load = load i16* %prLam2C_buf4_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf4_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="10">
<![CDATA[
:132  %prLam2C_buf4a_load = load i16* %prLam2C_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf4a_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="10">
<![CDATA[
:134  %prLam2C_buf4b_load = load i16* %prLam2C_buf4b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf4b_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %tmp62 = add i16 %prLam2C_buf4a_load, %prLam2C_buf4_load

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %tmp64 = add i16 %prLamC_buf4b_load, %prLam2_buf4_load

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137  %tmp63 = add i16 %prLam2B_buf4_load, %tmp64

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  %tmp61 = add i16 %tmp62, %tmp63

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:139  %tmp67 = add i16 %prLamB_buf4_load, %prLam_buf4_load

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %tmp66 = add i16 %pLambda4_load, %tmp67

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %tmp69 = add i16 %prLam2C_buf4b_load, %prLamC_buf4_load

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %tmp68 = add i16 %prLamC_buf4a_load, %tmp69

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %tmp65 = add i16 %tmp66, %tmp68

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  %tmp_922 = add i16 %tmp61, %tmp65

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:145  store i16 %tmp_922, i16* @pest4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="10">
<![CDATA[
:147  %pLambda5_load = load i16* %pLambda5_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda5_load"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="10">
<![CDATA[
:149  %prLamB_buf5_load = load i16* %prLamB_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf5_load"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="10">
<![CDATA[
:151  %prLamB_buf5a_load = load i16* %prLamB_buf5a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf5a_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="10">
<![CDATA[
:153  %prLamB_buf5b_load = load i16* %prLamB_buf5b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf5b_load"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="10">
<![CDATA[
:155  %prLamC_buf5_load = load i16* %prLamC_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf5_load"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="10">
<![CDATA[
:157  %prLam2B_buf5_load = load i16* %prLam2B_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf5_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="10">
<![CDATA[
:159  %prLam2B_buf5a_load = load i16* %prLam2B_buf5a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf5a_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="10">
<![CDATA[
:161  %prLam2B_buf5b_load = load i16* %prLam2B_buf5b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf5b_load"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="10">
<![CDATA[
:163  %prLam2C_buf5_load = load i16* %prLam2C_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf5_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:164  %tmp77 = add i16 %prLam2B_buf5b_load, %prLam2B_buf5a_load

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %tmp78 = add i16 %prLamC_buf5_load, %prLam2B_buf5_load

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %tmp76 = add i16 %tmp77, %tmp78

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:167  %tmp80 = add i16 %prLamB_buf5_load, %pLambda5_load

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168  %tmp82 = add i16 %prLam2C_buf5_load, %prLamB_buf5a_load

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:169  %tmp81 = add i16 %prLamB_buf5b_load, %tmp82

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:170  %tmp79 = add i16 %tmp80, %tmp81

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  %tmp_923 = add i16 %tmp76, %tmp79

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  store i16 %tmp_923, i16* @pest5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="10">
<![CDATA[
:174  %pLambda6_load = load i16* %pLambda6_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda6_load"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="10">
<![CDATA[
:176  %prLam_buf2_load = load i16* %prLam_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam_buf2_load"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="10">
<![CDATA[
:178  %prLam_buf4a_load = load i16* %prLam_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam_buf4a_load"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
:180  %prLamB_buf6_load = load i16* %prLamB_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf6_load"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="10">
<![CDATA[
:182  %prLamC_buf6_load = load i16* %prLamC_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf6_load"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="10">
<![CDATA[
:184  %prLamC_buf10a_load = load i16* %prLamC_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf10a_load"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="10">
<![CDATA[
:186  %prLamC_buf10b_load = load i16* %prLamC_buf10b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf10b_load"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="10">
<![CDATA[
:188  %prLam2_buf2_load = load i16* %prLam2_buf2_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2_buf2_load"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="10">
<![CDATA[
:190  %prLam2_buf4a_load = load i16* %prLam2_buf4a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2_buf4a_load"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="10">
<![CDATA[
:192  %prLam2B_buf6_load = load i16* %prLam2B_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf6_load"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="10">
<![CDATA[
:194  %prLam2C_buf6_load = load i16* %prLam2C_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf6_load"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="10">
<![CDATA[
:196  %prLam2C_buf10a_load = load i16* %prLam2C_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf10a_load"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="10">
<![CDATA[
:198  %prLam2C_buf10b_load = load i16* %prLam2C_buf10b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf10b_load"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:199  %tmp95 = add i16 %prLam2B_buf6_load, %prLam2C_buf10a_load

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:200  %tmp94 = add i16 %prLam2C_buf6_load, %tmp95

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:201  %tmp97 = add i16 %prLam2_buf2_load, %prLam2_buf4a_load

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %tmp96 = add i16 %prLamC_buf10b_load, %tmp97

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:203  %tmp93 = add i16 %tmp94, %tmp96

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:204  %tmp100 = add i16 %pLambda6_load, %prLam_buf4a_load

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:205  %tmp99 = add i16 %prLam_buf2_load, %tmp100

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %tmp102 = add i16 %prLamC_buf10a_load, %prLamB_buf6_load

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:207  %tmp103 = add i16 %prLam2C_buf10b_load, %prLamC_buf6_load

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:208  %tmp101 = add i16 %tmp102, %tmp103

]]></Node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:209  %tmp98 = add i16 %tmp99, %tmp101

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %tmp_924 = add i16 %tmp93, %tmp98

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:211  store i16 %tmp_924, i16* @pest6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:212  %tmp_1032 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1032"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:213  %rev = xor i1 %tmp_1032, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:214  store i1 %rev, i1* @bpest0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:215  %tmp_1033 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_919, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1033"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:216  %rev5 = xor i1 %tmp_1033, true

]]></Node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:217  store i1 %rev5, i1* @bpest1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:218  %tmp_1034 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_920, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1034"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:219  %rev8 = xor i1 %tmp_1034, true

]]></Node>
<StgValue><ssdm name="rev8"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:220  store i1 %rev8, i1* @bpest2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:221  %tmp_1035 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_921, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1035"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:222  %rev1 = xor i1 %tmp_1035, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:223  store i1 %rev1, i1* @bpest3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:224  %tmp_1036 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_922, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1036"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:225  %rev2 = xor i1 %tmp_1036, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:226  store i1 %rev2, i1* @bpest4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:227  %tmp_1037 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_923, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1037"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:228  %rev3 = xor i1 %tmp_1037, true

]]></Node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:229  store i1 %rev3, i1* @bpest5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:230  %tmp_1038 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_924, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1038"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:231  %rev4 = xor i1 %tmp_1038, true

]]></Node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:232  store i1 %rev4, i1* @bpest6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0">
<![CDATA[
:233  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
