; ModuleID = '/llk/IR_all_yes/drivers/net/wireless/realtek/rtw88/rtw8723d_table.c_pt.bc'
source_filename = "../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.rtw_table = type { ptr, i32, ptr, ptr, i32 }
%struct.rtw_phy_pg_cfg_pair = type { i32, i32, i32, i32, i32, i32 }
%struct.rtw_txpwr_lmt_cfg_pair = type { i8, i8, i8, i8, i8, i8 }

@rtw8723d_mac = internal constant { [226 x i32], [248 x i8] } { [226 x i32] [i32 32, i32 19, i32 47, i32 16, i32 119, i32 7, i32 1057, i32 15, i32 1064, i32 10, i32 1065, i32 16, i32 1072, i32 0, i32 1073, i32 0, i32 1074, i32 0, i32 1075, i32 1, i32 1076, i32 2, i32 1077, i32 3, i32 1078, i32 5, i32 1079, i32 7, i32 1080, i32 0, i32 1081, i32 0, i32 1082, i32 0, i32 1083, i32 1, i32 1084, i32 2, i32 1085, i32 3, i32 1086, i32 5, i32 1087, i32 7, i32 1088, i32 93, i32 1089, i32 1, i32 1090, i32 0, i32 1092, i32 16, i32 1093, i32 0, i32 1094, i32 0, i32 1095, i32 0, i32 1096, i32 0, i32 1097, i32 240, i32 1098, i32 15, i32 1099, i32 62, i32 1100, i32 16, i32 1101, i32 0, i32 1102, i32 0, i32 1103, i32 0, i32 1104, i32 0, i32 1105, i32 240, i32 1106, i32 15, i32 1107, i32 0, i32 1110, i32 94, i32 1120, i32 102, i32 1121, i32 102, i32 1224, i32 255, i32 1225, i32 8, i32 1228, i32 255, i32 1229, i32 255, i32 1230, i32 1, i32 1280, i32 38, i32 1281, i32 162, i32 1282, i32 47, i32 1283, i32 0, i32 1284, i32 40, i32 1285, i32 163, i32 1286, i32 94, i32 1287, i32 0, i32 1288, i32 43, i32 1289, i32 164, i32 1290, i32 94, i32 1291, i32 0, i32 1292, i32 79, i32 1293, i32 164, i32 1294, i32 0, i32 1295, i32 0, i32 1298, i32 28, i32 1300, i32 10, i32 1302, i32 10, i32 1317, i32 79, i32 1360, i32 16, i32 1361, i32 16, i32 1369, i32 2, i32 1372, i32 40, i32 1373, i32 255, i32 1541, i32 48, i32 1544, i32 14, i32 1545, i32 42, i32 1568, i32 255, i32 1569, i32 255, i32 1570, i32 255, i32 1571, i32 255, i32 1572, i32 255, i32 1573, i32 255, i32 1574, i32 255, i32 1575, i32 255, i32 1592, i32 40, i32 1596, i32 10, i32 1597, i32 10, i32 1598, i32 12, i32 1599, i32 12, i32 1600, i32 64, i32 1602, i32 64, i32 1603, i32 0, i32 1618, i32 200, i32 1642, i32 176, i32 1646, i32 5, i32 1792, i32 33, i32 1793, i32 67, i32 1794, i32 101, i32 1795, i32 135, i32 1800, i32 33, i32 1801, i32 67, i32 1802, i32 101, i32 1803, i32 135, i32 1893, i32 24, i32 1902, i32 4, i32 1984, i32 56, i32 1986, i32 15, i32 1987, i32 192, i32 115, i32 4, i32 1988, i32 119, i32 124, i32 3, i32 22, i32 179], [248 x i8] zeroinitializer }, align 32
@rtw8723d_mac_tbl = dso_local constant { %struct.rtw_table, [44 x i8] } { %struct.rtw_table { ptr @rtw8723d_mac, i32 226, ptr @rtw_parse_tbl_phy_cond, ptr @rtw_phy_cfg_mac, i32 0 }, [44 x i8] zeroinitializer }, align 32
@rtw8723d_agc = internal constant { [772 x i32], [784 x i8] } { [772 x i32] [i32 3192, i32 -33554175, i32 3192, i32 -50265855, i32 3192, i32 -66977535, i32 3192, i32 -83689215, i32 3192, i32 -100400895, i32 3192, i32 -117112575, i32 3192, i32 -133824255, i32 3192, i32 -150535935, i32 3192, i32 -167247615, i32 3192, i32 -183959295, i32 3192, i32 -200670975, i32 3192, i32 -217382655, i32 3192, i32 -234094335, i32 3192, i32 -250806015, i32 3192, i32 -267517695, i32 3192, i32 -284229375, i32 3192, i32 -300941055, i32 3192, i32 -317652735, i32 3192, i32 -334364415, i32 3192, i32 -351076095, i32 3192, i32 -367787775, i32 3192, i32 -384499455, i32 3192, i32 -401211135, i32 3192, i32 -417922815, i32 3192, i32 -434634495, i32 3192, i32 -451346175, i32 3192, i32 -468057855, i32 3192, i32 -484769535, i32 3192, i32 -501481215, i32 3192, i32 -518192895, i32 3192, i32 -534904575, i32 3192, i32 -2044788479, i32 3192, i32 -2061500159, i32 3192, i32 -2078211839, i32 3192, i32 -2094923519, i32 3192, i32 -2111635199, i32 3192, i32 -2128346879, i32 3192, i32 -2145058559, i32 3192, i32 1143341313, i32 3192, i32 1126629633, i32 3192, i32 1109917953, i32 3192, i32 1093206273, i32 3192, i32 1076494593, i32 3192, i32 36372737, i32 3192, i32 19661057, i32 3192, i32 2949377, i32 3192, i32 -986841087, i32 3192, i32 -1003552767, i32 3192, i32 -1020264447, i32 3192, i32 -1036976127, i32 3192, i32 -1053687807, i32 3192, i32 -1070399487, i32 3192, i32 70516737, i32 3192, i32 53805057, i32 3192, i32 37093377, i32 3192, i32 20381697, i32 3192, i32 3670017, i32 3192, i32 3735553, i32 3192, i32 3801089, i32 3192, i32 3866625, i32 3192, i32 3932161, i32 3192, i32 3997697, i32 3192, i32 4063233, i32 3192, i32 4128769, i32 3192, i32 1862279169, i32 3192, i32 1862344705, i32 3192, i32 1862410241, i32 3192, i32 1862475777, i32 3192, i32 1862541313, i32 3192, i32 1862606849, i32 3192, i32 1862672385, i32 3192, i32 1862737921, i32 3192, i32 1862803457, i32 3192, i32 1862868993, i32 3192, i32 1862934529, i32 3192, i32 1863000065, i32 3192, i32 1863065601, i32 3192, i32 1863131137, i32 3192, i32 1863196673, i32 3192, i32 1863262209, i32 3192, i32 1863327745, i32 3192, i32 1863393281, i32 3192, i32 1863458817, i32 3192, i32 1863524353, i32 3192, i32 1863589889, i32 3192, i32 1863655425, i32 3192, i32 1863720961, i32 3192, i32 1863786497, i32 3192, i32 1863852033, i32 3192, i32 1863917569, i32 3192, i32 1863983105, i32 3192, i32 1864048641, i32 3192, i32 1864114177, i32 3192, i32 1864179713, i32 3192, i32 1864245249, i32 3192, i32 1864310785, i32 3192, i32 1864376321, i32 3192, i32 1864441857, i32 3192, i32 1864507393, i32 3192, i32 1864572929, i32 3192, i32 1847861249, i32 3192, i32 1831149569, i32 3192, i32 1814437889, i32 3192, i32 1797726209, i32 3192, i32 1781014529, i32 3192, i32 1764302849, i32 3192, i32 1261051905, i32 3192, i32 1244340225, i32 3192, i32 1227628545, i32 3192, i32 1210916865, i32 3192, i32 1194205185, i32 3192, i32 1177493505, i32 3192, i32 1160781825, i32 3192, i32 1144070145, i32 3192, i32 1127358465, i32 3192, i32 1110646785, i32 3192, i32 1093935105, i32 3192, i32 1077223425, i32 3192, i32 37101569, i32 3192, i32 20389889, i32 3192, i32 3678209, i32 3192, i32 3743745, i32 3192, i32 3809281, i32 3192, i32 3874817, i32 3192, i32 3940353, i32 3192, i32 4005889, i32 3192, i32 4071425, i32 3192, i32 4136961, i32 3192, i32 2130718977, i32 3192, i32 2130784513, i32 3192, i32 2130850049, i32 3192, i32 2130915585, i32 3192, i32 2130981121, i32 3192, i32 2131046657, i32 3192, i32 2131112193, i32 3192, i32 2131177729, i32 3192, i32 2114466049, i32 3192, i32 2097754369, i32 3192, i32 2081042689, i32 3192, i32 2064331009, i32 3192, i32 2047619329, i32 3192, i32 2030907649, i32 3192, i32 2014195969, i32 3192, i32 1997484289, i32 3192, i32 1980772609, i32 3192, i32 1964060929, i32 3192, i32 1947349249, i32 3192, i32 1930637569, i32 3192, i32 1913925889, i32 3192, i32 1897214209, i32 3192, i32 1880502529, i32 3192, i32 1863790849, i32 3192, i32 1847079169, i32 3192, i32 1830367489, i32 3192, i32 1813655809, i32 3192, i32 1796944129, i32 3192, i32 1780232449, i32 3192, i32 1763520769, i32 3192, i32 1746809089, i32 3192, i32 1260335361, i32 3192, i32 1243623681, i32 3192, i32 1226912001, i32 3192, i32 1210200321, i32 3192, i32 1193488641, i32 3192, i32 1176776961, i32 3192, i32 1160065281, i32 3192, i32 1143353601, i32 3192, i32 1126641921, i32 3192, i32 1109930241, i32 3192, i32 1093218561, i32 3192, i32 1076506881, i32 3192, i32 36385025, i32 3192, i32 19673345, i32 3192, i32 2961665, i32 3192, i32 3027201, i32 3192, i32 3092737, i32 3192, i32 3158273, i32 3192, i32 3223809, i32 3192, i32 3289345, i32 3192, i32 3354881, i32 3192, i32 3420417, i32 3192, i32 3485953, i32 3192, i32 3551489, i32 3192, i32 3617025, i32 3192, i32 3682561, i32 3192, i32 3748097, i32 3192, i32 3813633, i32 3192, i32 3879169, i32 3192, i32 3944705, i32 3192, i32 4010241, i32 3192, i32 4075777, i32 3192, i32 4141313, i32 3192, i32 -29347583, i32 3192, i32 -46059263, i32 3192, i32 -62770943, i32 3192, i32 -79482623, i32 3192, i32 -96194303, i32 3192, i32 -112905983, i32 3192, i32 -129617663, i32 3192, i32 -146329343, i32 3192, i32 -163041023, i32 3192, i32 -179752703, i32 3192, i32 -196464383, i32 3192, i32 -213176063, i32 3192, i32 -229887743, i32 3192, i32 -246599423, i32 3192, i32 -263311103, i32 3192, i32 -280022783, i32 3192, i32 -296734463, i32 3192, i32 -313446143, i32 3192, i32 -330157823, i32 3192, i32 -346869503, i32 3192, i32 -363581183, i32 3192, i32 -380292863, i32 3192, i32 -397004543, i32 3192, i32 -413716223, i32 3192, i32 -430427903, i32 3192, i32 -447139583, i32 3192, i32 -463851263, i32 3192, i32 -480562943, i32 3192, i32 -497274623, i32 3192, i32 -513986303, i32 3192, i32 -530697983, i32 3192, i32 -2040581887, i32 3192, i32 -2057293567, i32 3192, i32 -2074005247, i32 3192, i32 -2090716927, i32 3192, i32 -2107428607, i32 3192, i32 -2124140287, i32 3192, i32 -2140851967, i32 3192, i32 -2140786431, i32 3192, i32 -2140720895, i32 3192, i32 -2140655359, i32 3192, i32 -2140589823, i32 3192, i32 -2140524287, i32 3192, i32 -2140458751, i32 3192, i32 -2140393215, i32 3192, i32 -2140327679, i32 3192, i32 -2140262143, i32 3192, i32 -2140196607, i32 3192, i32 -2140131071, i32 3192, i32 -2140065535, i32 3192, i32 -2139999999, i32 3192, i32 -2139934463, i32 3192, i32 -2139868927, i32 3192, i32 -2139803391, i32 3192, i32 -2139737855, i32 3192, i32 -2139672319, i32 3192, i32 -2139606783, i32 3192, i32 -2139541247, i32 3192, i32 -2139475711, i32 3192, i32 -2139410175, i32 3192, i32 -2139344639, i32 3192, i32 -2139279103, i32 3192, i32 -2139213567, i32 3192, i32 -2139148031, i32 3192, i32 -281010175, i32 3192, i32 -280944639, i32 3192, i32 -280879103, i32 3192, i32 -280813567, i32 3192, i32 -280748031, i32 3192, i32 -280682495, i32 3192, i32 -280616959, i32 3192, i32 -280551423, i32 3192, i32 -280485887, i32 3192, i32 -280420351, i32 3192, i32 -280354815, i32 3192, i32 -280289279, i32 3192, i32 -280223743, i32 3192, i32 -280158207, i32 3192, i32 -280092671, i32 3192, i32 -280027135, i32 3192, i32 -279961599, i32 3192, i32 -279896063, i32 3192, i32 -279830527, i32 3192, i32 -279764991, i32 3192, i32 -279699455, i32 3192, i32 -279633919, i32 3192, i32 -279568383, i32 3192, i32 -279502847, i32 3192, i32 -279437311, i32 3192, i32 -279371775, i32 3192, i32 -279306239, i32 3192, i32 -279240703, i32 3192, i32 -279175167, i32 3192, i32 -279109631, i32 3192, i32 -279044095, i32 3192, i32 -278978559, i32 3192, i32 -278913023, i32 3192, i32 -295624703, i32 3192, i32 -312336383, i32 3192, i32 -329048063, i32 3192, i32 -345759743, i32 3192, i32 -362471423, i32 3192, i32 -379183103, i32 3192, i32 -395894783, i32 3192, i32 -882368511, i32 3192, i32 -899080191, i32 3192, i32 -915791871, i32 3192, i32 -932503551, i32 3192, i32 -949215231, i32 3192, i32 -965926911, i32 3192, i32 -982638591, i32 3192, i32 -999350271, i32 3192, i32 -1016061951, i32 3192, i32 -1032773631, i32 3192, i32 -1049485311, i32 3192, i32 -1066196991, i32 3192, i32 -2106318847, i32 3192, i32 -2123030527, i32 3192, i32 -2139742207, i32 3192, i32 -2139676671, i32 3192, i32 -2139611135, i32 3192, i32 -2139545599, i32 3192, i32 -2139480063, i32 3192, i32 -2139414527, i32 3192, i32 -2139348991, i32 3192, i32 -2139283455, i32 3192, i32 -2139217919, i32 3192, i32 -2139152383, i32 3192, i32 -100658943, i32 3192, i32 -117370623, i32 3192, i32 -134082303, i32 3192, i32 -150793983, i32 3192, i32 -167505663, i32 3192, i32 -184217343, i32 3192, i32 -200929023, i32 3192, i32 -687402751, i32 3192, i32 -704114431, i32 3192, i32 -720826111, i32 3192, i32 -737537791, i32 3192, i32 -1760882431, i32 3192, i32 -1777594111, i32 3192, i32 -1794305791, i32 3192, i32 -1811017471, i32 3192, i32 -1827729151, i32 3192, i32 -1844440831, i32 3192, i32 -1861152511, i32 3192, i32 -1877864191, i32 3192, i32 -1894575871, i32 3192, i32 -1911287551, i32 3192, i32 -1927999231, i32 3192, i32 -1944710911, i32 3192, i32 -1961422591, i32 3192, i32 -1978134271, i32 3192, i32 -1994845951, i32 3192, i32 -2011557631, i32 3192, i32 -2028269311, i32 3192, i32 -2044980991, i32 3192, i32 -2061692671, i32 3192, i32 -2078404351, i32 3192, i32 -2095116031, i32 3192, i32 -2111827711, i32 3192, i32 -2128539391, i32 3192, i32 -2145251071, i32 3192, i32 1126371585, i32 3192, i32 1109659905, i32 3192, i32 1092948225, i32 3192, i32 69603585, i32 3192, i32 52891905, i32 3192, i32 36180225, i32 3192, i32 19468545, i32 3192, i32 2756865, i32 3192, i32 -1003810815, i32 3192, i32 -1020522495, i32 3192, i32 -1037234175, i32 3192, i32 -1053945855, i32 3192, i32 -1070657535, i32 3192, i32 -2060447743, i32 3192, i32 -2077159423, i32 3192, i32 -2093871103, i32 3192, i32 -2110582783, i32 3192, i32 -2127294463, i32 3192, i32 -2144006143, i32 3192, i32 87429121, i32 3192, i32 70717441, i32 3192, i32 54005761, i32 3192, i32 37294081, i32 3192, i32 20582401, i32 3192, i32 3870721, i32 3192, i32 3936257, i32 3192, i32 4001793, i32 3192, i32 4067329, i32 3192, i32 4132865, i32 3152, i32 1767191586, i32 3152, i32 1767191584], [784 x i8] zeroinitializer }, align 32
@rtw8723d_agc_tbl = dso_local constant { %struct.rtw_table, [44 x i8] } { %struct.rtw_table { ptr @rtw8723d_agc, i32 772, ptr @rtw_parse_tbl_phy_cond, ptr @rtw_phy_cfg_agc, i32 0 }, [44 x i8] zeroinitializer }, align 32
@rtw8723d_bb = internal constant { [446 x i32], [424 x i8] } { [446 x i32] [i32 2048, i32 -2147193856, i32 2052, i32 3, i32 2056, i32 64512, i32 2060, i32 10, i32 2064, i32 268440369, i32 2068, i32 34356496, i32 2072, i32 2098053, i32 2076, i32 0, i32 2080, i32 16777472, i32 2084, i32 3736068, i32 2088, i32 0, i32 2092, i32 0, i32 2096, i32 0, i32 2100, i32 0, i32 2104, i32 0, i32 2108, i32 0, i32 2112, i32 65536, i32 2116, i32 0, i32 2120, i32 0, i32 2124, i32 0, i32 2128, i32 0, i32 2132, i32 0, i32 2136, i32 1452937641, i32 2140, i32 16777236, i32 2144, i32 1727398160, i32 2148, i32 1176438337, i32 2152, i32 0, i32 2156, i32 656877312, i32 2160, i32 117441632, i32 2164, i32 620773376, i32 2168, i32 2056, i32 2172, i32 5177857, i32 2176, i32 -1308611054, i32 2180, i32 7, i32 2184, i32 0, i32 2188, i32 -859832128, i32 2192, i32 2048, i32 2196, i32 -2, i32 2200, i32 1076895760, i32 2204, i32 7364688, i32 2304, i32 0, i32 2308, i32 35, i32 2312, i32 0, i32 2316, i32 -2129522415, i32 2320, i32 1026, i32 2324, i32 768, i32 2336, i32 415641996, i32 2340, i32 396, i32 2376, i32 -1728053248, i32 2380, i32 16, i32 2384, i32 14336, i32 2388, i32 1513619456, i32 2392, i32 1271322746, i32 2396, i32 82549625, i32 2412, i32 3, i32 2416, i32 0, i32 2420, i32 0, i32 2424, i32 0, i32 2428, i32 318767104, i32 2432, i32 0, i32 2560, i32 13649608, i32 2564, i32 -2130739188, i32 2568, i32 -1937538304, i32 2572, i32 773853199, i32 2576, i32 -1795114120, i32 2580, i32 286576680, i32 2584, i32 8917271, i32 2588, i32 -1995174144, i32 2592, i32 -399769599, i32 2596, i32 1689783324, i32 2600, i32 34832, i32 2604, i32 13828096, i32 2672, i32 270515968, i32 2676, i32 7, i32 2680, i32 35072, i32 2684, i32 576390662, i32 2688, i32 562100852, i32 2692, i32 2097152, i32 2696, i32 67895296, i32 2700, i32 305419896, i32 2704, i32 -1412567296, i32 2708, i32 1776521, i32 2712, i32 0, i32 2716, i32 131072, i32 2720, i32 0, i32 2724, i32 12, i32 2728, i32 -904921080, i32 2732, i32 19093095, i32 2736, i32 0, i32 2740, i32 538973186, i32 2860, i32 0, i32 3072, i32 1208425792, i32 3076, i32 60839441, i32 3080, i32 228, i32 3084, i32 1819044972, i32 3088, i32 679477248, i32 3092, i32 1073742080, i32 3096, i32 142606336, i32 3100, i32 1073742080, i32 3104, i32 0, i32 3108, i32 0, i32 3112, i32 0, i32 3116, i32 0, i32 3120, i32 1776921672, i32 3124, i32 822083648, i32 3128, i32 560496768, i32 3132, i32 5844, i32 3136, i32 527974463, i32 3140, i32 65590, i32 3144, i32 -335412985, i32 3148, i32 8323967, i32 3152, i32 1767191584, i32 3156, i32 1136394388, i32 3160, i32 88425, i32 3164, i32 3212434, i32 3168, i32 2624000, i32 3172, i32 1897038987, i32 3176, i32 1203795199, i32 3180, i32 54, i32 3184, i32 746520589, i32 3188, i32 33947867, i32 3192, i32 31, i32 3196, i32 12129810, i32 3200, i32 956301540, i32 3204, i32 569769984, i32 3208, i32 1073742080, i32 3212, i32 538968064, i32 3216, i32 595233, i32 3220, i32 0, i32 3224, i32 1185824, i32 3228, i32 32639, i32 3232, i32 73728, i32 3236, i32 -2147483488, i32 3240, i32 -2065250810, i32 3244, i32 96, i32 3248, i32 0, i32 3252, i32 0, i32 3256, i32 0, i32 3260, i32 671088640, i32 3264, i32 1090512, i32 3268, i32 3965, i32 3272, i32 279254, i32 3276, i32 0, i32 3280, i32 456, i32 3284, i32 1867776, i32 3288, i32 256, i32 3292, i32 1074790400, i32 3296, i32 2236960, i32 3300, i32 536870912, i32 3304, i32 929317634, i32 3308, i32 798479372, i32 3328, i32 198464, i32 3332, i32 1073873921, i32 3336, i32 36991, i32 3340, i32 536936961, i32 3344, i32 -1604111565, i32 3348, i32 859028563, i32 3352, i32 2056215407, i32 3372, i32 -862480011, i32 3376, i32 0, i32 3380, i32 1080066048, i32 3384, i32 -2013265920, i32 3388, i32 -1072532669, i32 3392, i32 0, i32 3396, i32 0, i32 3400, i32 0, i32 3404, i32 0, i32 3408, i32 56, i32 3412, i32 0, i32 3416, i32 642, i32 3420, i32 805511268, i32 3424, i32 1179901544, i32 3428, i32 72452668, i32 3432, i32 8449, i32 3584, i32 757935405, i32 3588, i32 757935405, i32 3592, i32 59778861, i32 3600, i32 757935405, i32 3604, i32 757935405, i32 3608, i32 757935405, i32 3612, i32 757935405, i32 3624, i32 0, i32 3632, i32 268491807, i32 3636, i32 268471327, i32 3640, i32 34865410, i32 3644, i32 1746273474, i32 3648, i32 16808960, i32 3652, i32 16795648, i32 3656, i32 -83886080, i32 3660, i32 10449, i32 3664, i32 268491807, i32 3668, i32 268471327, i32 3672, i32 34865410, i32 3676, i32 672533765, i32 3680, i32 8, i32 3688, i32 1779108, i32 3692, i32 29360148, i32 3696, i32 29360150, i32 3700, i32 33554452, i32 3704, i32 33554452, i32 3708, i32 33554452, i32 3712, i32 33554452, i32 3716, i32 29360148, i32 3720, i32 33554452, i32 3724, i32 29360148, i32 3792, i32 29360148, i32 3796, i32 29360148, i32 3800, i32 29360148, i32 3804, i32 20, i32 3808, i32 20, i32 3816, i32 559240264, i32 3820, i32 62914580, i32 3860, i32 3, i32 3840, i32 1049344, i32 3848, i32 32779, i32 3852, i32 61447, i32 3856, i32 42119, i32 3868, i32 -2147483548, i32 3896, i32 196949, i32 3900, i32 58, i32 3916, i32 318767104, i32 3920, i32 0, i32 3864, i32 0], [424 x i8] zeroinitializer }, align 32
@rtw8723d_bb_tbl = dso_local constant { %struct.rtw_table, [44 x i8] } { %struct.rtw_table { ptr @rtw8723d_bb, i32 446, ptr @rtw_parse_tbl_phy_cond, ptr @rtw_phy_cfg_bb, i32 0 }, [44 x i8] zeroinitializer }, align 32
@rtw8723d_bb_pg = internal constant { [6 x %struct.rtw_phy_pg_cfg_pair], [48 x i8] } { [6 x %struct.rtw_phy_pg_cfg_pair] [%struct.rtw_phy_pg_cfg_pair { i32 0, i32 0, i32 0, i32 3592, i32 65280, i32 12800 }, %struct.rtw_phy_pg_cfg_pair { i32 0, i32 0, i32 0, i32 2156, i32 -256, i32 842150400 }, %struct.rtw_phy_pg_cfg_pair { i32 0, i32 0, i32 0, i32 3584, i32 -1, i32 842282036 }, %struct.rtw_phy_pg_cfg_pair { i32 0, i32 0, i32 0, i32 3588, i32 -1, i32 674246706 }, %struct.rtw_phy_pg_cfg_pair { i32 0, i32 0, i32 0, i32 3600, i32 -1, i32 808596020 }, %struct.rtw_phy_pg_cfg_pair { i32 0, i32 0, i32 0, i32 3604, i32 -1, i32 640165936 }], [48 x i8] zeroinitializer }, align 32
@rtw8723d_bb_pg_tbl = dso_local constant { %struct.rtw_table, [44 x i8] } { %struct.rtw_table { ptr @rtw8723d_bb_pg, i32 6, ptr @rtw_parse_tbl_bb_pg, ptr null, i32 0 }, [44 x i8] zeroinitializer }, align 32
@rtw8723d_rf_a = internal constant { [360 x i32], [352 x i8] } { [360 x i32] [i32 80, i32 114688, i32 73, i32 305664, i32 0, i32 65536, i32 177, i32 345459, i32 180, i32 329899, i32 183, i32 83847, i32 184, i32 25803, i32 27, i32 473664, i32 81, i32 232623, i32 82, i32 1035427, i32 83, i32 593720, i32 84, i32 69763, i32 87, i32 851968, i32 141, i32 2586, i32 130, i32 535212, i32 142, i32 485696, i32 143, i32 558080, i32 97, i32 232623, i32 98, i32 1035427, i32 99, i32 593720, i32 100, i32 69763, i32 103, i32 851968, i32 146, i32 535212, i32 239, i32 1024, i32 48, i32 2250, i32 48, i32 6346, i32 48, i32 10442, i32 48, i32 14538, i32 239, i32 0, i32 238, i32 1024, i32 48, i32 2250, i32 48, i32 6346, i32 48, i32 10442, i32 48, i32 14538, i32 238, i32 0, i32 239, i32 256, i32 51, i32 0, i32 63, i32 52387, i32 51, i32 1, i32 63, i32 52387, i32 51, i32 2, i32 63, i32 52387, i32 51, i32 3, i32 63, i32 52387, i32 51, i32 4, i32 63, i32 52387, i32 51, i32 5, i32 63, i32 52387, i32 51, i32 6, i32 63, i32 52387, i32 51, i32 7, i32 63, i32 52387, i32 239, i32 0, i32 238, i32 256, i32 51, i32 0, i32 63, i32 52387, i32 51, i32 1, i32 63, i32 52387, i32 51, i32 2, i32 63, i32 52387, i32 51, i32 3, i32 63, i32 52387, i32 51, i32 4, i32 63, i32 52387, i32 51, i32 5, i32 63, i32 52387, i32 51, i32 6, i32 63, i32 52387, i32 51, i32 7, i32 63, i32 52387, i32 238, i32 0, i32 239, i32 2048, i32 48, i32 45, i32 48, i32 4652, i32 48, i32 8751, i32 48, i32 12908, i32 48, i32 18027, i32 48, i32 22126, i32 48, i32 26347, i32 48, i32 30700, i32 48, i32 34799, i32 48, i32 38898, i32 48, i32 42997, i32 239, i32 0, i32 238, i32 2048, i32 48, i32 1, i32 48, i32 4113, i32 48, i32 8209, i32 48, i32 12307, i32 48, i32 16435, i32 48, i32 20531, i32 48, i32 24631, i32 48, i32 28735, i32 48, i32 32831, i32 48, i32 36927, i32 48, i32 41023, i32 238, i32 0, i32 130, i32 539532, i32 237, i32 8, i32 48, i32 12534, i32 48, i32 8196, i32 48, i32 4342, i32 48, i32 246, i32 237, i32 0, i32 146, i32 539532, i32 236, i32 8, i32 48, i32 12534, i32 48, i32 8196, i32 48, i32 4342, i32 48, i32 246, i32 236, i32 0, i32 239, i32 65536, i32 48, i32 114972, i32 48, i32 98804, i32 48, i32 82184, i32 48, i32 66020, i32 48, i32 49436, i32 48, i32 33268, i32 48, i32 16648, i32 48, i32 484, i32 239, i32 0, i32 238, i32 65536, i32 48, i32 114972, i32 48, i32 98804, i32 48, i32 82184, i32 48, i32 66020, i32 48, i32 49436, i32 48, i32 33268, i32 48, i32 16648, i32 48, i32 484, i32 238, i32 0, i32 239, i32 524288, i32 51, i32 7, i32 62, i32 95, i32 63, i32 737243, i32 51, i32 4, i32 62, i32 93, i32 63, i32 786400, i32 51, i32 5, i32 62, i32 93, i32 63, i32 1032142, i32 51, i32 6, i32 62, i32 95, i32 63, i32 688123, i32 239, i32 0, i32 238, i32 2, i32 48, i32 1, i32 48, i32 8193, i32 48, i32 16385, i32 48, i32 28673, i32 48, i32 24577, i32 48, i32 131073, i32 48, i32 139265, i32 48, i32 147457, i32 48, i32 159745, i32 48, i32 155649, i32 48, i32 212993, i32 48, i32 225281, i32 48, i32 221185, i32 48, i32 32768, i32 48, i32 40960, i32 48, i32 49152, i32 -2097151744, i32 0, i32 1073741824, i32 0, i32 48, i32 57380, i32 -1610612736, i32 0, i32 48, i32 57344, i32 -1342177280, i32 0, i32 48, i32 114688, i32 48, i32 122880, i32 238, i32 0, i32 238, i32 131072, i32 239, i32 131072, i32 48, i32 3957, i32 48, i32 12117, i32 48, i32 16245, i32 238, i32 0, i32 239, i32 0, i32 24, i32 33793, i32 4094, i32 0], [352 x i8] zeroinitializer }, align 32
@rtw8723d_rf_a_tbl = dso_local constant { %struct.rtw_table, [44 x i8] } { %struct.rtw_table { ptr @rtw8723d_rf_a, i32 360, ptr @rtw_parse_tbl_phy_cond, ptr @rtw_phy_cfg_rf, i32 0 }, [44 x i8] zeroinitializer }, align 32
@rtw8723d_txpwr_lmt = internal constant { [252 x %struct.rtw_txpwr_lmt_cfg_pair], [376 x i8] } { [252 x %struct.rtw_txpwr_lmt_cfg_pair] [%struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 1, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 1, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 1, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 2, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 2, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 2, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 3, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 3, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 3, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 4, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 4, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 4, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 5, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 5, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 5, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 6, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 6, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 6, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 7, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 7, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 7, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 8, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 8, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 8, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 9, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 9, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 9, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 10, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 10, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 10, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 11, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 11, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 11, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 12, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 12, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 12, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 13, i8 17 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 13, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 13, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 0, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 0, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 0, i8 14, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 1, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 1, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 1, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 2, i8 28 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 2, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 2, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 3, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 3, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 3, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 4, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 4, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 4, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 5, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 5, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 5, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 6, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 6, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 6, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 7, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 7, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 7, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 8, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 8, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 8, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 9, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 9, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 9, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 10, i8 28 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 10, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 10, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 11, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 11, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 11, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 12, i8 24 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 12, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 12, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 13, i8 14 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 13, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 13, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 1, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 1, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 1, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 1, i8 24 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 1, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 1, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 2, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 2, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 2, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 3, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 3, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 3, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 4, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 4, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 4, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 5, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 5, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 5, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 6, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 6, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 6, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 7, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 7, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 7, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 8, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 8, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 8, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 9, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 9, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 9, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 10, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 10, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 10, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 11, i8 24 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 11, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 11, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 12, i8 23 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 12, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 12, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 13, i8 13 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 13, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 13, i8 31 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 2, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 2, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 2, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 1, i8 28 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 1, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 1, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 2, i8 28 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 2, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 2, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 3, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 3, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 3, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 4, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 4, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 4, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 5, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 5, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 5, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 6, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 6, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 6, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 7, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 7, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 7, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 8, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 8, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 8, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 9, i8 28 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 9, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 9, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 10, i8 28 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 10, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 10, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 11, i8 28 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 11, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 11, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 12, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 12, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 12, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 13, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 13, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 13, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 0, i8 3, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 0, i8 3, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 0, i8 3, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 1, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 1, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 1, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 2, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 2, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 2, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 3, i8 24 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 3, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 3, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 4, i8 24 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 4, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 4, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 5, i8 24 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 5, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 5, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 6, i8 24 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 6, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 6, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 7, i8 24 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 7, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 7, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 8, i8 24 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 8, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 8, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 9, i8 24 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 9, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 9, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 10, i8 22 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 10, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 10, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 11, i8 20 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 11, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 11, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 12, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 12, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 12, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 13, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 13, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 13, i8 30 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 2, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 2, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 2, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 1, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 1, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 1, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 2, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 2, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 2, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 3, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 3, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 3, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 4, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 4, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 4, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 5, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 5, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 5, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 6, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 6, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 6, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 7, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 7, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 7, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 8, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 8, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 8, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 9, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 9, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 9, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 10, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 10, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 10, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 11, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 11, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 11, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 12, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 12, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 12, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 13, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 13, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 13, i8 26 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 0, i8 0, i8 1, i8 3, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 2, i8 0, i8 1, i8 3, i8 14, i8 63 }, %struct.rtw_txpwr_lmt_cfg_pair { i8 1, i8 0, i8 1, i8 3, i8 14, i8 63 }], [376 x i8] zeroinitializer }, align 32
@rtw8723d_txpwr_lmt_tbl = dso_local constant { %struct.rtw_table, [44 x i8] } { %struct.rtw_table { ptr @rtw8723d_txpwr_lmt, i32 252, ptr @rtw_parse_tbl_txpwr_lmt, ptr null, i32 0 }, [44 x i8] zeroinitializer }, align 32
@___asan_gen_.1 = private unnamed_addr constant [13 x i8] c"rtw8723d_mac\00", align 1
@___asan_gen_.3 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 9, i32 18 }
@___asan_gen_.4 = private unnamed_addr constant [17 x i8] c"rtw8723d_mac_tbl\00", align 1
@___asan_gen_.6 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 125, i32 1 }
@___asan_gen_.7 = private unnamed_addr constant [13 x i8] c"rtw8723d_agc\00", align 1
@___asan_gen_.9 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 127, i32 18 }
@___asan_gen_.10 = private unnamed_addr constant [17 x i8] c"rtw8723d_agc_tbl\00", align 1
@___asan_gen_.12 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 516, i32 1 }
@___asan_gen_.13 = private unnamed_addr constant [12 x i8] c"rtw8723d_bb\00", align 1
@___asan_gen_.15 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 518, i32 18 }
@___asan_gen_.16 = private unnamed_addr constant [16 x i8] c"rtw8723d_bb_tbl\00", align 1
@___asan_gen_.18 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 744, i32 1 }
@___asan_gen_.19 = private unnamed_addr constant [15 x i8] c"rtw8723d_bb_pg\00", align 1
@___asan_gen_.21 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 746, i32 41 }
@___asan_gen_.22 = private unnamed_addr constant [19 x i8] c"rtw8723d_bb_pg_tbl\00", align 1
@___asan_gen_.24 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 755, i32 1 }
@___asan_gen_.25 = private unnamed_addr constant [14 x i8] c"rtw8723d_rf_a\00", align 1
@___asan_gen_.27 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 757, i32 18 }
@___asan_gen_.28 = private unnamed_addr constant [18 x i8] c"rtw8723d_rf_a_tbl\00", align 1
@___asan_gen_.30 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 939, i32 1 }
@___asan_gen_.31 = private unnamed_addr constant [19 x i8] c"rtw8723d_txpwr_lmt\00", align 1
@___asan_gen_.33 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 941, i32 44 }
@___asan_gen_.34 = private unnamed_addr constant [23 x i8] c"rtw8723d_txpwr_lmt_tbl\00", align 1
@___asan_gen_.35 = private constant [55 x i8] c"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c\00", align 1
@___asan_gen_.36 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.35, i32 1196, i32 1 }
@llvm.compiler.used = appending global [12 x ptr] [ptr @rtw8723d_mac, ptr @rtw8723d_mac_tbl, ptr @rtw8723d_agc, ptr @rtw8723d_agc_tbl, ptr @rtw8723d_bb, ptr @rtw8723d_bb_tbl, ptr @rtw8723d_bb_pg, ptr @rtw8723d_bb_pg_tbl, ptr @rtw8723d_rf_a, ptr @rtw8723d_rf_a_tbl, ptr @rtw8723d_txpwr_lmt, ptr @rtw8723d_txpwr_lmt_tbl], section "llvm.metadata"
@0 = internal global [12 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_mac to i32), i32 904, i32 1152, i32 ptrtoint (ptr @___asan_gen_.1 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_mac_tbl to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.4 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.6 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_agc to i32), i32 3088, i32 3872, i32 ptrtoint (ptr @___asan_gen_.7 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.9 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_agc_tbl to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.10 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.12 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_bb to i32), i32 1784, i32 2208, i32 ptrtoint (ptr @___asan_gen_.13 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.15 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_bb_tbl to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.16 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.18 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_bb_pg to i32), i32 144, i32 192, i32 ptrtoint (ptr @___asan_gen_.19 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_bb_pg_tbl to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.22 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.24 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_rf_a to i32), i32 1440, i32 1792, i32 ptrtoint (ptr @___asan_gen_.25 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.27 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_rf_a_tbl to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.30 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_txpwr_lmt to i32), i32 1512, i32 1888, i32 ptrtoint (ptr @___asan_gen_.31 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.33 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rtw8723d_txpwr_lmt_tbl to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.34 to i32), i32 ptrtoint (ptr @___asan_gen_.35 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.36 to i32), i32 0 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: null_pointer_is_valid
declare dso_local void @rtw_parse_tbl_phy_cond(ptr noundef, ptr noundef) #0

; Function Attrs: null_pointer_is_valid
declare dso_local void @rtw_phy_cfg_mac(ptr noundef, ptr noundef, i32 noundef, i32 noundef) #0

; Function Attrs: null_pointer_is_valid
declare dso_local void @rtw_phy_cfg_agc(ptr noundef, ptr noundef, i32 noundef, i32 noundef) #0

; Function Attrs: null_pointer_is_valid
declare dso_local void @rtw_phy_cfg_bb(ptr noundef, ptr noundef, i32 noundef, i32 noundef) #0

; Function Attrs: null_pointer_is_valid
declare dso_local void @rtw_parse_tbl_bb_pg(ptr noundef, ptr noundef) #0

; Function Attrs: null_pointer_is_valid
declare dso_local void @rtw_phy_cfg_rf(ptr noundef, ptr noundef, i32 noundef, i32 noundef) #0

; Function Attrs: null_pointer_is_valid
declare dso_local void @rtw_parse_tbl_txpwr_lmt(ptr noundef, ptr noundef) #0

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #1 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 12)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #1 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 12)
  ret void
}

attributes #0 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #1 = { nounwind uwtable(sync) "frame-pointer"="all" }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !22}
!llvm.module.flags = !{!24, !25, !26, !27, !28, !29, !30, !31}
!llvm.ident = !{!32}

!0 = !{ptr @rtw8723d_mac_tbl, !1, !"rtw8723d_mac_tbl", i1 false, i1 false}
!1 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 125, i32 1}
!2 = !{ptr @rtw8723d_agc_tbl, !3, !"rtw8723d_agc_tbl", i1 false, i1 false}
!3 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 516, i32 1}
!4 = !{ptr @rtw8723d_bb_tbl, !5, !"rtw8723d_bb_tbl", i1 false, i1 false}
!5 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 744, i32 1}
!6 = !{ptr @rtw8723d_bb_pg_tbl, !7, !"rtw8723d_bb_pg_tbl", i1 false, i1 false}
!7 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 755, i32 1}
!8 = !{ptr @rtw8723d_rf_a_tbl, !9, !"rtw8723d_rf_a_tbl", i1 false, i1 false}
!9 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 939, i32 1}
!10 = !{ptr @rtw8723d_txpwr_lmt_tbl, !11, !"rtw8723d_txpwr_lmt_tbl", i1 false, i1 false}
!11 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 1196, i32 1}
!12 = !{ptr @rtw8723d_mac, !13, !"rtw8723d_mac", i1 false, i1 false}
!13 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 9, i32 18}
!14 = !{ptr @rtw8723d_agc, !15, !"rtw8723d_agc", i1 false, i1 false}
!15 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 127, i32 18}
!16 = !{ptr @rtw8723d_bb, !17, !"rtw8723d_bb", i1 false, i1 false}
!17 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 518, i32 18}
!18 = !{ptr @rtw8723d_bb_pg, !19, !"rtw8723d_bb_pg", i1 false, i1 false}
!19 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 746, i32 41}
!20 = !{ptr @rtw8723d_rf_a, !21, !"rtw8723d_rf_a", i1 false, i1 false}
!21 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 757, i32 18}
!22 = !{ptr @rtw8723d_txpwr_lmt, !23, !"rtw8723d_txpwr_lmt", i1 false, i1 false}
!23 = !{!"../drivers/net/wireless/realtek/rtw88/rtw8723d_table.c", i32 941, i32 44}
!24 = !{i32 1, !"wchar_size", i32 2}
!25 = !{i32 1, !"min_enum_size", i32 4}
!26 = !{i32 8, !"branch-target-enforcement", i32 0}
!27 = !{i32 8, !"sign-return-address", i32 0}
!28 = !{i32 8, !"sign-return-address-all", i32 0}
!29 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!30 = !{i32 7, !"uwtable", i32 1}
!31 = !{i32 7, !"frame-pointer", i32 2}
!32 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
