# 4bitCounterParLoad

A 4bit Binary Counter with Parallel Load including a clock divider, a BCD decoder and a 7 segment display.

## Information

This is a VHDL project for DSD-I1* a Cyclone IV FPGA made in Quartus 18.1 and is based in the example of [pjbal](https://github.com/pjbal/DSD_LAB4).

**Diagram**:  
![Diagram](./4bitCounterParLoad.jpg)

**Behavioral VHDL code**: nbit_syncCount_parLoad.vhd  
**Testbench VHDL code**: nbit_syncCount_parLoad_tb.vhd  

**Modelsim**:  
![Modelsim](./4bitCounterParLoad_modelsim.jpg)

**FPGA**:  
![FPGA](./4bitCounterParLoad_fpga.jpg)

*Note: DSD-i1: A Mixed Functionality Development Board Geared Towards Digital Systems Design Education [DOI:10.1109/DSD.2019.00032](https://www.researchgate.net/deref/http%3A%2F%2Fdx.doi.org%2F10.1109%2FDSD.2019.00032?_sg%5B0%5D=v-cnN-1Q246lx6ZElyyd_L2GLjVH2cDblXKnupqF6zBTWGsRmigTw_ho2UEIExompd-pfg1aXKe2HxtKhm8yTj_qKA.RFCrYuolSv1xRRtksL0NU8xa-sfrV6ZTsQm8Z6Ge2xh6ypvMKM0sHAtBECzdcRJoFOjJpYWyh5DrIrnMCZrsYA)

## Licence

Copyright (c) 2019 Stavros Kalapothas (aka Stevaras) <stavros@ubinet.gr>.
It is free software, and may be redistributed under the terms of the GNU Licence.