// Seed: 1402263756
program module_0;
  id_1(
      id_2
  );
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  final begin : LABEL_0
    id_3 <= id_1;
    id_3 = id_2;
  end
  time id_4 = id_1;
  module_0 modCall_1 ();
  if (id_2) wire id_5, id_6;
  else
    always
      id_3#(
          .id_5(-1),
          .id_1(1),
          .id_4(-1),
          .id_5(1)
      ) = -1;
endmodule
