
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 4.18

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.85 source latency core.CPU_Dmem_value_a5[1][18]$_SDFFE_PP0P_/CLK ^
  -0.82 target latency core.CPU_dmem_rd_data_a5[18]$_DFF_P_/CLK ^
   0.52 clock uncertainty
   0.00 CRPR
--------------
   0.55 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_rd_a2[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_rd_a3[3]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_7_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.11    0.13    0.28    0.65 ^ clkbuf_4_7_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7_0_CLK (net)
                  0.13    0.00    0.66 ^ clkbuf_leaf_41_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.18    0.83 ^ clkbuf_leaf_41_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_41_CLK (net)
                  0.06    0.00    0.83 ^ core.CPU_rd_a2[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.04    0.31    1.14 ^ core.CPU_rd_a2[3]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_rd_a2[3] (net)
                  0.04    0.00    1.14 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.54    1.68 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net116 (net)
                  0.06    0.00    1.68 ^ core.CPU_rd_a3[3]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.68   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29    0.66 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.66 ^ clkbuf_leaf_57_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.07    0.18    0.84 ^ clkbuf_leaf_57_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_57_CLK (net)
                  0.07    0.00    0.84 ^ core.CPU_rd_a3[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.83    1.67   clock uncertainty
                          0.00    1.67   clock reconvergence pessimism
                         -0.03    1.64   library hold time
                                  1.64   data required time
-----------------------------------------------------------------------------
                                  1.64   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29    0.66 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.66 ^ clkbuf_leaf_56_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.05    0.07    0.18    0.84 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_56_CLK (net)
                  0.07    0.00    0.84 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.18    0.41    1.26 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.18    0.00    1.26 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.49    1.38    1.05    2.30 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.38    0.05    2.36 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.47    0.57    0.58    2.93 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.58    0.06    2.99 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.35    0.45    3.44 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.35    0.00    3.44 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.02    0.15    0.14    3.58 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.15    0.00    3.58 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.78    0.68    4.26 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.78    0.00    4.26 ^ _08969_/A (sky130_fd_sc_hd__nand2_8)
    49    0.30    0.46    0.51    4.78 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03467_ (net)
                  0.46    0.01    4.78 v _09006_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.19    0.27    5.06 ^ _09006_/Y (sky130_fd_sc_hd__nor2_1)
                                         _03492_ (net)
                  0.19    0.00    5.06 ^ _09007_/B1 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.15    0.10    5.16 v _09007_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03493_ (net)
                  0.15    0.00    5.16 v hold1669/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.07    0.62    5.77 v hold1669/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1784 (net)
                  0.07    0.00    5.77 v _09008_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.10    0.10    5.88 ^ _09008_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00685_ (net)
                  0.10    0.00    5.88 ^ hold1670/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.07    0.57    6.44 ^ hold1670/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1785 (net)
                  0.07    0.00    6.44 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.44   data arrival time

                         10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock source latency
     1    0.24    0.00    0.00   10.35 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02   10.37 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34   10.71 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01   10.72 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29   11.01 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00   11.01 ^ clkbuf_leaf_56_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.05    0.07    0.18   11.19 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_56_CLK (net)
                  0.07    0.00   11.19 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.52   10.68   clock uncertainty
                          0.00   10.68   clock reconvergence pessimism
                         -0.06   10.62   library setup time
                                 10.62   data required time
-----------------------------------------------------------------------------
                                 10.62   data required time
                                 -6.44   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29    0.66 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.66 ^ clkbuf_leaf_56_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.05    0.07    0.18    0.84 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_56_CLK (net)
                  0.07    0.00    0.84 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.18    0.41    1.26 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.18    0.00    1.26 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.49    1.38    1.05    2.30 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.38    0.05    2.36 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.47    0.57    0.58    2.93 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.58    0.06    2.99 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.35    0.45    3.44 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.35    0.00    3.44 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.02    0.15    0.14    3.58 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.15    0.00    3.58 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.78    0.68    4.26 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.78    0.00    4.26 ^ _08969_/A (sky130_fd_sc_hd__nand2_8)
    49    0.30    0.46    0.51    4.78 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03467_ (net)
                  0.46    0.01    4.78 v _09006_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.19    0.27    5.06 ^ _09006_/Y (sky130_fd_sc_hd__nor2_1)
                                         _03492_ (net)
                  0.19    0.00    5.06 ^ _09007_/B1 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.15    0.10    5.16 v _09007_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03493_ (net)
                  0.15    0.00    5.16 v hold1669/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.07    0.62    5.77 v hold1669/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1784 (net)
                  0.07    0.00    5.77 v _09008_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.10    0.10    5.88 ^ _09008_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00685_ (net)
                  0.10    0.00    5.88 ^ hold1670/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.07    0.57    6.44 ^ hold1670/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1785 (net)
                  0.07    0.00    6.44 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.44   data arrival time

                         10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock source latency
     1    0.24    0.00    0.00   10.35 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02   10.37 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34   10.71 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01   10.72 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.29   11.01 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00   11.01 ^ clkbuf_leaf_56_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.05    0.07    0.18   11.19 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_56_CLK (net)
                  0.07    0.00   11.19 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.52   10.68   clock uncertainty
                          0.00   10.68   clock reconvergence pessimism
                         -0.06   10.62   library setup time
                                 10.62   data required time
-----------------------------------------------------------------------------
                                 10.62   data required time
                                 -6.44   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.10728362947702408

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0715

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.015482235699892044

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7349

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.36    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.66 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.84 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.84 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.41    1.26 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   1.05    2.30 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
   0.63    2.93 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
   0.51    3.44 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
   0.14    3.58 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
   0.68    4.26 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
   0.52    4.78 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
   0.28    5.06 ^ _09006_/Y (sky130_fd_sc_hd__nor2_1)
   0.10    5.16 v _09007_/Y (sky130_fd_sc_hd__a22oi_1)
   0.62    5.77 v hold1669/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.10    5.88 ^ _09008_/Y (sky130_fd_sc_hd__nor2_1)
   0.57    6.44 ^ hold1670/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    6.44 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           6.44   data arrival time

  10.35   10.35   clock clk (rise edge)
   0.00   10.35   clock source latency
   0.00   10.35 ^ pll/CLK (avsdpll)
   0.36   10.71 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30   11.01 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.19   11.19 ^ clkbuf_leaf_56_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   11.19 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.52   10.68   clock uncertainty
   0.00   10.68   clock reconvergence pessimism
  -0.06   10.62   library setup time
          10.62   data required time
---------------------------------------------------------
          10.62   data required time
          -6.44   data arrival time
---------------------------------------------------------
           4.18   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_rd_a2[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_rd_a3[3]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.36    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.65 ^ clkbuf_4_7_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.83 ^ clkbuf_leaf_41_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.83 ^ core.CPU_rd_a2[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.31    1.14 ^ core.CPU_rd_a2[3]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.54    1.68 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    1.68 ^ core.CPU_rd_a3[3]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_4)
           1.68   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.36    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.66 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.84 ^ clkbuf_leaf_57_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.84 ^ core.CPU_rd_a3[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.83    1.67   clock uncertainty
   0.00    1.67   clock reconvergence pessimism
  -0.03    1.64   library hold time
           1.64   data required time
---------------------------------------------------------
           1.64   data required time
          -1.68   data arrival time
---------------------------------------------------------
           0.04   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
6.4430

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
4.1781

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
64.847121

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.39e-03   9.45e-04   1.04e-08   6.33e-03  36.8%
Combinational          1.88e-03   3.82e-03   2.27e-08   5.70e-03  33.1%
Clock                  2.81e-03   2.37e-03   2.18e-09   5.18e-03  30.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e-02   7.14e-03   3.52e-08   1.72e-02 100.0%
                          58.5%      41.5%       0.0%
