[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackedArrayStruct/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 88
LIB: work
FILE: ${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv
n<> u<87> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<87> s<86> l<1:1>
  n<> u<86> t<Source_text> p<87> c<85> l<1:1> el<7:10>
    n<> u<85> t<Description> p<86> c<84> l<1:1> el<7:10>
      n<> u<84> t<Module_declaration> p<85> c<24> l<1:1> el<7:10>
        n<> u<24> t<Module_ansi_header> p<84> c<2> s<53> l<1:1> el<1:35>
          n<module> u<2> t<Module_keyword> p<24> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<24> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<24> s<23> l<1:11> el<1:11>
          n<> u<23> t<Port_declaration_list> p<24> c<22> l<1:11> el<1:34>
            n<> u<22> t<Ansi_port_declaration> p<23> c<20> l<1:12> el<1:33>
              n<> u<20> t<Net_port_header> p<22> c<5> s<21> l<1:12> el<1:31>
                n<> u<5> t<PortDir_Out> p<20> s<19> l<1:12> el<1:18>
                n<> u<19> t<Net_port_type> p<20> c<18> l<1:19> el<1:31>
                  n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<1:19> el<1:31>
                    n<> u<17> t<Data_type> p<18> c<6> l<1:19> el<1:31>
                      n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<1:19> el<1:24>
                      n<> u<16> t<Packed_dimension> p<17> c<15> l<1:25> el<1:31>
                        n<> u<15> t<Constant_range> p<16> c<10> l<1:26> el<1:30>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<1:26> el<1:28>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<1:26> el<1:28>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<1:26> el<1:28>
                                n<31> u<7> t<INT_CONST> p<8> l<1:26> el<1:28>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<1:29> el<1:30>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<1:29> el<1:30>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<1:29> el<1:30>
                                n<0> u<11> t<INT_CONST> p<12> l<1:29> el<1:30>
              n<o> u<21> t<STRING_CONST> p<22> l<1:32> el<1:33>
        n<> u<53> t<Non_port_module_item> p<84> c<52> s<67> l<2:4> el<4:28>
          n<> u<52> t<Module_or_generate_item> p<53> c<51> l<2:4> el<4:28>
            n<> u<51> t<Module_common_item> p<52> c<50> l<2:4> el<4:28>
              n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<2:4> el<4:28>
                n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<2:4> el<4:28>
                  n<> u<48> t<Data_declaration> p<49> c<47> l<2:4> el<4:28>
                    n<> u<47> t<Type_declaration> p<48> c<45> l<2:4> el<4:28>
                      n<> u<45> t<Data_type> p<47> c<26> s<46> l<2:12> el<4:12>
                        n<> u<26> t<Struct_union> p<45> c<25> s<27> l<2:12> el<2:18>
                          n<> u<25> t<Struct_keyword> p<26> l<2:12> el<2:18>
                        n<> u<27> t<Packed_keyword> p<45> s<34> l<2:19> el<2:25>
                        n<> u<34> t<Struct_union_member> p<45> c<30> s<44> l<3:7> el<3:15>
                          n<> u<30> t<Data_type_or_void> p<34> c<29> s<33> l<3:7> el<3:12>
                            n<> u<29> t<Data_type> p<30> c<28> l<3:7> el<3:12>
                              n<> u<28> t<IntVec_TypeLogic> p<29> l<3:7> el<3:12>
                          n<> u<33> t<Variable_decl_assignment_list> p<34> c<32> l<3:13> el<3:14>
                            n<> u<32> t<Variable_decl_assignment> p<33> c<31> l<3:13> el<3:14>
                              n<x> u<31> t<STRING_CONST> p<32> l<3:13> el<3:14>
                        n<> u<44> t<Packed_dimension> p<45> c<43> l<4:6> el<4:12>
                          n<> u<43> t<Constant_range> p<44> c<38> l<4:7> el<4:11>
                            n<> u<38> t<Constant_expression> p<43> c<37> s<42> l<4:7> el<4:9>
                              n<> u<37> t<Constant_primary> p<38> c<36> l<4:7> el<4:9>
                                n<> u<36> t<Primary_literal> p<37> c<35> l<4:7> el<4:9>
                                  n<31> u<35> t<INT_CONST> p<36> l<4:7> el<4:9>
                            n<> u<42> t<Constant_expression> p<43> c<41> l<4:10> el<4:11>
                              n<> u<41> t<Constant_primary> p<42> c<40> l<4:10> el<4:11>
                                n<> u<40> t<Primary_literal> p<41> c<39> l<4:10> el<4:11>
                                  n<0> u<39> t<INT_CONST> p<40> l<4:10> el<4:11>
                      n<struct_array_t> u<46> t<STRING_CONST> p<47> l<4:13> el<4:27>
        n<> u<67> t<Non_port_module_item> p<84> c<66> s<82> l<5:4> el<5:26>
          n<> u<66> t<Module_or_generate_item> p<67> c<65> l<5:4> el<5:26>
            n<> u<65> t<Module_common_item> p<66> c<64> l<5:4> el<5:26>
              n<> u<64> t<Module_or_generate_item_declaration> p<65> c<63> l<5:4> el<5:26>
                n<> u<63> t<Package_or_generate_item_declaration> p<64> c<62> l<5:4> el<5:26>
                  n<> u<62> t<Net_declaration> p<63> c<54> l<5:4> el<5:26>
                    n<struct_array_t> u<54> t<STRING_CONST> p<62> s<61> l<5:4> el<5:18>
                    n<> u<61> t<Net_decl_assignment_list> p<62> c<60> l<5:19> el<5:25>
                      n<> u<60> t<Net_decl_assignment> p<61> c<55> l<5:19> el<5:25>
                        n<a> u<55> t<STRING_CONST> p<60> s<59> l<5:19> el<5:20>
                        n<> u<59> t<Expression> p<60> c<58> l<5:23> el<5:25>
                          n<> u<58> t<Primary> p<59> c<57> l<5:23> el<5:25>
                            n<> u<57> t<Primary_literal> p<58> c<56> l<5:23> el<5:25>
                              n<> u<56> t<Number_Tick1> p<57> l<5:23> el<5:25>
        n<> u<82> t<Non_port_module_item> p<84> c<81> s<83> l<6:4> el<6:17>
          n<> u<81> t<Module_or_generate_item> p<82> c<80> l<6:4> el<6:17>
            n<> u<80> t<Module_common_item> p<81> c<79> l<6:4> el<6:17>
              n<> u<79> t<Continuous_assign> p<80> c<78> l<6:4> el<6:17>
                n<> u<78> t<Net_assignment_list> p<79> c<77> l<6:11> el<6:16>
                  n<> u<77> t<Net_assignment> p<78> c<72> l<6:11> el<6:16>
                    n<> u<72> t<Net_lvalue> p<77> c<69> s<76> l<6:11> el<6:12>
                      n<> u<69> t<Ps_or_hierarchical_identifier> p<72> c<68> s<71> l<6:11> el<6:12>
                        n<o> u<68> t<STRING_CONST> p<69> l<6:11> el<6:12>
                      n<> u<71> t<Constant_select> p<72> c<70> l<6:13> el<6:13>
                        n<> u<70> t<Constant_bit_select> p<71> l<6:13> el<6:13>
                    n<> u<76> t<Expression> p<77> c<75> l<6:15> el<6:16>
                      n<> u<75> t<Primary> p<76> c<74> l<6:15> el<6:16>
                        n<> u<74> t<Primary_literal> p<75> c<73> l<6:15> el<6:16>
                          n<a> u<73> t<STRING_CONST> p<74> l<6:15> el<6:16>
        n<> u<83> t<ENDMODULE> p<84> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
ContAssign                                             1
Design                                                 1
Identifier                                             2
LogicNet                                               1
LogicTypespec                                          3
Module                                                 1
ModuleTypespec                                         1
PackedArrayNet                                         1
PackedArrayTypespec                                    1
Port                                                   1
Range                                                  1
RefObj                                                 2
RefTypespec                                            6
SourceFile                                             1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayStruct/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
    |vpiName:work@top
  |vpiTypedef:
  \_TypedefTypespec: (struct_array_t), line:4:13, endln:4:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
    |vpiName:
    \_Identifier: (struct_array_t)
      |vpiParent:
      \_TypedefTypespec: (struct_array_t), line:4:13, endln:4:27
      |vpiName:struct_array_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.struct_array_t), line:2:12, endln:4:12
      |vpiParent:
      \_TypedefTypespec: (struct_array_t), line:4:13, endln:4:27
      |vpiFullName:work@top.struct_array_t
      |vpiActual:
      \_PackedArrayTypespec: , line:2:12, endln:4:12
  |vpiTypedef:
  \_StructTypespec: , line:2:12, endln:4:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (x), line:3:13, endln:3:14
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:4:5
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (work@top.x), line:3:7, endln:3:12
        |vpiParent:
        \_TypespecMember: (x), line:3:13, endln:3:14
        |vpiFullName:work@top.x
        |vpiActual:
        \_LogicTypespec: , line:3:7, endln:3:12
  |vpiTypedef:
  \_LogicTypespec: , line:3:7, endln:3:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:2:12, endln:4:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:4:6, endln:4:12
      |vpiParent:
      \_PackedArrayTypespec: , line:2:12, endln:4:12
      |vpiLeftRange:
      \_Constant: , line:4:7, endln:4:9
        |vpiParent:
        \_Range: , line:4:6, endln:4:12
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:10, endln:4:11
        |vpiParent:
        \_Range: , line:4:6, endln:4:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:2:12, endln:4:5
      |vpiParent:
      \_PackedArrayTypespec: , line:2:12, endln:4:12
      |vpiFullName:work@top
      |vpiActual:
      \_StructTypespec: , line:2:12, endln:4:5
  |vpiImportTypespec:
  \_TypedefTypespec: (struct_array_t), line:4:13, endln:4:27
  |vpiImportTypespec:
  \_StructTypespec: , line:2:12, endln:4:5
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:7, endln:3:12
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:2:12, endln:4:12
  |vpiImportTypespec:
  \_LogicNet: (work@top.o), line:1:32, endln:1:33
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:24
      |vpiParent:
      \_LogicNet: (work@top.o), line:1:32, endln:1:33
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:3:7, endln:3:12
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiImportTypespec:
  \_PackedArrayNet: (work@top.a), line:5:19, endln:5:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a.struct_array_t), line:5:4, endln:5:18
      |vpiParent:
      \_PackedArrayNet: (work@top.a), line:5:19, endln:5:20
      |vpiName:struct_array_t
      |vpiFullName:work@top.a.struct_array_t
      |vpiActual:
      \_TypedefTypespec: (struct_array_t), line:4:13, endln:4:27
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.o), line:1:32, endln:1:33
  |vpiNet:
  \_PackedArrayNet: (work@top.a), line:5:19, endln:5:20
  |vpiPort:
  \_Port: (o), line:1:32, endln:1:33
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:24
      |vpiParent:
      \_Port: (o), line:1:32, endln:1:33
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:3:7, endln:3:12
  |vpiContAssign:
  \_ContAssign: , line:6:11, endln:6:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_RefObj: (work@top.a), line:6:15, endln:6:16
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:16
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_PackedArrayNet: (work@top.a), line:5:19, endln:5:20
    |vpiLhs:
    \_RefObj: (work@top.o), line:6:11, endln:6:12
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:16
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:1:32, endln:1:33
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv, line:1:1, endln:7:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
