#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\va_math.vpi";
S_000001205c624500 .scope module, "SCFIFO_tb" "SCFIFO_tb" 2 3;
 .timescale -9 -10;
v000001205c68feb0_0 .var "clk", 0 0;
v000001205c68e150_0 .var "data_in", 3 0;
v000001205c68ea10_0 .net "data_out", 3 0, L_000001205c691560;  1 drivers
v000001205c68eab0_0 .net "empty", 0 0, L_000001205c690ca0;  1 drivers
v000001205c68e330_0 .net "full", 0 0, L_000001205c691c40;  1 drivers
v000001205c691b00_0 .var "rd", 0 0;
v000001205c690fc0_0 .var "reset_n", 0 0;
v000001205c690f20_0 .var "wr", 0 0;
E_000001205c61cf60 .event negedge, v000001205c61b470_0;
S_000001205c624690 .scope module, "FIFO1" "SCFIFO" 2 14, 3 3 0, S_000001205c624500;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 4 "data_in";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000001205c5f3500 .param/l "L" 0 3 6, +C4<00000000000000000000000000000100>;
P_000001205c5f3538 .param/l "W" 0 3 5, +C4<00000000000000000000000000000100>;
L_000001205c632900 .functor XNOR 1, L_000001205c6914c0, L_000001205c6902a0, C4<0>, C4<0>;
L_000001205c6329e0 .functor AND 1, L_000001205c632900, L_000001205c691920, C4<1>, C4<1>;
L_000001205c632eb0 .functor XOR 1, L_000001205c6914c0, L_000001205c6902a0, C4<0>, C4<0>;
L_000001205c632a50 .functor AND 1, L_000001205c632eb0, L_000001205c690520, C4<1>, C4<1>;
v000001205c68e290_0 .net "NULL_port", 3 0, L_000001205c690660;  1 drivers
L_000001205c692570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001205c68f230_0 .net/2u *"_ivl_10", 3 0, L_000001205c692570;  1 drivers
L_000001205c6925b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001205c68e3d0_0 .net/2u *"_ivl_14", 0 0, L_000001205c6925b8;  1 drivers
L_000001205c692600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001205c68e8d0_0 .net/2u *"_ivl_21", 0 0, L_000001205c692600;  1 drivers
v000001205c68eb50_0 .net *"_ivl_25", 0 0, L_000001205c632900;  1 drivers
v000001205c68f050_0 .net *"_ivl_27", 31 0, L_000001205c691600;  1 drivers
L_000001205c692648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001205c68f870_0 .net *"_ivl_30", 27 0, L_000001205c692648;  1 drivers
L_000001205c692690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001205c68f0f0_0 .net/2u *"_ivl_31", 31 0, L_000001205c692690;  1 drivers
v000001205c68e470_0 .net *"_ivl_33", 31 0, L_000001205c691f60;  1 drivers
v000001205c68ff50_0 .net *"_ivl_35", 31 0, L_000001205c691ba0;  1 drivers
L_000001205c6926d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001205c68f190_0 .net *"_ivl_38", 27 0, L_000001205c6926d8;  1 drivers
v000001205c68ebf0_0 .net *"_ivl_39", 0 0, L_000001205c691920;  1 drivers
v000001205c68fb90_0 .net *"_ivl_4", 4 0, v000001205c68fa50_0;  1 drivers
v000001205c68f370_0 .net *"_ivl_42", 0 0, L_000001205c6329e0;  1 drivers
L_000001205c692720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001205c68f550_0 .net/2u *"_ivl_43", 0 0, L_000001205c692720;  1 drivers
L_000001205c692768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001205c68ed30_0 .net/2u *"_ivl_45", 0 0, L_000001205c692768;  1 drivers
v000001205c68e1f0_0 .net *"_ivl_49", 0 0, L_000001205c632eb0;  1 drivers
v000001205c68f410_0 .net *"_ivl_51", 31 0, L_000001205c6919c0;  1 drivers
L_000001205c6927b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001205c68fff0_0 .net *"_ivl_54", 27 0, L_000001205c6927b0;  1 drivers
L_000001205c6927f8 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000001205c68f2d0_0 .net/2u *"_ivl_55", 31 0, L_000001205c6927f8;  1 drivers
v000001205c68e510_0 .net *"_ivl_57", 31 0, L_000001205c690c00;  1 drivers
v000001205c68f4b0_0 .net *"_ivl_59", 31 0, L_000001205c691a60;  1 drivers
L_000001205c692840 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001205c68e6f0_0 .net *"_ivl_62", 27 0, L_000001205c692840;  1 drivers
v000001205c68e970_0 .net *"_ivl_63", 0 0, L_000001205c690520;  1 drivers
v000001205c68e650_0 .net *"_ivl_66", 0 0, L_000001205c632a50;  1 drivers
L_000001205c692888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001205c68f5f0_0 .net/2u *"_ivl_67", 0 0, L_000001205c692888;  1 drivers
L_000001205c6928d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001205c68f7d0_0 .net/2u *"_ivl_69", 0 0, L_000001205c6928d0;  1 drivers
v000001205c68e790_0 .net *"_ivl_9", 4 0, v000001205c68e5b0_0;  1 drivers
v000001205c68fe10_0 .net "clk", 0 0, v000001205c68feb0_0;  1 drivers
v000001205c68f690_0 .net "data_in", 3 0, v000001205c68e150_0;  1 drivers
v000001205c68f730_0 .net "data_out", 3 0, L_000001205c691560;  alias, 1 drivers
v000001205c68ec90_0 .net "empty", 0 0, L_000001205c690ca0;  alias, 1 drivers
v000001205c68edd0_0 .net "full", 0 0, L_000001205c691c40;  alias, 1 drivers
v000001205c68f910_0 .net "rd", 0 0, v000001205c691b00_0;  1 drivers
v000001205c68fa50_0 .var "rd_addr", 4 0;
v000001205c68ef10_0 .net "rd_addr_msb", 0 0, L_000001205c6914c0;  1 drivers
v000001205c68faf0_0 .net "rd_addr_true", 3 0, L_000001205c690160;  1 drivers
v000001205c68fc30_0 .net "reset_n", 0 0, v000001205c690fc0_0;  1 drivers
v000001205c68fcd0_0 .net "wr", 0 0, v000001205c690f20_0;  1 drivers
v000001205c68e5b0_0 .var "wr_addr", 4 0;
v000001205c68e830_0 .net "wr_addr_msb", 0 0, L_000001205c6902a0;  1 drivers
v000001205c68fd70_0 .net "wr_addr_true", 3 0, L_000001205c691880;  1 drivers
E_000001205c61cfa0/0 .event negedge, v000001205c68fc30_0;
E_000001205c61cfa0/1 .event posedge, v000001205c61b470_0;
E_000001205c61cfa0 .event/or E_000001205c61cfa0/0, E_000001205c61cfa0/1;
L_000001205c6914c0 .part v000001205c68fa50_0, 4, 1;
L_000001205c690160 .part v000001205c68fa50_0, 0, 4;
L_000001205c6902a0 .part v000001205c68e5b0_0, 4, 1;
L_000001205c691880 .part v000001205c68e5b0_0, 0, 4;
L_000001205c690980 .concat [ 4 4 0 0], v000001205c68e150_0, L_000001205c692570;
L_000001205c690340 .concat [ 4 1 0 0], L_000001205c691880, L_000001205c6925b8;
L_000001205c690660 .part L_000001205c633700, 4, 4;
L_000001205c691560 .part L_000001205c633700, 0, 4;
L_000001205c691060 .concat [ 4 1 0 0], L_000001205c690160, L_000001205c692600;
L_000001205c691600 .concat [ 4 28 0 0], L_000001205c690160, L_000001205c692648;
L_000001205c691f60 .arith/sum 32, L_000001205c691600, L_000001205c692690;
L_000001205c691ba0 .concat [ 4 28 0 0], L_000001205c691880, L_000001205c6926d8;
L_000001205c691920 .cmp/gt 32, L_000001205c691f60, L_000001205c691ba0;
L_000001205c690ca0 .functor MUXZ 1, L_000001205c692768, L_000001205c692720, L_000001205c6329e0, C4<>;
L_000001205c6919c0 .concat [ 4 28 0 0], L_000001205c690160, L_000001205c6927b0;
L_000001205c690c00 .arith/sum 32, L_000001205c6919c0, L_000001205c6927f8;
L_000001205c691a60 .concat [ 4 28 0 0], L_000001205c691880, L_000001205c692840;
L_000001205c690520 .cmp/gt 32, L_000001205c691a60, L_000001205c690c00;
L_000001205c691c40 .functor MUXZ 1, L_000001205c6928d0, L_000001205c692888, L_000001205c632a50, C4<>;
S_000001205c62f5d0 .scope module, "memory1" "memory" 3 28, 4 2 0, S_000001205c624690;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_A";
    .port_info 2 /INPUT 5 "addr_A";
    .port_info 3 /OUTPUT 8 "data_B";
    .port_info 4 /INPUT 5 "addr_B";
    .port_info 5 /INPUT 1 "rd";
    .port_info 6 /INPUT 1 "wr";
P_000001205c5f3700 .param/l "L" 0 4 4, +C4<00000000000000000000000000000101>;
P_000001205c5f3738 .param/l "W" 0 4 3, +C4<00000000000000000000000000001000>;
L_000001205c633700 .functor BUFZ 8, L_000001205c690480, C4<00000000>, C4<00000000>, C4<00000000>;
v000001205c61b290_0 .net *"_ivl_0", 7 0, L_000001205c690480;  1 drivers
v000001205c61b650_0 .net *"_ivl_2", 6 0, L_000001205c6917e0;  1 drivers
L_000001205c692528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001205c61bdd0_0 .net *"_ivl_5", 1 0, L_000001205c692528;  1 drivers
v000001205c61b3d0_0 .net "addr_A", 4 0, L_000001205c690340;  1 drivers
v000001205c61b790_0 .net "addr_B", 4 0, L_000001205c691060;  1 drivers
v000001205c61ba10_0 .var "addr_rd", 4 0;
v000001205c61b470_0 .net "clk", 0 0, v000001205c68feb0_0;  alias, 1 drivers
v000001205c61bb50_0 .net "data_A", 7 0, L_000001205c690980;  1 drivers
v000001205c61bbf0_0 .net "data_B", 7 0, L_000001205c633700;  1 drivers
v000001205c68f9b0 .array "mem", 0 31, 7 0;
v000001205c68ee70_0 .net "rd", 0 0, v000001205c691b00_0;  alias, 1 drivers
v000001205c68efb0_0 .net "wr", 0 0, v000001205c691b00_0;  alias, 1 drivers
E_000001205c61cc20 .event posedge, v000001205c61b470_0;
L_000001205c690480 .array/port v000001205c68f9b0, L_000001205c6917e0;
L_000001205c6917e0 .concat [ 5 2 0 0], v000001205c61ba10_0, L_000001205c692528;
    .scope S_000001205c62f5d0;
T_0 ;
    %wait E_000001205c61cc20;
    %load/vec4 v000001205c68ee70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001205c61b790_0;
    %assign/vec4 v000001205c61ba10_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001205c62f5d0;
T_1 ;
    %wait E_000001205c61cc20;
    %load/vec4 v000001205c68efb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001205c61bb50_0;
    %load/vec4 v000001205c61b3d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001205c68f9b0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001205c624690;
T_2 ;
    %wait E_000001205c61cfa0;
    %load/vec4 v000001205c68fc30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001205c68fa50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001205c68f910_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001205c68ec90_0;
    %inv;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001205c68fa50_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001205c68fa50_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001205c624690;
T_3 ;
    %wait E_000001205c61cfa0;
    %load/vec4 v000001205c68fc30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001205c68e5b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001205c68fcd0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001205c68edd0_0;
    %inv;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001205c68e5b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001205c68e5b0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001205c624500;
T_4 ;
    %vpi_call 2 27 "$dumpfile", "SCFIFO.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001205c690fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001205c68feb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001205c68e150_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001205c691b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001205c690f20_0, 0;
    %delay 350, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001205c690fc0_0, 0;
    %pushi/vec4 32, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001205c61cf60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001205c691b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001205c690f20_0, 0;
    %vpi_func 2 40 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v000001205c68e150_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 10000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001205c624500;
T_5 ;
    %pushi/vec4 64, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 100, 0;
    %load/vec4 v000001205c68feb0_0;
    %inv;
    %assign/vec4 v000001205c68feb0_0, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "SCFIFO_tb.v";
    "./SCFIFO.v";
    "./memory.v";
