/* Generated by Yosys 0.41+83 (git sha1 7045cf509, x86_64-w64-mingw32-g++ 13.2.1 -Os) */

/* cells_not_processed =  1  */
/* src = "mux4.v:2.1-7.10" */
module mux4(in0, in1, sel, out);
  wire _0_;
  wire _1_;
  wire _2_;
  /* src = "mux4.v:2.20-2.23" */
  input in0;
  wire in0;
  /* src = "mux4.v:2.25-2.28" */
  input in1;
  wire in1;
  /* src = "mux4.v:3.28-3.31" */
  output out;
  wire out;
  /* src = "mux4.v:2.30-2.33" */
  input sel;
  wire sel;
  not _3_ (
    .A(sel),
    .Y(_0_)
  );
  AND _4_ (
    .A(in1),
    .B(sel),
    .Y(_1_)
  );
  AND _5_ (
    .A(in0),
    .B(_0_),
    .Y(_2_)
  );
  OR _6_ (
    .A(_1_),
    .B(_2_),
    .Y(out)
  );
endmodule
