{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 21:46:47 2017 " "Info: Processing started: Wed Jun 21 21:46:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main-project -c main-project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main-project -c main-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../xram/mram/nram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../xram/mram/nram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nram-SYN " "Info: Found design unit 1: nram-SYN" {  } { { "../xram/mram/nram.vhd" "" { Text "G:/SimpleComputer/xram/mram/nram.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 nram " "Info: Found entity 1: nram" {  } { { "../xram/mram/nram.vhd" "" { Text "G:/SimpleComputer/xram/mram/nram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../COUNTER-PLUS/COUNTER-PLUS.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../COUNTER-PLUS/COUNTER-PLUS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER-PLUS " "Info: Found entity 1: COUNTER-PLUS" {  } { { "../COUNTER-PLUS/COUNTER-PLUS.bdf" "" { Schematic "G:/SimpleComputer/COUNTER-PLUS/COUNTER-PLUS.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../xram/mram/A_Reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../xram/mram/A_Reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A_Reg " "Info: Found entity 1: A_Reg" {  } { { "../xram/mram/A_Reg.bdf" "" { Schematic "G:/SimpleComputer/xram/mram/A_Reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MBR2/MBR2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../MBR2/MBR2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR2 " "Info: Found entity 1: MBR2" {  } { { "../MBR2/MBR2.bdf" "" { Schematic "G:/SimpleComputer/MBR2/MBR2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../xram/dram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../xram/dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram-SYN " "Info: Found design unit 1: dram-SYN" {  } { { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dram " "Info: Found entity 1: dram" {  } { { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../xram/XRAM.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../xram/XRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XRAM " "Info: Found entity 1: XRAM" {  } { { "../xram/XRAM.bdf" "" { Schematic "G:/SimpleComputer/xram/XRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../T-COUNTER/T-COUNTER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../T-COUNTER/T-COUNTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T-COUNTER " "Info: Found entity 1: T-COUNTER" {  } { { "../T-COUNTER/T-COUNTER.bdf" "" { Schematic "G:/SimpleComputer/T-COUNTER/T-COUNTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SELECT-TWO/SELECT-TWO.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SELECT-TWO/SELECT-TWO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECT-TWO " "Info: Found entity 1: SELECT-TWO" {  } { { "../SELECT-TWO/SELECT-TWO.bdf" "" { Schematic "G:/SimpleComputer/SELECT-TWO/SELECT-TWO.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SELECT-THREE/SELECT-THREE.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SELECT-THREE/SELECT-THREE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECT-THREE " "Info: Found entity 1: SELECT-THREE" {  } { { "../SELECT-THREE/SELECT-THREE.bdf" "" { Schematic "G:/SimpleComputer/SELECT-THREE/SELECT-THREE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SELECT-FOUR/SELECT-FOUR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SELECT-FOUR/SELECT-FOUR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECT-FOUR " "Info: Found entity 1: SELECT-FOUR" {  } { { "../SELECT-FOUR/SELECT-FOUR.bdf" "" { Schematic "G:/SimpleComputer/SELECT-FOUR/SELECT-FOUR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SELECT-FIVE/SELECT-FIVE.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SELECT-FIVE/SELECT-FIVE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECT-FIVE " "Info: Found entity 1: SELECT-FIVE" {  } { { "../SELECT-FIVE/SELECT-FIVE.bdf" "" { Schematic "G:/SimpleComputer/SELECT-FIVE/SELECT-FIVE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../R-REGISTER/R-REGISTER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../R-REGISTER/R-REGISTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 R-REGISTER " "Info: Found entity 1: R-REGISTER" {  } { { "../R-REGISTER/R-REGISTER.bdf" "" { Schematic "G:/SimpleComputer/R-REGISTER/R-REGISTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../PC/PC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../PC/PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "../PC/PC.bdf" "" { Schematic "G:/SimpleComputer/PC/PC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../OR8/OR08.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../OR8/OR08.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR08 " "Info: Found entity 1: OR08" {  } { { "../OR8/OR08.bdf" "" { Schematic "G:/SimpleComputer/OR8/OR08.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../NOT08/NOT08.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../NOT08/NOT08.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NOT08 " "Info: Found entity 1: NOT08" {  } { { "../NOT08/NOT08.bdf" "" { Schematic "G:/SimpleComputer/NOT08/NOT08.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../logicProcess/logicProcess.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../logicProcess/logicProcess.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logicProcess " "Info: Found entity 1: logicProcess" {  } { { "../logicProcess/logicProcess.bdf" "" { Schematic "G:/SimpleComputer/logicProcess/logicProcess.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../logicPr2/logicPr2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../logicPr2/logicPr2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logicPr2 " "Info: Found entity 1: logicPr2" {  } { { "../logicPr2/logicPr2.bdf" "" { Schematic "G:/SimpleComputer/logicPr2/logicPr2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR/IR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IR/IR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "../IR/IR.bdf" "" { Schematic "G:/SimpleComputer/IR/IR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../B-REGISTER/B-REGISTER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../B-REGISTER/B-REGISTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B-REGISTER " "Info: Found entity 1: B-REGISTER" {  } { { "../B-REGISTER/B-REGISTER.bdf" "" { Schematic "G:/SimpleComputer/B-REGISTER/B-REGISTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../A-REGISTER/A-REGISTER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../A-REGISTER/A-REGISTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A-REGISTER " "Info: Found entity 1: A-REGISTER" {  } { { "../A-REGISTER/A-REGISTER.bdf" "" { Schematic "G:/SimpleComputer/A-REGISTER/A-REGISTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../AND08/AND08.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../AND08/AND08.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND08 " "Info: Found entity 1: AND08" {  } { { "../AND08/AND08.bdf" "" { Schematic "G:/SimpleComputer/AND08/AND08.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main-project.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main-project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main-project " "Info: Found entity 1: main-project" {  } { { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main-project " "Info: Elaborating entity \"main-project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T-COUNTER T-COUNTER:inst16 " "Info: Elaborating entity \"T-COUNTER\" for hierarchy \"T-COUNTER:inst16\"" {  } { { "main-project.bdf" "inst16" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 896 -248 -128 1024 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 T-COUNTER:inst16\|74163:inst " "Info: Elaborating entity \"74163\" for hierarchy \"T-COUNTER:inst16\|74163:inst\"" {  } { { "../T-COUNTER/T-COUNTER.bdf" "inst" { Schematic "G:/SimpleComputer/T-COUNTER/T-COUNTER.bdf" { { 104 328 448 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "T-COUNTER:inst16\|74163:inst " "Info: Elaborated megafunction instantiation \"T-COUNTER:inst16\|74163:inst\"" {  } { { "../T-COUNTER/T-COUNTER.bdf" "" { Schematic "G:/SimpleComputer/T-COUNTER/T-COUNTER.bdf" { { 104 328 448 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 T-COUNTER:inst16\|74163:inst\|f74163:sub " "Info: Elaborating entity \"f74163\" for hierarchy \"T-COUNTER:inst16\|74163:inst\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "T-COUNTER:inst16\|74163:inst\|f74163:sub T-COUNTER:inst16\|74163:inst " "Info: Elaborated megafunction instantiation \"T-COUNTER:inst16\|74163:inst\|f74163:sub\", which is child of megafunction instantiation \"T-COUNTER:inst16\|74163:inst\"" {  } { { "74163.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "../T-COUNTER/T-COUNTER.bdf" "" { Schematic "G:/SimpleComputer/T-COUNTER/T-COUNTER.bdf" { { 104 328 448 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 T-COUNTER:inst16\|74163:inst1 " "Info: Elaborating entity \"74163\" for hierarchy \"T-COUNTER:inst16\|74163:inst1\"" {  } { { "../T-COUNTER/T-COUNTER.bdf" "inst1" { Schematic "G:/SimpleComputer/T-COUNTER/T-COUNTER.bdf" { { 368 328 448 552 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "T-COUNTER:inst16\|74163:inst1 " "Info: Elaborated megafunction instantiation \"T-COUNTER:inst16\|74163:inst1\"" {  } { { "../T-COUNTER/T-COUNTER.bdf" "" { Schematic "G:/SimpleComputer/T-COUNTER/T-COUNTER.bdf" { { 368 328 448 552 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicProcess logicProcess:inst17 " "Info: Elaborating entity \"logicProcess\" for hierarchy \"logicProcess:inst17\"" {  } { { "main-project.bdf" "inst17" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 712 -24 72 1064 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR logicProcess:inst17\|IR:inst31 " "Info: Elaborating entity \"IR\" for hierarchy \"logicProcess:inst17\|IR:inst31\"" {  } { { "../logicProcess/logicProcess.bdf" "inst31" { Schematic "G:/SimpleComputer/logicProcess/logicProcess.bdf" { { -504 -96 0 -184 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 logicProcess:inst17\|IR:inst31\|74138:inst " "Info: Elaborating entity \"74138\" for hierarchy \"logicProcess:inst17\|IR:inst31\|74138:inst\"" {  } { { "../IR/IR.bdf" "inst" { Schematic "G:/SimpleComputer/IR/IR.bdf" { { 64 296 416 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "logicProcess:inst17\|IR:inst31\|74138:inst " "Info: Elaborated megafunction instantiation \"logicProcess:inst17\|IR:inst31\|74138:inst\"" {  } { { "../IR/IR.bdf" "" { Schematic "G:/SimpleComputer/IR/IR.bdf" { { 64 296 416 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicPr2 logicProcess:inst17\|logicPr2:inst " "Info: Elaborating entity \"logicPr2\" for hierarchy \"logicProcess:inst17\|logicPr2:inst\"" {  } { { "../logicProcess/logicProcess.bdf" "inst" { Schematic "G:/SimpleComputer/logicProcess/logicProcess.bdf" { { 0 152 248 576 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 logicProcess:inst17\|logicPr2:inst\|74139:inst " "Info: Elaborating entity \"74139\" for hierarchy \"logicProcess:inst17\|logicPr2:inst\|74139:inst\"" {  } { { "../logicPr2/logicPr2.bdf" "inst" { Schematic "G:/SimpleComputer/logicPr2/logicPr2.bdf" { { 424 168 288 584 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "logicProcess:inst17\|logicPr2:inst\|74139:inst " "Info: Elaborated megafunction instantiation \"logicProcess:inst17\|logicPr2:inst\|74139:inst\"" {  } { { "../logicPr2/logicPr2.bdf" "" { Schematic "G:/SimpleComputer/logicPr2/logicPr2.bdf" { { 424 168 288 584 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74377 74377:MBR " "Info: Elaborating entity \"74377\" for hierarchy \"74377:MBR\"" {  } { { "main-project.bdf" "MBR" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 112 1472 1576 304 "MBR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74377:MBR " "Info: Elaborated megafunction instantiation \"74377:MBR\"" {  } { { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 112 1472 1576 304 "MBR" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT-TWO SELECT-TWO:inst13 " "Info: Elaborating entity \"SELECT-TWO\" for hierarchy \"SELECT-TWO:inst13\"" {  } { { "main-project.bdf" "inst13" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 464 1744 1872 784 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A-REGISTER A-REGISTER:inst2 " "Info: Elaborating entity \"A-REGISTER\" for hierarchy \"A-REGISTER:inst2\"" {  } { { "main-project.bdf" "inst2" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 760 1472 1568 984 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT-FIVE SELECT-FIVE:inst19 " "Info: Elaborating entity \"SELECT-FIVE\" for hierarchy \"SELECT-FIVE:inst19\"" {  } { { "main-project.bdf" "inst19" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 72 2688 2816 840 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 SELECT-FIVE:inst19\|74151:inst " "Info: Elaborating entity \"74151\" for hierarchy \"SELECT-FIVE:inst19\|74151:inst\"" {  } { { "../SELECT-FIVE/SELECT-FIVE.bdf" "inst" { Schematic "G:/SimpleComputer/SELECT-FIVE/SELECT-FIVE.bdf" { { 80 288 408 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SELECT-FIVE:inst19\|74151:inst " "Info: Elaborated megafunction instantiation \"SELECT-FIVE:inst19\|74151:inst\"" {  } { { "../SELECT-FIVE/SELECT-FIVE.bdf" "" { Schematic "G:/SimpleComputer/SELECT-FIVE/SELECT-FIVE.bdf" { { 80 288 408 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 SELECT-FIVE:inst19\|74151:inst\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"SELECT-FIVE:inst19\|74151:inst\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SELECT-FIVE:inst19\|74151:inst\|f74151:sub SELECT-FIVE:inst19\|74151:inst " "Info: Elaborated megafunction instantiation \"SELECT-FIVE:inst19\|74151:inst\|f74151:sub\", which is child of megafunction instantiation \"SELECT-FIVE:inst19\|74151:inst\"" {  } { { "74151.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "../SELECT-FIVE/SELECT-FIVE.bdf" "" { Schematic "G:/SimpleComputer/SELECT-FIVE/SELECT-FIVE.bdf" { { 80 288 408 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R-REGISTER R-REGISTER:inst3 " "Info: Elaborating entity \"R-REGISTER\" for hierarchy \"R-REGISTER:inst3\"" {  } { { "main-project.bdf" "inst3" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 352 2072 2168 576 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND08 AND08:inst21 " "Info: Elaborating entity \"AND08\" for hierarchy \"AND08:inst21\"" {  } { { "main-project.bdf" "inst21" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 760 2304 2400 1080 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B-REGISTER B-REGISTER:inst1 " "Info: Elaborating entity \"B-REGISTER\" for hierarchy \"B-REGISTER:inst1\"" {  } { { "main-project.bdf" "inst1" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1024 1472 1568 1248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT-FOUR SELECT-FOUR:inst25 " "Info: Elaborating entity \"SELECT-FOUR\" for hierarchy \"SELECT-FOUR:inst25\"" {  } { { "main-project.bdf" "inst25" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { -224 3280 3408 384 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 SELECT-FOUR:inst25\|74153:inst1 " "Info: Elaborating entity \"74153\" for hierarchy \"SELECT-FOUR:inst25\|74153:inst1\"" {  } { { "../SELECT-FOUR/SELECT-FOUR.bdf" "inst1" { Schematic "G:/SimpleComputer/SELECT-FOUR/SELECT-FOUR.bdf" { { 136 840 960 360 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SELECT-FOUR:inst25\|74153:inst1 " "Info: Elaborated megafunction instantiation \"SELECT-FOUR:inst25\|74153:inst1\"" {  } { { "../SELECT-FOUR/SELECT-FOUR.bdf" "" { Schematic "G:/SimpleComputer/SELECT-FOUR/SELECT-FOUR.bdf" { { 136 840 960 360 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT08 NOT08:inst26 " "Info: Elaborating entity \"NOT08\" for hierarchy \"NOT08:inst26\"" {  } { { "main-project.bdf" "inst26" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 2104 1856 1952 2296 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR08 OR08:inst22 " "Info: Elaborating entity \"OR08\" for hierarchy \"OR08:inst22\"" {  } { { "main-project.bdf" "inst22" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1184 2096 2192 1504 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 74283:inst23 " "Info: Elaborating entity \"74283\" for hierarchy \"74283:inst23\"" {  } { { "main-project.bdf" "inst23" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1504 2256 2360 1680 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74283:inst23 " "Info: Elaborated megafunction instantiation \"74283:inst23\"" {  } { { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1504 2256 2360 1680 "inst23" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 74283:inst23\|f74283:sub " "Info: Elaborating entity \"f74283\" for hierarchy \"74283:inst23\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74283:inst23\|f74283:sub 74283:inst23 " "Info: Elaborated megafunction instantiation \"74283:inst23\|f74283:sub\", which is child of megafunction instantiation \"74283:inst23\"" {  } { { "74283.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1504 2256 2360 1680 "inst23" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 74283:inst24 " "Info: Elaborating entity \"74283\" for hierarchy \"74283:inst24\"" {  } { { "main-project.bdf" "inst24" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1720 2256 2360 1896 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74283:inst24 " "Info: Elaborated megafunction instantiation \"74283:inst24\"" {  } { { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1720 2256 2360 1896 "inst24" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XRAM XRAM:inst7 " "Info: Elaborating entity \"XRAM\" for hierarchy \"XRAM:inst7\"" {  } { { "main-project.bdf" "inst7" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram XRAM:inst7\|dram:inst " "Info: Elaborating entity \"dram\" for hierarchy \"XRAM:inst7\|dram:inst\"" {  } { { "../xram/XRAM.bdf" "inst" { Schematic "G:/SimpleComputer/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\"" {  } { { "../xram/dram.vhd" "altsyncram_component" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\"" {  } { { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file xram.mif " "Info: Parameter \"init_file\" = \"xram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ca1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ca1 " "Info: Found entity 1: altsyncram_8ca1" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_8ca1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ca1 XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated " "Info: Elaborating entity \"altsyncram_8ca1\" for hierarchy \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst4 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst4\"" {  } { { "main-project.bdf" "inst4" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 568 -672 -576 760 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_Reg A_Reg:inst34 " "Info: Elaborating entity \"A_Reg\" for hierarchy \"A_Reg:inst34\"" {  } { { "main-project.bdf" "inst34" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 880 784 920 1232 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nram A_Reg:inst34\|nram:inst " "Info: Elaborating entity \"nram\" for hierarchy \"A_Reg:inst34\|nram:inst\"" {  } { { "../xram/mram/A_Reg.bdf" "inst" { Schematic "G:/SimpleComputer/xram/mram/A_Reg.bdf" { { 304 856 1072 456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\"" {  } { { "../xram/mram/nram.vhd" "altsyncram_component" { Text "G:/SimpleComputer/xram/mram/nram.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\"" {  } { { "../xram/mram/nram.vhd" "" { Text "G:/SimpleComputer/xram/mram/nram.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mram.mif " "Info: Parameter \"init_file\" = \"mram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../xram/mram/nram.vhd" "" { Text "G:/SimpleComputer/xram/mram/nram.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tba1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tba1 " "Info: Found entity 1: altsyncram_tba1" {  } { { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tba1 A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated " "Info: Elaborating entity \"altsyncram_tba1\" for hierarchy \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER-PLUS COUNTER-PLUS:inst32 " "Info: Elaborating entity \"COUNTER-PLUS\" for hierarchy \"COUNTER-PLUS:inst32\"" {  } { { "main-project.bdf" "inst32" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1408 -312 -184 1600 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 COUNTER-PLUS:inst32\|74163:inst1 " "Info: Elaborating entity \"74163\" for hierarchy \"COUNTER-PLUS:inst32\|74163:inst1\"" {  } { { "../COUNTER-PLUS/COUNTER-PLUS.bdf" "inst1" { Schematic "G:/SimpleComputer/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 320 368 488 504 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER-PLUS:inst32\|74163:inst1 " "Info: Elaborated megafunction instantiation \"COUNTER-PLUS:inst32\|74163:inst1\"" {  } { { "../COUNTER-PLUS/COUNTER-PLUS.bdf" "" { Schematic "G:/SimpleComputer/COUNTER-PLUS/COUNTER-PLUS.bdf" { { 320 368 488 504 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_8ca1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/SimpleComputer/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_8ca1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/SimpleComputer/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_8ca1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/SimpleComputer/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_8ca1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/SimpleComputer/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_8ca1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/SimpleComputer/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_8ca1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/SimpleComputer/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_8ca1.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/SimpleComputer/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"XRAM:inst7\|dram:inst\|altsyncram:altsyncram_component\|altsyncram_8ca1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8ca1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_8ca1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../xram/dram.vhd" "" { Text "G:/SimpleComputer/xram/dram.vhd" 90 0 0 } } { "../xram/XRAM.bdf" "" { Schematic "G:/SimpleComputer/xram/XRAM.bdf" { { 136 488 704 288 "inst" "" } } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 120 280 416 472 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "13 " "Info: Ignored 13 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "13 " "Info: Ignored 13 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 27 " "Info: 27 registers lost all their fanouts during netlist optimizations. The first 27 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MAR\|28 " "Info: Register \"74377:MAR\|28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MAR\|29 " "Info: Register \"74377:MAR\|29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MAR\|31 " "Info: Register \"74377:MAR\|31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MAR\|30 " "Info: Register \"74377:MAR\|30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MAR\|35 " "Info: Register \"74377:MAR\|35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MAR\|34 " "Info: Register \"74377:MAR\|34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MAR\|33 " "Info: Register \"74377:MAR\|33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74377:MAR\|32 " "Info: Register \"74377:MAR\|32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "B-REGISTER:inst1\|74377:inst\|28 " "Info: Register \"B-REGISTER:inst1\|74377:inst\|28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "A-REGISTER:inst2\|74377:inst\|28 " "Info: Register \"A-REGISTER:inst2\|74377:inst\|28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "A-REGISTER:inst2\|74377:inst\|29 " "Info: Register \"A-REGISTER:inst2\|74377:inst\|29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "B-REGISTER:inst1\|74377:inst\|31 " "Info: Register \"B-REGISTER:inst1\|74377:inst\|31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "A-REGISTER:inst2\|74377:inst\|31 " "Info: Register \"A-REGISTER:inst2\|74377:inst\|31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "A-REGISTER:inst2\|74377:inst\|30 " "Info: Register \"A-REGISTER:inst2\|74377:inst\|30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "B-REGISTER:inst1\|74377:inst\|35 " "Info: Register \"B-REGISTER:inst1\|74377:inst\|35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "A-REGISTER:inst2\|74377:inst\|35 " "Info: Register \"A-REGISTER:inst2\|74377:inst\|35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "A-REGISTER:inst2\|74377:inst\|34 " "Info: Register \"A-REGISTER:inst2\|74377:inst\|34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "A-REGISTER:inst2\|74377:inst\|33 " "Info: Register \"A-REGISTER:inst2\|74377:inst\|33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "A-REGISTER:inst2\|74377:inst\|32 " "Info: Register \"A-REGISTER:inst2\|74377:inst\|32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst4\|D0 " "Info: Register \"PC:inst4\|D0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst4\|D1 " "Info: Register \"PC:inst4\|D1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst4\|D2 " "Info: Register \"PC:inst4\|D2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst4\|D3 " "Info: Register \"PC:inst4\|D3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst4\|D4 " "Info: Register \"PC:inst4\|D4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst4\|D5 " "Info: Register \"PC:inst4\|D5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst4\|D6 " "Info: Register \"PC:inst4\|D6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst4\|D7 " "Info: Register \"PC:inst4\|D7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Info: Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 21:46:59 2017 " "Info: Processing ended: Wed Jun 21 21:46:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 21:47:03 2017 " "Info: Processing started: Wed Jun 21 21:47:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main-project -c main-project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main-project -c main-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main-project EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"main-project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a6 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a5 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a4 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a3 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a2 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a1 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0 " "Info: Atom \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 22 " "Warning: No exact pin location assignment(s) for 13 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT1 " "Info: Pin COUNT1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { COUNT1 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1168 -64 112 1184 "COUNT1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT2 " "Info: Pin COUNT2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { COUNT2 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1184 -64 112 1200 "COUNT2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT3 " "Info: Pin COUNT3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { COUNT3 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1200 -64 112 1216 "COUNT3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT4 " "Info: Pin COUNT4 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { COUNT4 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1216 -64 112 1232 "COUNT4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNT5 " "Info: Pin COUNT5 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { COUNT5 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1232 -64 112 1248 "COUNT5" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT1 " "Info: Pin OUT1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT1 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1432 -24 152 1448 "OUT1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT2 " "Info: Pin OUT2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT2 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1448 -24 152 1464 "OUT2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT3 " "Info: Pin OUT3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT3 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1464 -24 152 1480 "OUT3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT4 " "Info: Pin OUT4 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT4 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1480 -24 152 1496 "OUT4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT5 " "Info: Pin OUT5 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT5 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1496 -24 152 1512 "OUT5" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT6 " "Info: Pin OUT6 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT6 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1512 -24 152 1528 "OUT6" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT7 " "Info: Pin OUT7 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT7 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1528 -24 152 1544 "OUT7" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT8 " "Info: Pin OUT8 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { OUT8 } } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1544 -24 152 1560 "OUT8" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 0 13 0 " "Info: Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 0 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 5 12 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 19 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 5 19 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7~porta_address_reg7 memory A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[7\] -2.967 ns " "Info: Slack time is -2.967 ns between source memory \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7~porta_address_reg7\" and destination memory \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.674 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 0.674 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.928 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 3.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.815 ns) 3.928 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[7\] 2 MEM Unassigned 1 " "Info: 2: + IC(2.259 ns) + CELL(0.815 ns) = 3.928 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 42.49 % ) " "Info: Total cell delay = 1.669 ns ( 42.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.259 ns ( 57.51 % ) " "Info: Total interconnect delay = 2.259 ns ( 57.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.928 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 3.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.815 ns) 3.928 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[7\] 2 MEM Unassigned 1 " "Info: 2: + IC(2.259 ns) + CELL(0.815 ns) = 3.928 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 42.49 % ) " "Info: Total cell delay = 1.669 ns ( 42.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.259 ns ( 57.51 % ) " "Info: Total interconnect delay = 2.259 ns ( 57.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.948 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 3.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.835 ns) 3.948 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7~porta_address_reg7 2 MEM Unassigned 1 " "Info: 2: + IC(2.259 ns) + CELL(0.835 ns) = 3.948 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 42.78 % ) " "Info: Total cell delay = 1.689 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.259 ns ( 57.22 % ) " "Info: Total interconnect delay = 2.259 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.948 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 3.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.835 ns) 3.948 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7~porta_address_reg7 2 MEM Unassigned 1 " "Info: 2: + IC(2.259 ns) + CELL(0.835 ns) = 3.948 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 42.78 % ) " "Info: Total cell delay = 1.689 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.259 ns ( 57.22 % ) " "Info: Total interconnect delay = 2.259 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 184 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns   " "Info:   Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns - Longest memory memory " "Info: - Longest memory to memory delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7~porta_address_reg7 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[7\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a7~porta_address_reg7 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a7~porta_address_reg7 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a7~porta_address_reg7 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.641 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7~porta_address_reg7 1 MEM M4K_X11_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a7~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[7\] 2 MEM M4K_X11_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a7~porta_address_reg7 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a7~porta_address_reg7 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNT1 0 " "Info: Pin \"COUNT1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNT2 0 " "Info: Pin \"COUNT2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNT3 0 " "Info: Pin \"COUNT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNT4 0 " "Info: Pin \"COUNT4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNT5 0 " "Info: Pin \"COUNT5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A8 0 " "Info: Pin \"A8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT1 0 " "Info: Pin \"OUT1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT2 0 " "Info: Pin \"OUT2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT3 0 " "Info: Pin \"OUT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT4 0 " "Info: Pin \"OUT4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT5 0 " "Info: Pin \"OUT5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT6 0 " "Info: Pin \"OUT6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT7 0 " "Info: Pin \"OUT7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT8 0 " "Info: Pin \"OUT8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/SimpleComputer/main-project/main-project.fit.smsg " "Info: Generated suppressed messages file G:/SimpleComputer/main-project/main-project.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 21:47:18 2017 " "Info: Processing ended: Wed Jun 21 21:47:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 21:47:26 2017 " "Info: Processing started: Wed Jun 21 21:47:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main-project -c main-project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off main-project -c main-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 21:47:34 2017 " "Info: Processing ended: Wed Jun 21 21:47:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 21:47:35 2017 " "Info: Processing started: Wed Jun 21 21:47:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main-project -c main-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main-project -c main-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0 A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\] 163.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 163.03 MHz between source memory \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.292 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 4.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK 1 CLK PIN_75 44 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.522 ns) + CELL(0.815 ns) 4.292 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y1 1 " "Info: 2: + IC(2.522 ns) + CELL(0.815 ns) = 4.292 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.770 ns ( 41.24 % ) " "Info: Total cell delay = 1.770 ns ( 41.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.522 ns ( 58.76 % ) " "Info: Total interconnect delay = 2.522 ns ( 58.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.292 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.312 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK 1 CLK PIN_75 44 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.522 ns) + CELL(0.835 ns) 4.312 ns A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X11_Y1 8 " "Info: 2: + IC(2.522 ns) + CELL(0.835 ns) = 4.312 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'A_Reg:inst34\|nram:inst\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 41.51 % ) " "Info: Total cell delay = 1.790 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.522 ns ( 58.49 % ) " "Info: Total interconnect delay = 2.522 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.292 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.292 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { CLK A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { CLK {} CLK~combout {} A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.522ns } { 0.000ns 0.955ns 0.835ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { A_Reg:inst34|nram:inst|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|q_a[0] {} } { 0.000ns } { 0.109ns } "" } } { "db/altsyncram_tba1.tdf" "" { Text "G:/SimpleComputer/main-project/db/altsyncram_tba1.tdf" 33 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OUT7 COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122 10.656 ns register " "Info: tco from clock \"CLK\" to destination pin \"OUT7\" through register \"COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122\" is 10.656 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.562 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns CLK 1 CLK PIN_75 44 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.666 ns) 3.562 ns COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122 2 REG LCFF_X14_Y1_N3 4 " "Info: 2: + IC(1.941 ns) + CELL(0.666 ns) = 3.562 ns; Loc. = LCFF_X14_Y1_N3; Fanout = 4; REG Node = 'COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { CLK COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 45.51 % ) " "Info: Total cell delay = 1.621 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.941 ns ( 54.49 % ) " "Info: Total interconnect delay = 1.941 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.562 ns" { CLK COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.562 ns" { CLK {} CLK~combout {} COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.941ns } { 0.000ns 0.955ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.790 ns + Longest register pin " "Info: + Longest register to pin delay is 6.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122 1 REG LCFF_X14_Y1_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y1_N3; Fanout = 4; REG Node = 'COUNTER-PLUS:inst32\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.744 ns) + CELL(3.046 ns) 6.790 ns OUT7 2 PIN PIN_93 0 " "Info: 2: + IC(3.744 ns) + CELL(3.046 ns) = 6.790 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'OUT7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.790 ns" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 OUT7 } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "G:/SimpleComputer/main-project/main-project.bdf" { { 1528 -24 152 1544 "OUT7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 44.86 % ) " "Info: Total cell delay = 3.046 ns ( 44.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.744 ns ( 55.14 % ) " "Info: Total interconnect delay = 3.744 ns ( 55.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.790 ns" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 OUT7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.790 ns" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 {} OUT7 {} } { 0.000ns 3.744ns } { 0.000ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.562 ns" { CLK COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.562 ns" { CLK {} CLK~combout {} COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.941ns } { 0.000ns 0.955ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.790 ns" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 OUT7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.790 ns" { COUNTER-PLUS:inst32|74163:inst1|f74163:sub|122 {} OUT7 {} } { 0.000ns 3.744ns } { 0.000ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 21:47:37 2017 " "Info: Processing ended: Wed Jun 21 21:47:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
