#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ffe0b1edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001ffe0b5aa70_0 .net "PC", 31 0, v000001ffe0b54540_0;  1 drivers
v000001ffe0b5c190_0 .var "clk", 0 0;
v000001ffe0b5a7f0_0 .net "clkout", 0 0, L_000001ffe0bcea20;  1 drivers
v000001ffe0b5a890_0 .net "cycles_consumed", 31 0, v000001ffe0b5a610_0;  1 drivers
v000001ffe0b5b010_0 .var "rst", 0 0;
S_000001ffe0ac5d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001ffe0b1edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001ffe0b33190 .param/l "RType" 0 4 2, C4<000000>;
P_000001ffe0b331c8 .param/l "add" 0 4 5, C4<100000>;
P_000001ffe0b33200 .param/l "addi" 0 4 8, C4<001000>;
P_000001ffe0b33238 .param/l "addu" 0 4 5, C4<100001>;
P_000001ffe0b33270 .param/l "and_" 0 4 5, C4<100100>;
P_000001ffe0b332a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ffe0b332e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ffe0b33318 .param/l "bne" 0 4 10, C4<000101>;
P_000001ffe0b33350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ffe0b33388 .param/l "j" 0 4 12, C4<000010>;
P_000001ffe0b333c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ffe0b333f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ffe0b33430 .param/l "lw" 0 4 8, C4<100011>;
P_000001ffe0b33468 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ffe0b334a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ffe0b334d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ffe0b33510 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ffe0b33548 .param/l "sll" 0 4 6, C4<000000>;
P_000001ffe0b33580 .param/l "slt" 0 4 5, C4<101010>;
P_000001ffe0b335b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ffe0b335f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ffe0b33628 .param/l "sub" 0 4 5, C4<100010>;
P_000001ffe0b33660 .param/l "subu" 0 4 5, C4<100011>;
P_000001ffe0b33698 .param/l "sw" 0 4 8, C4<101011>;
P_000001ffe0b336d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ffe0b33708 .param/l "xori" 0 4 8, C4<001110>;
L_000001ffe0bce9b0 .functor NOT 1, v000001ffe0b5b010_0, C4<0>, C4<0>, C4<0>;
L_000001ffe0bce860 .functor NOT 1, v000001ffe0b5b010_0, C4<0>, C4<0>, C4<0>;
L_000001ffe0bceb70 .functor NOT 1, v000001ffe0b5b010_0, C4<0>, C4<0>, C4<0>;
L_000001ffe0bce710 .functor NOT 1, v000001ffe0b5b010_0, C4<0>, C4<0>, C4<0>;
L_000001ffe0bcf190 .functor NOT 1, v000001ffe0b5b010_0, C4<0>, C4<0>, C4<0>;
L_000001ffe0bcee80 .functor NOT 1, v000001ffe0b5b010_0, C4<0>, C4<0>, C4<0>;
L_000001ffe0bceef0 .functor NOT 1, v000001ffe0b5b010_0, C4<0>, C4<0>, C4<0>;
L_000001ffe0bce780 .functor NOT 1, v000001ffe0b5b010_0, C4<0>, C4<0>, C4<0>;
L_000001ffe0bcea20 .functor OR 1, v000001ffe0b5c190_0, v000001ffe0b27780_0, C4<0>, C4<0>;
L_000001ffe0bce7f0 .functor OR 1, L_000001ffe0b5dac0, L_000001ffe0b5db60, C4<0>, C4<0>;
L_000001ffe0bce940 .functor AND 1, L_000001ffe0b5cbc0, L_000001ffe0b5d200, C4<1>, C4<1>;
L_000001ffe0bcf200 .functor NOT 1, v000001ffe0b5b010_0, C4<0>, C4<0>, C4<0>;
L_000001ffe0bce630 .functor OR 1, L_000001ffe0b5d980, L_000001ffe0b5da20, C4<0>, C4<0>;
L_000001ffe0bcecc0 .functor OR 1, L_000001ffe0bce630, L_000001ffe0b5dd40, C4<0>, C4<0>;
L_000001ffe0bcec50 .functor OR 1, L_000001ffe0b5c800, L_000001ffe0c28d80, C4<0>, C4<0>;
L_000001ffe0bcee10 .functor AND 1, L_000001ffe0b5c760, L_000001ffe0bcec50, C4<1>, C4<1>;
L_000001ffe0bcf120 .functor OR 1, L_000001ffe0c28420, L_000001ffe0c287e0, C4<0>, C4<0>;
L_000001ffe0bce6a0 .functor AND 1, L_000001ffe0c28560, L_000001ffe0bcf120, C4<1>, C4<1>;
L_000001ffe0bceda0 .functor NOT 1, L_000001ffe0bcea20, C4<0>, C4<0>, C4<0>;
v000001ffe0b549a0_0 .net "ALUOp", 3 0, v000001ffe0b269c0_0;  1 drivers
v000001ffe0b547c0_0 .net "ALUResult", 31 0, v000001ffe0b55bc0_0;  1 drivers
v000001ffe0b54860_0 .net "ALUSrc", 0 0, v000001ffe0b276e0_0;  1 drivers
v000001ffe0b56c30_0 .net "ALUin2", 31 0, L_000001ffe0c27ca0;  1 drivers
v000001ffe0b56870_0 .net "MemReadEn", 0 0, v000001ffe0b27460_0;  1 drivers
v000001ffe0b57d10_0 .net "MemWriteEn", 0 0, v000001ffe0b264c0_0;  1 drivers
v000001ffe0b56410_0 .net "MemtoReg", 0 0, v000001ffe0b26380_0;  1 drivers
v000001ffe0b57630_0 .net "PC", 31 0, v000001ffe0b54540_0;  alias, 1 drivers
v000001ffe0b567d0_0 .net "PCPlus1", 31 0, L_000001ffe0b5d3e0;  1 drivers
v000001ffe0b57950_0 .net "PCsrc", 0 0, v000001ffe0b54cc0_0;  1 drivers
v000001ffe0b56730_0 .net "RegDst", 0 0, v000001ffe0b26a60_0;  1 drivers
v000001ffe0b578b0_0 .net "RegWriteEn", 0 0, v000001ffe0b26240_0;  1 drivers
v000001ffe0b56b90_0 .net "WriteRegister", 4 0, L_000001ffe0b5d660;  1 drivers
v000001ffe0b56eb0_0 .net *"_ivl_0", 0 0, L_000001ffe0bce9b0;  1 drivers
L_000001ffe0bcf640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b58170_0 .net/2u *"_ivl_10", 4 0, L_000001ffe0bcf640;  1 drivers
L_000001ffe0bcfa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b57e50_0 .net *"_ivl_101", 15 0, L_000001ffe0bcfa30;  1 drivers
v000001ffe0b56e10_0 .net *"_ivl_102", 31 0, L_000001ffe0b5cc60;  1 drivers
L_000001ffe0bcfa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b56910_0 .net *"_ivl_105", 25 0, L_000001ffe0bcfa78;  1 drivers
L_000001ffe0bcfac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b565f0_0 .net/2u *"_ivl_106", 31 0, L_000001ffe0bcfac0;  1 drivers
v000001ffe0b58030_0 .net *"_ivl_108", 0 0, L_000001ffe0b5cbc0;  1 drivers
L_000001ffe0bcfb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b569b0_0 .net/2u *"_ivl_110", 5 0, L_000001ffe0bcfb08;  1 drivers
v000001ffe0b57ef0_0 .net *"_ivl_112", 0 0, L_000001ffe0b5d200;  1 drivers
v000001ffe0b57450_0 .net *"_ivl_115", 0 0, L_000001ffe0bce940;  1 drivers
v000001ffe0b562d0_0 .net *"_ivl_116", 47 0, L_000001ffe0b5ca80;  1 drivers
L_000001ffe0bcfb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b57270_0 .net *"_ivl_119", 15 0, L_000001ffe0bcfb50;  1 drivers
L_000001ffe0bcf688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ffe0b56a50_0 .net/2u *"_ivl_12", 5 0, L_000001ffe0bcf688;  1 drivers
v000001ffe0b56ff0_0 .net *"_ivl_120", 47 0, L_000001ffe0b5dc00;  1 drivers
L_000001ffe0bcfb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b574f0_0 .net *"_ivl_123", 15 0, L_000001ffe0bcfb98;  1 drivers
v000001ffe0b580d0_0 .net *"_ivl_125", 0 0, L_000001ffe0b5e060;  1 drivers
v000001ffe0b576d0_0 .net *"_ivl_126", 31 0, L_000001ffe0b5cda0;  1 drivers
v000001ffe0b56370_0 .net *"_ivl_128", 47 0, L_000001ffe0b5d2a0;  1 drivers
v000001ffe0b57130_0 .net *"_ivl_130", 47 0, L_000001ffe0b5c620;  1 drivers
v000001ffe0b56cd0_0 .net *"_ivl_132", 47 0, L_000001ffe0b5cd00;  1 drivers
v000001ffe0b579f0_0 .net *"_ivl_134", 47 0, L_000001ffe0b5ce40;  1 drivers
v000001ffe0b57db0_0 .net *"_ivl_14", 0 0, L_000001ffe0b5b3d0;  1 drivers
v000001ffe0b57a90_0 .net *"_ivl_140", 0 0, L_000001ffe0bcf200;  1 drivers
L_000001ffe0bcfc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b56d70_0 .net/2u *"_ivl_142", 31 0, L_000001ffe0bcfc28;  1 drivers
L_000001ffe0bcfd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ffe0b57590_0 .net/2u *"_ivl_146", 5 0, L_000001ffe0bcfd00;  1 drivers
v000001ffe0b564b0_0 .net *"_ivl_148", 0 0, L_000001ffe0b5d980;  1 drivers
L_000001ffe0bcfd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ffe0b57f90_0 .net/2u *"_ivl_150", 5 0, L_000001ffe0bcfd48;  1 drivers
v000001ffe0b57b30_0 .net *"_ivl_152", 0 0, L_000001ffe0b5da20;  1 drivers
v000001ffe0b56550_0 .net *"_ivl_155", 0 0, L_000001ffe0bce630;  1 drivers
L_000001ffe0bcfd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ffe0b56af0_0 .net/2u *"_ivl_156", 5 0, L_000001ffe0bcfd90;  1 drivers
v000001ffe0b56690_0 .net *"_ivl_158", 0 0, L_000001ffe0b5dd40;  1 drivers
L_000001ffe0bcf6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ffe0b56f50_0 .net/2u *"_ivl_16", 4 0, L_000001ffe0bcf6d0;  1 drivers
v000001ffe0b57090_0 .net *"_ivl_161", 0 0, L_000001ffe0bcecc0;  1 drivers
L_000001ffe0bcfdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b57bd0_0 .net/2u *"_ivl_162", 15 0, L_000001ffe0bcfdd8;  1 drivers
v000001ffe0b57c70_0 .net *"_ivl_164", 31 0, L_000001ffe0b5e100;  1 drivers
v000001ffe0b571d0_0 .net *"_ivl_167", 0 0, L_000001ffe0b5de80;  1 drivers
v000001ffe0b57310_0 .net *"_ivl_168", 15 0, L_000001ffe0b5df20;  1 drivers
v000001ffe0b573b0_0 .net *"_ivl_170", 31 0, L_000001ffe0b5c4e0;  1 drivers
v000001ffe0b57770_0 .net *"_ivl_174", 31 0, L_000001ffe0b5c6c0;  1 drivers
L_000001ffe0bcfe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b57810_0 .net *"_ivl_177", 25 0, L_000001ffe0bcfe20;  1 drivers
L_000001ffe0bcfe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b5a180_0 .net/2u *"_ivl_178", 31 0, L_000001ffe0bcfe68;  1 drivers
v000001ffe0b59780_0 .net *"_ivl_180", 0 0, L_000001ffe0b5c760;  1 drivers
L_000001ffe0bcfeb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b593c0_0 .net/2u *"_ivl_182", 5 0, L_000001ffe0bcfeb0;  1 drivers
v000001ffe0b5a0e0_0 .net *"_ivl_184", 0 0, L_000001ffe0b5c800;  1 drivers
L_000001ffe0bcfef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ffe0b58600_0 .net/2u *"_ivl_186", 5 0, L_000001ffe0bcfef8;  1 drivers
v000001ffe0b582e0_0 .net *"_ivl_188", 0 0, L_000001ffe0c28d80;  1 drivers
v000001ffe0b59320_0 .net *"_ivl_19", 4 0, L_000001ffe0b5b470;  1 drivers
v000001ffe0b58380_0 .net *"_ivl_191", 0 0, L_000001ffe0bcec50;  1 drivers
v000001ffe0b59be0_0 .net *"_ivl_193", 0 0, L_000001ffe0bcee10;  1 drivers
L_000001ffe0bcff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ffe0b59e60_0 .net/2u *"_ivl_194", 5 0, L_000001ffe0bcff40;  1 drivers
v000001ffe0b586a0_0 .net *"_ivl_196", 0 0, L_000001ffe0c28ec0;  1 drivers
L_000001ffe0bcff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ffe0b58420_0 .net/2u *"_ivl_198", 31 0, L_000001ffe0bcff88;  1 drivers
L_000001ffe0bcf5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b59820_0 .net/2u *"_ivl_2", 5 0, L_000001ffe0bcf5f8;  1 drivers
v000001ffe0b59b40_0 .net *"_ivl_20", 4 0, L_000001ffe0b5b510;  1 drivers
v000001ffe0b58740_0 .net *"_ivl_200", 31 0, L_000001ffe0c27b60;  1 drivers
v000001ffe0b58d80_0 .net *"_ivl_204", 31 0, L_000001ffe0c284c0;  1 drivers
L_000001ffe0bcffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b590a0_0 .net *"_ivl_207", 25 0, L_000001ffe0bcffd0;  1 drivers
L_000001ffe0bd0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b584c0_0 .net/2u *"_ivl_208", 31 0, L_000001ffe0bd0018;  1 drivers
v000001ffe0b58560_0 .net *"_ivl_210", 0 0, L_000001ffe0c28560;  1 drivers
L_000001ffe0bd0060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b58c40_0 .net/2u *"_ivl_212", 5 0, L_000001ffe0bd0060;  1 drivers
v000001ffe0b59000_0 .net *"_ivl_214", 0 0, L_000001ffe0c28420;  1 drivers
L_000001ffe0bd00a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ffe0b58ce0_0 .net/2u *"_ivl_216", 5 0, L_000001ffe0bd00a8;  1 drivers
v000001ffe0b58b00_0 .net *"_ivl_218", 0 0, L_000001ffe0c287e0;  1 drivers
v000001ffe0b59a00_0 .net *"_ivl_221", 0 0, L_000001ffe0bcf120;  1 drivers
v000001ffe0b58f60_0 .net *"_ivl_223", 0 0, L_000001ffe0bce6a0;  1 drivers
L_000001ffe0bd00f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ffe0b59fa0_0 .net/2u *"_ivl_224", 5 0, L_000001ffe0bd00f0;  1 drivers
v000001ffe0b58e20_0 .net *"_ivl_226", 0 0, L_000001ffe0c28100;  1 drivers
v000001ffe0b596e0_0 .net *"_ivl_228", 31 0, L_000001ffe0c27840;  1 drivers
v000001ffe0b587e0_0 .net *"_ivl_24", 0 0, L_000001ffe0bceb70;  1 drivers
L_000001ffe0bcf718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b58ec0_0 .net/2u *"_ivl_26", 4 0, L_000001ffe0bcf718;  1 drivers
v000001ffe0b59500_0 .net *"_ivl_29", 4 0, L_000001ffe0b5b5b0;  1 drivers
v000001ffe0b59aa0_0 .net *"_ivl_32", 0 0, L_000001ffe0bce710;  1 drivers
L_000001ffe0bcf760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b58880_0 .net/2u *"_ivl_34", 4 0, L_000001ffe0bcf760;  1 drivers
v000001ffe0b59c80_0 .net *"_ivl_37", 4 0, L_000001ffe0b5b790;  1 drivers
v000001ffe0b58920_0 .net *"_ivl_40", 0 0, L_000001ffe0bcf190;  1 drivers
L_000001ffe0bcf7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b59640_0 .net/2u *"_ivl_42", 15 0, L_000001ffe0bcf7a8;  1 drivers
v000001ffe0b59140_0 .net *"_ivl_45", 15 0, L_000001ffe0b5dde0;  1 drivers
v000001ffe0b59f00_0 .net *"_ivl_48", 0 0, L_000001ffe0bcee80;  1 drivers
v000001ffe0b589c0_0 .net *"_ivl_5", 5 0, L_000001ffe0b5acf0;  1 drivers
L_000001ffe0bcf7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b59460_0 .net/2u *"_ivl_50", 36 0, L_000001ffe0bcf7f0;  1 drivers
L_000001ffe0bcf838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b58a60_0 .net/2u *"_ivl_52", 31 0, L_000001ffe0bcf838;  1 drivers
v000001ffe0b598c0_0 .net *"_ivl_55", 4 0, L_000001ffe0b5cf80;  1 drivers
v000001ffe0b591e0_0 .net *"_ivl_56", 36 0, L_000001ffe0b5cb20;  1 drivers
v000001ffe0b58ba0_0 .net *"_ivl_58", 36 0, L_000001ffe0b5c8a0;  1 drivers
v000001ffe0b5a040_0 .net *"_ivl_62", 0 0, L_000001ffe0bceef0;  1 drivers
L_000001ffe0bcf880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b59280_0 .net/2u *"_ivl_64", 5 0, L_000001ffe0bcf880;  1 drivers
v000001ffe0b59d20_0 .net *"_ivl_67", 5 0, L_000001ffe0b5d020;  1 drivers
v000001ffe0b595a0_0 .net *"_ivl_70", 0 0, L_000001ffe0bce780;  1 drivers
L_000001ffe0bcf8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b59960_0 .net/2u *"_ivl_72", 57 0, L_000001ffe0bcf8c8;  1 drivers
L_000001ffe0bcf910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b59dc0_0 .net/2u *"_ivl_74", 31 0, L_000001ffe0bcf910;  1 drivers
v000001ffe0b5ba10_0 .net *"_ivl_77", 25 0, L_000001ffe0b5c580;  1 drivers
v000001ffe0b5bbf0_0 .net *"_ivl_78", 57 0, L_000001ffe0b5c9e0;  1 drivers
v000001ffe0b5b970_0 .net *"_ivl_8", 0 0, L_000001ffe0bce860;  1 drivers
v000001ffe0b5b150_0 .net *"_ivl_80", 57 0, L_000001ffe0b5c940;  1 drivers
L_000001ffe0bcf958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ffe0b5af70_0 .net/2u *"_ivl_84", 31 0, L_000001ffe0bcf958;  1 drivers
L_000001ffe0bcf9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ffe0b5aed0_0 .net/2u *"_ivl_88", 5 0, L_000001ffe0bcf9a0;  1 drivers
v000001ffe0b5a9d0_0 .net *"_ivl_90", 0 0, L_000001ffe0b5dac0;  1 drivers
L_000001ffe0bcf9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ffe0b5b0b0_0 .net/2u *"_ivl_92", 5 0, L_000001ffe0bcf9e8;  1 drivers
v000001ffe0b5a570_0 .net *"_ivl_94", 0 0, L_000001ffe0b5db60;  1 drivers
v000001ffe0b5a430_0 .net *"_ivl_97", 0 0, L_000001ffe0bce7f0;  1 drivers
v000001ffe0b5bb50_0 .net *"_ivl_98", 47 0, L_000001ffe0b5d7a0;  1 drivers
v000001ffe0b5c050_0 .net "adderResult", 31 0, L_000001ffe0b5d340;  1 drivers
v000001ffe0b5ab10_0 .net "address", 31 0, L_000001ffe0b5d160;  1 drivers
v000001ffe0b5bab0_0 .net "clk", 0 0, L_000001ffe0bcea20;  alias, 1 drivers
v000001ffe0b5a610_0 .var "cycles_consumed", 31 0;
v000001ffe0b5b1f0_0 .net "extImm", 31 0, L_000001ffe0b5e1a0;  1 drivers
v000001ffe0b5b830_0 .net "funct", 5 0, L_000001ffe0b5dfc0;  1 drivers
v000001ffe0b5a390_0 .net "hlt", 0 0, v000001ffe0b27780_0;  1 drivers
v000001ffe0b5abb0_0 .net "imm", 15 0, L_000001ffe0b5d480;  1 drivers
v000001ffe0b5bc90_0 .net "immediate", 31 0, L_000001ffe0c28380;  1 drivers
v000001ffe0b5ae30_0 .net "input_clk", 0 0, v000001ffe0b5c190_0;  1 drivers
v000001ffe0b5bd30_0 .net "instruction", 31 0, L_000001ffe0b5d5c0;  1 drivers
v000001ffe0b5b8d0_0 .net "memoryReadData", 31 0, v000001ffe0b54360_0;  1 drivers
v000001ffe0b5ac50_0 .net "nextPC", 31 0, L_000001ffe0b5cee0;  1 drivers
v000001ffe0b5bdd0_0 .net "opcode", 5 0, L_000001ffe0b5b330;  1 drivers
v000001ffe0b5a930_0 .net "rd", 4 0, L_000001ffe0b5b650;  1 drivers
v000001ffe0b5a2f0_0 .net "readData1", 31 0, L_000001ffe0bcea90;  1 drivers
v000001ffe0b5a4d0_0 .net "readData1_w", 31 0, L_000001ffe0c27660;  1 drivers
v000001ffe0b5be70_0 .net "readData2", 31 0, L_000001ffe0bceb00;  1 drivers
v000001ffe0b5a6b0_0 .net "rs", 4 0, L_000001ffe0b5b6f0;  1 drivers
v000001ffe0b5bf10_0 .net "rst", 0 0, v000001ffe0b5b010_0;  1 drivers
v000001ffe0b5bfb0_0 .net "rt", 4 0, L_000001ffe0b5d840;  1 drivers
v000001ffe0b5a750_0 .net "shamt", 31 0, L_000001ffe0b5d0c0;  1 drivers
v000001ffe0b5ad90_0 .net "wire_instruction", 31 0, L_000001ffe0bce8d0;  1 drivers
v000001ffe0b5c0f0_0 .net "writeData", 31 0, L_000001ffe0c28ba0;  1 drivers
v000001ffe0b5b290_0 .net "zero", 0 0, L_000001ffe0c29500;  1 drivers
L_000001ffe0b5acf0 .part L_000001ffe0b5d5c0, 26, 6;
L_000001ffe0b5b330 .functor MUXZ 6, L_000001ffe0b5acf0, L_000001ffe0bcf5f8, L_000001ffe0bce9b0, C4<>;
L_000001ffe0b5b3d0 .cmp/eq 6, L_000001ffe0b5b330, L_000001ffe0bcf688;
L_000001ffe0b5b470 .part L_000001ffe0b5d5c0, 11, 5;
L_000001ffe0b5b510 .functor MUXZ 5, L_000001ffe0b5b470, L_000001ffe0bcf6d0, L_000001ffe0b5b3d0, C4<>;
L_000001ffe0b5b650 .functor MUXZ 5, L_000001ffe0b5b510, L_000001ffe0bcf640, L_000001ffe0bce860, C4<>;
L_000001ffe0b5b5b0 .part L_000001ffe0b5d5c0, 21, 5;
L_000001ffe0b5b6f0 .functor MUXZ 5, L_000001ffe0b5b5b0, L_000001ffe0bcf718, L_000001ffe0bceb70, C4<>;
L_000001ffe0b5b790 .part L_000001ffe0b5d5c0, 16, 5;
L_000001ffe0b5d840 .functor MUXZ 5, L_000001ffe0b5b790, L_000001ffe0bcf760, L_000001ffe0bce710, C4<>;
L_000001ffe0b5dde0 .part L_000001ffe0b5d5c0, 0, 16;
L_000001ffe0b5d480 .functor MUXZ 16, L_000001ffe0b5dde0, L_000001ffe0bcf7a8, L_000001ffe0bcf190, C4<>;
L_000001ffe0b5cf80 .part L_000001ffe0b5d5c0, 6, 5;
L_000001ffe0b5cb20 .concat [ 5 32 0 0], L_000001ffe0b5cf80, L_000001ffe0bcf838;
L_000001ffe0b5c8a0 .functor MUXZ 37, L_000001ffe0b5cb20, L_000001ffe0bcf7f0, L_000001ffe0bcee80, C4<>;
L_000001ffe0b5d0c0 .part L_000001ffe0b5c8a0, 0, 32;
L_000001ffe0b5d020 .part L_000001ffe0b5d5c0, 0, 6;
L_000001ffe0b5dfc0 .functor MUXZ 6, L_000001ffe0b5d020, L_000001ffe0bcf880, L_000001ffe0bceef0, C4<>;
L_000001ffe0b5c580 .part L_000001ffe0b5d5c0, 0, 26;
L_000001ffe0b5c9e0 .concat [ 26 32 0 0], L_000001ffe0b5c580, L_000001ffe0bcf910;
L_000001ffe0b5c940 .functor MUXZ 58, L_000001ffe0b5c9e0, L_000001ffe0bcf8c8, L_000001ffe0bce780, C4<>;
L_000001ffe0b5d160 .part L_000001ffe0b5c940, 0, 32;
L_000001ffe0b5d3e0 .arith/sum 32, v000001ffe0b54540_0, L_000001ffe0bcf958;
L_000001ffe0b5dac0 .cmp/eq 6, L_000001ffe0b5b330, L_000001ffe0bcf9a0;
L_000001ffe0b5db60 .cmp/eq 6, L_000001ffe0b5b330, L_000001ffe0bcf9e8;
L_000001ffe0b5d7a0 .concat [ 32 16 0 0], L_000001ffe0b5d160, L_000001ffe0bcfa30;
L_000001ffe0b5cc60 .concat [ 6 26 0 0], L_000001ffe0b5b330, L_000001ffe0bcfa78;
L_000001ffe0b5cbc0 .cmp/eq 32, L_000001ffe0b5cc60, L_000001ffe0bcfac0;
L_000001ffe0b5d200 .cmp/eq 6, L_000001ffe0b5dfc0, L_000001ffe0bcfb08;
L_000001ffe0b5ca80 .concat [ 32 16 0 0], L_000001ffe0bcea90, L_000001ffe0bcfb50;
L_000001ffe0b5dc00 .concat [ 32 16 0 0], v000001ffe0b54540_0, L_000001ffe0bcfb98;
L_000001ffe0b5e060 .part L_000001ffe0b5d480, 15, 1;
LS_000001ffe0b5cda0_0_0 .concat [ 1 1 1 1], L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060;
LS_000001ffe0b5cda0_0_4 .concat [ 1 1 1 1], L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060;
LS_000001ffe0b5cda0_0_8 .concat [ 1 1 1 1], L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060;
LS_000001ffe0b5cda0_0_12 .concat [ 1 1 1 1], L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060;
LS_000001ffe0b5cda0_0_16 .concat [ 1 1 1 1], L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060;
LS_000001ffe0b5cda0_0_20 .concat [ 1 1 1 1], L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060;
LS_000001ffe0b5cda0_0_24 .concat [ 1 1 1 1], L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060;
LS_000001ffe0b5cda0_0_28 .concat [ 1 1 1 1], L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060, L_000001ffe0b5e060;
LS_000001ffe0b5cda0_1_0 .concat [ 4 4 4 4], LS_000001ffe0b5cda0_0_0, LS_000001ffe0b5cda0_0_4, LS_000001ffe0b5cda0_0_8, LS_000001ffe0b5cda0_0_12;
LS_000001ffe0b5cda0_1_4 .concat [ 4 4 4 4], LS_000001ffe0b5cda0_0_16, LS_000001ffe0b5cda0_0_20, LS_000001ffe0b5cda0_0_24, LS_000001ffe0b5cda0_0_28;
L_000001ffe0b5cda0 .concat [ 16 16 0 0], LS_000001ffe0b5cda0_1_0, LS_000001ffe0b5cda0_1_4;
L_000001ffe0b5d2a0 .concat [ 16 32 0 0], L_000001ffe0b5d480, L_000001ffe0b5cda0;
L_000001ffe0b5c620 .arith/sum 48, L_000001ffe0b5dc00, L_000001ffe0b5d2a0;
L_000001ffe0b5cd00 .functor MUXZ 48, L_000001ffe0b5c620, L_000001ffe0b5ca80, L_000001ffe0bce940, C4<>;
L_000001ffe0b5ce40 .functor MUXZ 48, L_000001ffe0b5cd00, L_000001ffe0b5d7a0, L_000001ffe0bce7f0, C4<>;
L_000001ffe0b5d340 .part L_000001ffe0b5ce40, 0, 32;
L_000001ffe0b5cee0 .functor MUXZ 32, L_000001ffe0b5d3e0, L_000001ffe0b5d340, v000001ffe0b54cc0_0, C4<>;
L_000001ffe0b5d5c0 .functor MUXZ 32, L_000001ffe0bce8d0, L_000001ffe0bcfc28, L_000001ffe0bcf200, C4<>;
L_000001ffe0b5d980 .cmp/eq 6, L_000001ffe0b5b330, L_000001ffe0bcfd00;
L_000001ffe0b5da20 .cmp/eq 6, L_000001ffe0b5b330, L_000001ffe0bcfd48;
L_000001ffe0b5dd40 .cmp/eq 6, L_000001ffe0b5b330, L_000001ffe0bcfd90;
L_000001ffe0b5e100 .concat [ 16 16 0 0], L_000001ffe0b5d480, L_000001ffe0bcfdd8;
L_000001ffe0b5de80 .part L_000001ffe0b5d480, 15, 1;
LS_000001ffe0b5df20_0_0 .concat [ 1 1 1 1], L_000001ffe0b5de80, L_000001ffe0b5de80, L_000001ffe0b5de80, L_000001ffe0b5de80;
LS_000001ffe0b5df20_0_4 .concat [ 1 1 1 1], L_000001ffe0b5de80, L_000001ffe0b5de80, L_000001ffe0b5de80, L_000001ffe0b5de80;
LS_000001ffe0b5df20_0_8 .concat [ 1 1 1 1], L_000001ffe0b5de80, L_000001ffe0b5de80, L_000001ffe0b5de80, L_000001ffe0b5de80;
LS_000001ffe0b5df20_0_12 .concat [ 1 1 1 1], L_000001ffe0b5de80, L_000001ffe0b5de80, L_000001ffe0b5de80, L_000001ffe0b5de80;
L_000001ffe0b5df20 .concat [ 4 4 4 4], LS_000001ffe0b5df20_0_0, LS_000001ffe0b5df20_0_4, LS_000001ffe0b5df20_0_8, LS_000001ffe0b5df20_0_12;
L_000001ffe0b5c4e0 .concat [ 16 16 0 0], L_000001ffe0b5d480, L_000001ffe0b5df20;
L_000001ffe0b5e1a0 .functor MUXZ 32, L_000001ffe0b5c4e0, L_000001ffe0b5e100, L_000001ffe0bcecc0, C4<>;
L_000001ffe0b5c6c0 .concat [ 6 26 0 0], L_000001ffe0b5b330, L_000001ffe0bcfe20;
L_000001ffe0b5c760 .cmp/eq 32, L_000001ffe0b5c6c0, L_000001ffe0bcfe68;
L_000001ffe0b5c800 .cmp/eq 6, L_000001ffe0b5dfc0, L_000001ffe0bcfeb0;
L_000001ffe0c28d80 .cmp/eq 6, L_000001ffe0b5dfc0, L_000001ffe0bcfef8;
L_000001ffe0c28ec0 .cmp/eq 6, L_000001ffe0b5b330, L_000001ffe0bcff40;
L_000001ffe0c27b60 .functor MUXZ 32, L_000001ffe0b5e1a0, L_000001ffe0bcff88, L_000001ffe0c28ec0, C4<>;
L_000001ffe0c28380 .functor MUXZ 32, L_000001ffe0c27b60, L_000001ffe0b5d0c0, L_000001ffe0bcee10, C4<>;
L_000001ffe0c284c0 .concat [ 6 26 0 0], L_000001ffe0b5b330, L_000001ffe0bcffd0;
L_000001ffe0c28560 .cmp/eq 32, L_000001ffe0c284c0, L_000001ffe0bd0018;
L_000001ffe0c28420 .cmp/eq 6, L_000001ffe0b5dfc0, L_000001ffe0bd0060;
L_000001ffe0c287e0 .cmp/eq 6, L_000001ffe0b5dfc0, L_000001ffe0bd00a8;
L_000001ffe0c28100 .cmp/eq 6, L_000001ffe0b5b330, L_000001ffe0bd00f0;
L_000001ffe0c27840 .functor MUXZ 32, L_000001ffe0bcea90, v000001ffe0b54540_0, L_000001ffe0c28100, C4<>;
L_000001ffe0c27660 .functor MUXZ 32, L_000001ffe0c27840, L_000001ffe0bceb00, L_000001ffe0bce6a0, C4<>;
S_000001ffe0ac5ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001ffe0ac5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ffe0b15560 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ffe0bcebe0 .functor NOT 1, v000001ffe0b276e0_0, C4<0>, C4<0>, C4<0>;
v000001ffe0b27500_0 .net *"_ivl_0", 0 0, L_000001ffe0bcebe0;  1 drivers
v000001ffe0b27c80_0 .net "in1", 31 0, L_000001ffe0bceb00;  alias, 1 drivers
v000001ffe0b26ba0_0 .net "in2", 31 0, L_000001ffe0c28380;  alias, 1 drivers
v000001ffe0b27320_0 .net "out", 31 0, L_000001ffe0c27ca0;  alias, 1 drivers
v000001ffe0b26100_0 .net "s", 0 0, v000001ffe0b276e0_0;  alias, 1 drivers
L_000001ffe0c27ca0 .functor MUXZ 32, L_000001ffe0c28380, L_000001ffe0bceb00, L_000001ffe0bcebe0, C4<>;
S_000001ffe0b869c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001ffe0ac5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ffe0bc0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001ffe0bc00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001ffe0bc0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001ffe0bc0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001ffe0bc0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001ffe0bc01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ffe0bc01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ffe0bc0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001ffe0bc0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ffe0bc0288 .param/l "j" 0 4 12, C4<000010>;
P_000001ffe0bc02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ffe0bc02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ffe0bc0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001ffe0bc0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ffe0bc03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ffe0bc03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ffe0bc0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ffe0bc0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001ffe0bc0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001ffe0bc04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ffe0bc04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ffe0bc0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001ffe0bc0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001ffe0bc0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001ffe0bc05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ffe0bc0608 .param/l "xori" 0 4 8, C4<001110>;
v000001ffe0b269c0_0 .var "ALUOp", 3 0;
v000001ffe0b276e0_0 .var "ALUSrc", 0 0;
v000001ffe0b27460_0 .var "MemReadEn", 0 0;
v000001ffe0b264c0_0 .var "MemWriteEn", 0 0;
v000001ffe0b26380_0 .var "MemtoReg", 0 0;
v000001ffe0b26a60_0 .var "RegDst", 0 0;
v000001ffe0b26240_0 .var "RegWriteEn", 0 0;
v000001ffe0b262e0_0 .net "funct", 5 0, L_000001ffe0b5dfc0;  alias, 1 drivers
v000001ffe0b27780_0 .var "hlt", 0 0;
v000001ffe0b26c40_0 .net "opcode", 5 0, L_000001ffe0b5b330;  alias, 1 drivers
v000001ffe0b27820_0 .net "rst", 0 0, v000001ffe0b5b010_0;  alias, 1 drivers
E_000001ffe0b15da0 .event anyedge, v000001ffe0b27820_0, v000001ffe0b26c40_0, v000001ffe0b262e0_0;
S_000001ffe0b86b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001ffe0ac5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001ffe0b15f20 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001ffe0bce8d0 .functor BUFZ 32, L_000001ffe0b5d520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ffe0b26420_0 .net "Data_Out", 31 0, L_000001ffe0bce8d0;  alias, 1 drivers
v000001ffe0b278c0 .array "InstMem", 0 1023, 31 0;
v000001ffe0b26ce0_0 .net *"_ivl_0", 31 0, L_000001ffe0b5d520;  1 drivers
v000001ffe0b26d80_0 .net *"_ivl_3", 9 0, L_000001ffe0b5c300;  1 drivers
v000001ffe0b26560_0 .net *"_ivl_4", 11 0, L_000001ffe0b5dca0;  1 drivers
L_000001ffe0bcfbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ffe0b27960_0 .net *"_ivl_7", 1 0, L_000001ffe0bcfbe0;  1 drivers
v000001ffe0b27a00_0 .net "addr", 31 0, v000001ffe0b54540_0;  alias, 1 drivers
v000001ffe0b27aa0_0 .var/i "i", 31 0;
L_000001ffe0b5d520 .array/port v000001ffe0b278c0, L_000001ffe0b5dca0;
L_000001ffe0b5c300 .part v000001ffe0b54540_0, 0, 10;
L_000001ffe0b5dca0 .concat [ 10 2 0 0], L_000001ffe0b5c300, L_000001ffe0bcfbe0;
S_000001ffe0ac53d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001ffe0ac5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001ffe0bcea90 .functor BUFZ 32, L_000001ffe0b5c3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ffe0bceb00 .functor BUFZ 32, L_000001ffe0b5d700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ffe0b27d20_0 .net *"_ivl_0", 31 0, L_000001ffe0b5c3a0;  1 drivers
v000001ffe0b27dc0_0 .net *"_ivl_10", 6 0, L_000001ffe0b5d8e0;  1 drivers
L_000001ffe0bcfcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ffe0b054c0_0 .net *"_ivl_13", 1 0, L_000001ffe0bcfcb8;  1 drivers
v000001ffe0b03e40_0 .net *"_ivl_2", 6 0, L_000001ffe0b5c440;  1 drivers
L_000001ffe0bcfc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ffe0b55e40_0 .net *"_ivl_5", 1 0, L_000001ffe0bcfc70;  1 drivers
v000001ffe0b56160_0 .net *"_ivl_8", 31 0, L_000001ffe0b5d700;  1 drivers
v000001ffe0b551c0_0 .net "clk", 0 0, L_000001ffe0bcea20;  alias, 1 drivers
v000001ffe0b55300_0 .var/i "i", 31 0;
v000001ffe0b54d60_0 .net "readData1", 31 0, L_000001ffe0bcea90;  alias, 1 drivers
v000001ffe0b55440_0 .net "readData2", 31 0, L_000001ffe0bceb00;  alias, 1 drivers
v000001ffe0b56020_0 .net "readRegister1", 4 0, L_000001ffe0b5b6f0;  alias, 1 drivers
v000001ffe0b55580_0 .net "readRegister2", 4 0, L_000001ffe0b5d840;  alias, 1 drivers
v000001ffe0b55f80 .array "registers", 31 0, 31 0;
v000001ffe0b54b80_0 .net "rst", 0 0, v000001ffe0b5b010_0;  alias, 1 drivers
v000001ffe0b553a0_0 .net "we", 0 0, v000001ffe0b26240_0;  alias, 1 drivers
v000001ffe0b54a40_0 .net "writeData", 31 0, L_000001ffe0c28ba0;  alias, 1 drivers
v000001ffe0b55760_0 .net "writeRegister", 4 0, L_000001ffe0b5d660;  alias, 1 drivers
E_000001ffe0b15fa0/0 .event negedge, v000001ffe0b27820_0;
E_000001ffe0b15fa0/1 .event posedge, v000001ffe0b551c0_0;
E_000001ffe0b15fa0 .event/or E_000001ffe0b15fa0/0, E_000001ffe0b15fa0/1;
L_000001ffe0b5c3a0 .array/port v000001ffe0b55f80, L_000001ffe0b5c440;
L_000001ffe0b5c440 .concat [ 5 2 0 0], L_000001ffe0b5b6f0, L_000001ffe0bcfc70;
L_000001ffe0b5d700 .array/port v000001ffe0b55f80, L_000001ffe0b5d8e0;
L_000001ffe0b5d8e0 .concat [ 5 2 0 0], L_000001ffe0b5d840, L_000001ffe0bcfcb8;
S_000001ffe0ac5560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001ffe0ac53d0;
 .timescale 0 0;
v000001ffe0b27be0_0 .var/i "i", 31 0;
S_000001ffe0aae550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001ffe0ac5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ffe0b15660 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ffe0bced30 .functor NOT 1, v000001ffe0b26a60_0, C4<0>, C4<0>, C4<0>;
v000001ffe0b55260_0 .net *"_ivl_0", 0 0, L_000001ffe0bced30;  1 drivers
v000001ffe0b55da0_0 .net "in1", 4 0, L_000001ffe0b5d840;  alias, 1 drivers
v000001ffe0b54c20_0 .net "in2", 4 0, L_000001ffe0b5b650;  alias, 1 drivers
v000001ffe0b55120_0 .net "out", 4 0, L_000001ffe0b5d660;  alias, 1 drivers
v000001ffe0b54ae0_0 .net "s", 0 0, v000001ffe0b26a60_0;  alias, 1 drivers
L_000001ffe0b5d660 .functor MUXZ 5, L_000001ffe0b5b650, L_000001ffe0b5d840, L_000001ffe0bced30, C4<>;
S_000001ffe0aae6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001ffe0ac5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ffe0b168a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ffe0bcef60 .functor NOT 1, v000001ffe0b26380_0, C4<0>, C4<0>, C4<0>;
v000001ffe0b54f40_0 .net *"_ivl_0", 0 0, L_000001ffe0bcef60;  1 drivers
v000001ffe0b54900_0 .net "in1", 31 0, v000001ffe0b55bc0_0;  alias, 1 drivers
v000001ffe0b55080_0 .net "in2", 31 0, v000001ffe0b54360_0;  alias, 1 drivers
v000001ffe0b554e0_0 .net "out", 31 0, L_000001ffe0c28ba0;  alias, 1 drivers
v000001ffe0b55b20_0 .net "s", 0 0, v000001ffe0b26380_0;  alias, 1 drivers
L_000001ffe0c28ba0 .functor MUXZ 32, v000001ffe0b54360_0, v000001ffe0b55bc0_0, L_000001ffe0bcef60, C4<>;
S_000001ffe0af3200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001ffe0ac5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ffe0af3390 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ffe0af33c8 .param/l "AND" 0 9 12, C4<0010>;
P_000001ffe0af3400 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ffe0af3438 .param/l "OR" 0 9 12, C4<0011>;
P_000001ffe0af3470 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ffe0af34a8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ffe0af34e0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ffe0af3518 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ffe0af3550 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ffe0af3588 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ffe0af35c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ffe0af35f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ffe0bd0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffe0b55c60_0 .net/2u *"_ivl_0", 31 0, L_000001ffe0bd0138;  1 drivers
v000001ffe0b54e00_0 .net "opSel", 3 0, v000001ffe0b269c0_0;  alias, 1 drivers
v000001ffe0b54680_0 .net "operand1", 31 0, L_000001ffe0c27660;  alias, 1 drivers
v000001ffe0b55620_0 .net "operand2", 31 0, L_000001ffe0c27ca0;  alias, 1 drivers
v000001ffe0b55bc0_0 .var "result", 31 0;
v000001ffe0b544a0_0 .net "zero", 0 0, L_000001ffe0c29500;  alias, 1 drivers
E_000001ffe0b16e20 .event anyedge, v000001ffe0b269c0_0, v000001ffe0b54680_0, v000001ffe0b27320_0;
L_000001ffe0c29500 .cmp/eq 32, v000001ffe0b55bc0_0, L_000001ffe0bd0138;
S_000001ffe0adb890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001ffe0ac5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001ffe0bc1660 .param/l "RType" 0 4 2, C4<000000>;
P_000001ffe0bc1698 .param/l "add" 0 4 5, C4<100000>;
P_000001ffe0bc16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ffe0bc1708 .param/l "addu" 0 4 5, C4<100001>;
P_000001ffe0bc1740 .param/l "and_" 0 4 5, C4<100100>;
P_000001ffe0bc1778 .param/l "andi" 0 4 8, C4<001100>;
P_000001ffe0bc17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ffe0bc17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ffe0bc1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ffe0bc1858 .param/l "j" 0 4 12, C4<000010>;
P_000001ffe0bc1890 .param/l "jal" 0 4 12, C4<000011>;
P_000001ffe0bc18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ffe0bc1900 .param/l "lw" 0 4 8, C4<100011>;
P_000001ffe0bc1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ffe0bc1970 .param/l "or_" 0 4 5, C4<100101>;
P_000001ffe0bc19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ffe0bc19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ffe0bc1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001ffe0bc1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001ffe0bc1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001ffe0bc1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ffe0bc1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ffe0bc1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001ffe0bc1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001ffe0bc1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ffe0bc1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001ffe0b54cc0_0 .var "PCsrc", 0 0;
v000001ffe0b55a80_0 .net "funct", 5 0, L_000001ffe0b5dfc0;  alias, 1 drivers
v000001ffe0b55d00_0 .net "opcode", 5 0, L_000001ffe0b5b330;  alias, 1 drivers
v000001ffe0b55800_0 .net "operand1", 31 0, L_000001ffe0bcea90;  alias, 1 drivers
v000001ffe0b54ea0_0 .net "operand2", 31 0, L_000001ffe0c27ca0;  alias, 1 drivers
v000001ffe0b55ee0_0 .net "rst", 0 0, v000001ffe0b5b010_0;  alias, 1 drivers
E_000001ffe0b170a0/0 .event anyedge, v000001ffe0b27820_0, v000001ffe0b26c40_0, v000001ffe0b54d60_0, v000001ffe0b27320_0;
E_000001ffe0b170a0/1 .event anyedge, v000001ffe0b262e0_0;
E_000001ffe0b170a0 .event/or E_000001ffe0b170a0/0, E_000001ffe0b170a0/1;
S_000001ffe0adba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001ffe0ac5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ffe0b556c0 .array "DataMem", 0 1023, 31 0;
v000001ffe0b558a0_0 .net "address", 31 0, v000001ffe0b55bc0_0;  alias, 1 drivers
v000001ffe0b55940_0 .net "clock", 0 0, L_000001ffe0bceda0;  1 drivers
v000001ffe0b560c0_0 .net "data", 31 0, L_000001ffe0bceb00;  alias, 1 drivers
v000001ffe0b559e0_0 .var/i "i", 31 0;
v000001ffe0b54360_0 .var "q", 31 0;
v000001ffe0b542c0_0 .net "rden", 0 0, v000001ffe0b27460_0;  alias, 1 drivers
v000001ffe0b54400_0 .net "wren", 0 0, v000001ffe0b264c0_0;  alias, 1 drivers
E_000001ffe0b16620 .event posedge, v000001ffe0b55940_0;
S_000001ffe0bc1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001ffe0ac5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ffe0b168e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ffe0b54fe0_0 .net "PCin", 31 0, L_000001ffe0b5cee0;  alias, 1 drivers
v000001ffe0b54540_0 .var "PCout", 31 0;
v000001ffe0b545e0_0 .net "clk", 0 0, L_000001ffe0bcea20;  alias, 1 drivers
v000001ffe0b54720_0 .net "rst", 0 0, v000001ffe0b5b010_0;  alias, 1 drivers
    .scope S_000001ffe0adb890;
T_0 ;
    %wait E_000001ffe0b170a0;
    %load/vec4 v000001ffe0b55ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffe0b54cc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ffe0b55d00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001ffe0b55800_0;
    %load/vec4 v000001ffe0b54ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001ffe0b55d00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001ffe0b55800_0;
    %load/vec4 v000001ffe0b54ea0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001ffe0b55d00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001ffe0b55d00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001ffe0b55d00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001ffe0b55a80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001ffe0b54cc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ffe0bc1c20;
T_1 ;
    %wait E_000001ffe0b15fa0;
    %load/vec4 v000001ffe0b54720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ffe0b54540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ffe0b54fe0_0;
    %assign/vec4 v000001ffe0b54540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ffe0b86b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffe0b27aa0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ffe0b27aa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ffe0b27aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %load/vec4 v000001ffe0b27aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffe0b27aa0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b278c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ffe0b869c0;
T_3 ;
    %wait E_000001ffe0b15da0;
    %load/vec4 v000001ffe0b27820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ffe0b27780_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffe0b26240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffe0b264c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffe0b26380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ffe0b27460_0, 0;
    %assign/vec4 v000001ffe0b26a60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ffe0b27780_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ffe0b269c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ffe0b276e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ffe0b26240_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ffe0b264c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ffe0b26380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ffe0b27460_0, 0, 1;
    %store/vec4 v000001ffe0b26a60_0, 0, 1;
    %load/vec4 v000001ffe0b26c40_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b27780_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26240_0, 0;
    %load/vec4 v000001ffe0b262e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffe0b26a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b27460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b26380_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b264c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe0b276e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ffe0b269c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ffe0ac53d0;
T_4 ;
    %wait E_000001ffe0b15fa0;
    %fork t_1, S_000001ffe0ac5560;
    %jmp t_0;
    .scope S_000001ffe0ac5560;
t_1 ;
    %load/vec4 v000001ffe0b54b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffe0b27be0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ffe0b27be0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ffe0b27be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b55f80, 0, 4;
    %load/vec4 v000001ffe0b27be0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffe0b27be0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ffe0b553a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ffe0b54a40_0;
    %load/vec4 v000001ffe0b55760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b55f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b55f80, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ffe0ac53d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ffe0ac53d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffe0b55300_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ffe0b55300_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ffe0b55300_0;
    %ix/getv/s 4, v000001ffe0b55300_0;
    %load/vec4a v000001ffe0b55f80, 4;
    %ix/getv/s 4, v000001ffe0b55300_0;
    %load/vec4a v000001ffe0b55f80, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ffe0b55300_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffe0b55300_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ffe0af3200;
T_6 ;
    %wait E_000001ffe0b16e20;
    %load/vec4 v000001ffe0b54e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ffe0b54680_0;
    %load/vec4 v000001ffe0b55620_0;
    %add;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ffe0b54680_0;
    %load/vec4 v000001ffe0b55620_0;
    %sub;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ffe0b54680_0;
    %load/vec4 v000001ffe0b55620_0;
    %and;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ffe0b54680_0;
    %load/vec4 v000001ffe0b55620_0;
    %or;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ffe0b54680_0;
    %load/vec4 v000001ffe0b55620_0;
    %xor;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ffe0b54680_0;
    %load/vec4 v000001ffe0b55620_0;
    %or;
    %inv;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ffe0b54680_0;
    %load/vec4 v000001ffe0b55620_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ffe0b55620_0;
    %load/vec4 v000001ffe0b54680_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ffe0b54680_0;
    %ix/getv 4, v000001ffe0b55620_0;
    %shiftl 4;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ffe0b54680_0;
    %ix/getv 4, v000001ffe0b55620_0;
    %shiftr 4;
    %assign/vec4 v000001ffe0b55bc0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ffe0adba20;
T_7 ;
    %wait E_000001ffe0b16620;
    %load/vec4 v000001ffe0b542c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ffe0b558a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ffe0b556c0, 4;
    %assign/vec4 v000001ffe0b54360_0, 0;
T_7.0 ;
    %load/vec4 v000001ffe0b54400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ffe0b560c0_0;
    %ix/getv 3, v000001ffe0b558a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b556c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ffe0adba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffe0b559e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ffe0b559e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ffe0b559e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe0b556c0, 0, 4;
    %load/vec4 v000001ffe0b559e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffe0b559e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001ffe0adba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffe0b559e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ffe0b559e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ffe0b559e0_0;
    %load/vec4a v000001ffe0b556c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001ffe0b559e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ffe0b559e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffe0b559e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ffe0ac5d10;
T_10 ;
    %wait E_000001ffe0b15fa0;
    %load/vec4 v000001ffe0b5bf10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ffe0b5a610_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ffe0b5a610_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ffe0b5a610_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ffe0b1edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffe0b5c190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffe0b5b010_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ffe0b1edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ffe0b5c190_0;
    %inv;
    %assign/vec4 v000001ffe0b5c190_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ffe0b1edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffe0b5b010_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffe0b5b010_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001ffe0b5a890_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
